
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20000720 	.word	0x20000720
}
   4:	0000170d 	.word	0x0000170d
   8:	00004ab5 	.word	0x00004ab5
   c:	000016c5 	.word	0x000016c5
  10:	000016c5 	.word	0x000016c5
  14:	000016c5 	.word	0x000016c5
  18:	000016c5 	.word	0x000016c5
	...
  2c:	00001361 	.word	0x00001361
  30:	000016c5 	.word	0x000016c5
  34:	00000000 	.word	0x00000000
  38:	00001309 	.word	0x00001309
  3c:	000016c5 	.word	0x000016c5

00000040 <_irq_vector_table>:
  40:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  50:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  60:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  70:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  80:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  90:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  a0:	0000144d 0000144d 0000144d 0000144d     M...M...M...M...
  b0:	0000144d 0000144d                       M...M...

Disassembly of section text:

000000b8 <__aeabi_uldivmod>:
      b8:	b953      	cbnz	r3, d0 <CONFIG_FLASH_SIZE+0x10>
      ba:	b94a      	cbnz	r2, d0 <CONFIG_FLASH_SIZE+0x10>
      bc:	2900      	cmp	r1, #0
      be:	bf08      	it	eq
      c0:	2800      	cmpeq	r0, #0
      c2:	bf1c      	itt	ne
      c4:	f04f 31ff 	movne.w	r1, #4294967295
      c8:	f04f 30ff 	movne.w	r0, #4294967295
      cc:	f000 b96c 	b.w	3a8 <__aeabi_idiv0>
      d0:	f1ad 0c08 	sub.w	ip, sp, #8
      d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      d8:	f000 f806 	bl	e8 <__udivmoddi4>
      dc:	f8dd e004 	ldr.w	lr, [sp, #4]
      e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
      e4:	b004      	add	sp, #16
      e6:	4770      	bx	lr

000000e8 <__udivmoddi4>:
      e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      ec:	9e08      	ldr	r6, [sp, #32]
      ee:	460d      	mov	r5, r1
      f0:	4604      	mov	r4, r0
      f2:	468e      	mov	lr, r1
      f4:	2b00      	cmp	r3, #0
      f6:	f040 8082 	bne.w	1fe <CONFIG_IDLE_STACK_SIZE+0xfe>
      fa:	428a      	cmp	r2, r1
      fc:	4617      	mov	r7, r2
      fe:	d946      	bls.n	18e <CONFIG_IDLE_STACK_SIZE+0x8e>
     100:	fab2 f282 	clz	r2, r2
     104:	b14a      	cbz	r2, 11a <CONFIG_IDLE_STACK_SIZE+0x1a>
     106:	f1c2 0120 	rsb	r1, r2, #32
     10a:	fa05 f302 	lsl.w	r3, r5, r2
     10e:	fa20 f101 	lsr.w	r1, r0, r1
     112:	4097      	lsls	r7, r2
     114:	ea41 0e03 	orr.w	lr, r1, r3
     118:	4094      	lsls	r4, r2
     11a:	ea4f 4817 	mov.w	r8, r7, lsr #16
     11e:	0c23      	lsrs	r3, r4, #16
     120:	fbbe fcf8 	udiv	ip, lr, r8
     124:	b2b9      	uxth	r1, r7
     126:	fb08 ee1c 	mls	lr, r8, ip, lr
     12a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     12e:	fb0c f001 	mul.w	r0, ip, r1
     132:	4298      	cmp	r0, r3
     134:	d90a      	bls.n	14c <CONFIG_IDLE_STACK_SIZE+0x4c>
     136:	18fb      	adds	r3, r7, r3
     138:	f10c 35ff 	add.w	r5, ip, #4294967295
     13c:	f080 8116 	bcs.w	36c <CONFIG_IDLE_STACK_SIZE+0x26c>
     140:	4298      	cmp	r0, r3
     142:	f240 8113 	bls.w	36c <CONFIG_IDLE_STACK_SIZE+0x26c>
     146:	f1ac 0c02 	sub.w	ip, ip, #2
     14a:	443b      	add	r3, r7
     14c:	1a1b      	subs	r3, r3, r0
     14e:	b2a4      	uxth	r4, r4
     150:	fbb3 f0f8 	udiv	r0, r3, r8
     154:	fb08 3310 	mls	r3, r8, r0, r3
     158:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     15c:	fb00 f101 	mul.w	r1, r0, r1
     160:	42a1      	cmp	r1, r4
     162:	d909      	bls.n	178 <CONFIG_IDLE_STACK_SIZE+0x78>
     164:	193c      	adds	r4, r7, r4
     166:	f100 33ff 	add.w	r3, r0, #4294967295
     16a:	f080 8101 	bcs.w	370 <CONFIG_IDLE_STACK_SIZE+0x270>
     16e:	42a1      	cmp	r1, r4
     170:	f240 80fe 	bls.w	370 <CONFIG_IDLE_STACK_SIZE+0x270>
     174:	3802      	subs	r0, #2
     176:	443c      	add	r4, r7
     178:	1a64      	subs	r4, r4, r1
     17a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     17e:	2100      	movs	r1, #0
     180:	b11e      	cbz	r6, 18a <CONFIG_IDLE_STACK_SIZE+0x8a>
     182:	40d4      	lsrs	r4, r2
     184:	2300      	movs	r3, #0
     186:	e9c6 4300 	strd	r4, r3, [r6]
     18a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     18e:	b902      	cbnz	r2, 192 <CONFIG_IDLE_STACK_SIZE+0x92>
     190:	deff      	udf	#255	; 0xff
     192:	fab2 f282 	clz	r2, r2
     196:	2a00      	cmp	r2, #0
     198:	d14f      	bne.n	23a <CONFIG_IDLE_STACK_SIZE+0x13a>
     19a:	1bcb      	subs	r3, r1, r7
     19c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1a0:	fa1f f887 	uxth.w	r8, r7
     1a4:	2101      	movs	r1, #1
     1a6:	fbb3 fcfe 	udiv	ip, r3, lr
     1aa:	0c25      	lsrs	r5, r4, #16
     1ac:	fb0e 331c 	mls	r3, lr, ip, r3
     1b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     1b4:	fb08 f30c 	mul.w	r3, r8, ip
     1b8:	42ab      	cmp	r3, r5
     1ba:	d907      	bls.n	1cc <CONFIG_IDLE_STACK_SIZE+0xcc>
     1bc:	197d      	adds	r5, r7, r5
     1be:	f10c 30ff 	add.w	r0, ip, #4294967295
     1c2:	d202      	bcs.n	1ca <CONFIG_IDLE_STACK_SIZE+0xca>
     1c4:	42ab      	cmp	r3, r5
     1c6:	f200 80e7 	bhi.w	398 <CONFIG_IDLE_STACK_SIZE+0x298>
     1ca:	4684      	mov	ip, r0
     1cc:	1aed      	subs	r5, r5, r3
     1ce:	b2a3      	uxth	r3, r4
     1d0:	fbb5 f0fe 	udiv	r0, r5, lr
     1d4:	fb0e 5510 	mls	r5, lr, r0, r5
     1d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     1dc:	fb08 f800 	mul.w	r8, r8, r0
     1e0:	45a0      	cmp	r8, r4
     1e2:	d907      	bls.n	1f4 <CONFIG_IDLE_STACK_SIZE+0xf4>
     1e4:	193c      	adds	r4, r7, r4
     1e6:	f100 33ff 	add.w	r3, r0, #4294967295
     1ea:	d202      	bcs.n	1f2 <CONFIG_IDLE_STACK_SIZE+0xf2>
     1ec:	45a0      	cmp	r8, r4
     1ee:	f200 80d7 	bhi.w	3a0 <CONFIG_IDLE_STACK_SIZE+0x2a0>
     1f2:	4618      	mov	r0, r3
     1f4:	eba4 0408 	sub.w	r4, r4, r8
     1f8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     1fc:	e7c0      	b.n	180 <CONFIG_IDLE_STACK_SIZE+0x80>
     1fe:	428b      	cmp	r3, r1
     200:	d908      	bls.n	214 <CONFIG_IDLE_STACK_SIZE+0x114>
     202:	2e00      	cmp	r6, #0
     204:	f000 80af 	beq.w	366 <CONFIG_IDLE_STACK_SIZE+0x266>
     208:	2100      	movs	r1, #0
     20a:	e9c6 0500 	strd	r0, r5, [r6]
     20e:	4608      	mov	r0, r1
     210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     214:	fab3 f183 	clz	r1, r3
     218:	2900      	cmp	r1, #0
     21a:	d14b      	bne.n	2b4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     21c:	42ab      	cmp	r3, r5
     21e:	d302      	bcc.n	226 <CONFIG_IDLE_STACK_SIZE+0x126>
     220:	4282      	cmp	r2, r0
     222:	f200 80b7 	bhi.w	394 <CONFIG_IDLE_STACK_SIZE+0x294>
     226:	1a84      	subs	r4, r0, r2
     228:	eb65 0303 	sbc.w	r3, r5, r3
     22c:	2001      	movs	r0, #1
     22e:	469e      	mov	lr, r3
     230:	2e00      	cmp	r6, #0
     232:	d0aa      	beq.n	18a <CONFIG_IDLE_STACK_SIZE+0x8a>
     234:	e9c6 4e00 	strd	r4, lr, [r6]
     238:	e7a7      	b.n	18a <CONFIG_IDLE_STACK_SIZE+0x8a>
     23a:	f1c2 0c20 	rsb	ip, r2, #32
     23e:	fa01 f302 	lsl.w	r3, r1, r2
     242:	4097      	lsls	r7, r2
     244:	fa20 f00c 	lsr.w	r0, r0, ip
     248:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     24c:	fa21 fc0c 	lsr.w	ip, r1, ip
     250:	4318      	orrs	r0, r3
     252:	fbbc f1fe 	udiv	r1, ip, lr
     256:	0c05      	lsrs	r5, r0, #16
     258:	fb0e cc11 	mls	ip, lr, r1, ip
     25c:	fa1f f887 	uxth.w	r8, r7
     260:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     264:	fb01 f308 	mul.w	r3, r1, r8
     268:	42ab      	cmp	r3, r5
     26a:	fa04 f402 	lsl.w	r4, r4, r2
     26e:	d909      	bls.n	284 <CONFIG_IDLE_STACK_SIZE+0x184>
     270:	197d      	adds	r5, r7, r5
     272:	f101 3cff 	add.w	ip, r1, #4294967295
     276:	f080 808b 	bcs.w	390 <CONFIG_IDLE_STACK_SIZE+0x290>
     27a:	42ab      	cmp	r3, r5
     27c:	f240 8088 	bls.w	390 <CONFIG_IDLE_STACK_SIZE+0x290>
     280:	3902      	subs	r1, #2
     282:	443d      	add	r5, r7
     284:	1aeb      	subs	r3, r5, r3
     286:	b285      	uxth	r5, r0
     288:	fbb3 f0fe 	udiv	r0, r3, lr
     28c:	fb0e 3310 	mls	r3, lr, r0, r3
     290:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     294:	fb00 f308 	mul.w	r3, r0, r8
     298:	42ab      	cmp	r3, r5
     29a:	d907      	bls.n	2ac <CONFIG_IDLE_STACK_SIZE+0x1ac>
     29c:	197d      	adds	r5, r7, r5
     29e:	f100 3cff 	add.w	ip, r0, #4294967295
     2a2:	d271      	bcs.n	388 <CONFIG_IDLE_STACK_SIZE+0x288>
     2a4:	42ab      	cmp	r3, r5
     2a6:	d96f      	bls.n	388 <CONFIG_IDLE_STACK_SIZE+0x288>
     2a8:	3802      	subs	r0, #2
     2aa:	443d      	add	r5, r7
     2ac:	1aeb      	subs	r3, r5, r3
     2ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2b2:	e778      	b.n	1a6 <CONFIG_IDLE_STACK_SIZE+0xa6>
     2b4:	f1c1 0c20 	rsb	ip, r1, #32
     2b8:	408b      	lsls	r3, r1
     2ba:	fa22 f70c 	lsr.w	r7, r2, ip
     2be:	431f      	orrs	r7, r3
     2c0:	fa20 f40c 	lsr.w	r4, r0, ip
     2c4:	fa05 f301 	lsl.w	r3, r5, r1
     2c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     2cc:	fa25 f50c 	lsr.w	r5, r5, ip
     2d0:	431c      	orrs	r4, r3
     2d2:	0c23      	lsrs	r3, r4, #16
     2d4:	fbb5 f9fe 	udiv	r9, r5, lr
     2d8:	fa1f f887 	uxth.w	r8, r7
     2dc:	fb0e 5519 	mls	r5, lr, r9, r5
     2e0:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     2e4:	fb09 fa08 	mul.w	sl, r9, r8
     2e8:	45aa      	cmp	sl, r5
     2ea:	fa02 f201 	lsl.w	r2, r2, r1
     2ee:	fa00 f301 	lsl.w	r3, r0, r1
     2f2:	d908      	bls.n	306 <CONFIG_IDLE_STACK_SIZE+0x206>
     2f4:	197d      	adds	r5, r7, r5
     2f6:	f109 30ff 	add.w	r0, r9, #4294967295
     2fa:	d247      	bcs.n	38c <CONFIG_IDLE_STACK_SIZE+0x28c>
     2fc:	45aa      	cmp	sl, r5
     2fe:	d945      	bls.n	38c <CONFIG_IDLE_STACK_SIZE+0x28c>
     300:	f1a9 0902 	sub.w	r9, r9, #2
     304:	443d      	add	r5, r7
     306:	eba5 050a 	sub.w	r5, r5, sl
     30a:	b2a4      	uxth	r4, r4
     30c:	fbb5 f0fe 	udiv	r0, r5, lr
     310:	fb0e 5510 	mls	r5, lr, r0, r5
     314:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     318:	fb00 f808 	mul.w	r8, r0, r8
     31c:	45a0      	cmp	r8, r4
     31e:	d907      	bls.n	330 <CONFIG_IDLE_STACK_SIZE+0x230>
     320:	193c      	adds	r4, r7, r4
     322:	f100 35ff 	add.w	r5, r0, #4294967295
     326:	d22d      	bcs.n	384 <CONFIG_IDLE_STACK_SIZE+0x284>
     328:	45a0      	cmp	r8, r4
     32a:	d92b      	bls.n	384 <CONFIG_IDLE_STACK_SIZE+0x284>
     32c:	3802      	subs	r0, #2
     32e:	443c      	add	r4, r7
     330:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     334:	eba4 0408 	sub.w	r4, r4, r8
     338:	fba0 8902 	umull	r8, r9, r0, r2
     33c:	454c      	cmp	r4, r9
     33e:	46c6      	mov	lr, r8
     340:	464d      	mov	r5, r9
     342:	d319      	bcc.n	378 <CONFIG_IDLE_STACK_SIZE+0x278>
     344:	d016      	beq.n	374 <CONFIG_IDLE_STACK_SIZE+0x274>
     346:	b15e      	cbz	r6, 360 <CONFIG_IDLE_STACK_SIZE+0x260>
     348:	ebb3 020e 	subs.w	r2, r3, lr
     34c:	eb64 0405 	sbc.w	r4, r4, r5
     350:	fa04 fc0c 	lsl.w	ip, r4, ip
     354:	40ca      	lsrs	r2, r1
     356:	ea4c 0202 	orr.w	r2, ip, r2
     35a:	40cc      	lsrs	r4, r1
     35c:	e9c6 2400 	strd	r2, r4, [r6]
     360:	2100      	movs	r1, #0
     362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     366:	4631      	mov	r1, r6
     368:	4630      	mov	r0, r6
     36a:	e70e      	b.n	18a <CONFIG_IDLE_STACK_SIZE+0x8a>
     36c:	46ac      	mov	ip, r5
     36e:	e6ed      	b.n	14c <CONFIG_IDLE_STACK_SIZE+0x4c>
     370:	4618      	mov	r0, r3
     372:	e701      	b.n	178 <CONFIG_IDLE_STACK_SIZE+0x78>
     374:	4543      	cmp	r3, r8
     376:	d2e6      	bcs.n	346 <CONFIG_IDLE_STACK_SIZE+0x246>
     378:	ebb8 0e02 	subs.w	lr, r8, r2
     37c:	eb69 0507 	sbc.w	r5, r9, r7
     380:	3801      	subs	r0, #1
     382:	e7e0      	b.n	346 <CONFIG_IDLE_STACK_SIZE+0x246>
     384:	4628      	mov	r0, r5
     386:	e7d3      	b.n	330 <CONFIG_IDLE_STACK_SIZE+0x230>
     388:	4660      	mov	r0, ip
     38a:	e78f      	b.n	2ac <CONFIG_IDLE_STACK_SIZE+0x1ac>
     38c:	4681      	mov	r9, r0
     38e:	e7ba      	b.n	306 <CONFIG_IDLE_STACK_SIZE+0x206>
     390:	4661      	mov	r1, ip
     392:	e777      	b.n	284 <CONFIG_IDLE_STACK_SIZE+0x184>
     394:	4608      	mov	r0, r1
     396:	e74b      	b.n	230 <CONFIG_IDLE_STACK_SIZE+0x130>
     398:	f1ac 0c02 	sub.w	ip, ip, #2
     39c:	443d      	add	r5, r7
     39e:	e715      	b.n	1cc <CONFIG_IDLE_STACK_SIZE+0xcc>
     3a0:	3802      	subs	r0, #2
     3a2:	443c      	add	r4, r7
     3a4:	e726      	b.n	1f4 <CONFIG_IDLE_STACK_SIZE+0xf4>
     3a6:	bf00      	nop

000003a8 <__aeabi_idiv0>:
     3a8:	4770      	bx	lr
     3aa:	bf00      	nop

000003ac <main>:
#define PIN	0
#define FLAGS	0
#endif

void main(void)
{
     3ac:	b538      	push	{r3, r4, r5, lr}
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     3ae:	4819      	ldr	r0, [pc, #100]	; (414 <CONFIG_MAIN_STACK_SIZE+0x14>)
     3b0:	f003 f988 	bl	36c4 <z_impl_device_get_binding>
	const struct device *dev;
	bool led_is_on = true;
	int ret;

	dev = device_get_binding(LED0);
	if (dev == NULL) {
     3b4:	b368      	cbz	r0, 412 <CONFIG_MAIN_STACK_SIZE+0x12>
     3b6:	4605      	mov	r5, r0

static inline int z_impl_gpio_pin_configure(const struct device *port,
					    gpio_pin_t pin,
					    gpio_flags_t flags)
{
	const struct gpio_driver_api *api =
     3b8:	6881      	ldr	r1, [r0, #8]
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
     3ba:	6902      	ldr	r2, [r0, #16]
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
     3bc:	6813      	ldr	r3, [r2, #0]
     3be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     3c2:	6013      	str	r3, [r2, #0]
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
	}

	return api->pin_configure(port, pin, flags);
     3c4:	680b      	ldr	r3, [r1, #0]
     3c6:	f240 6201 	movw	r2, #1537	; 0x601
     3ca:	2111      	movs	r1, #17
     3cc:	4798      	blx	r3
		return;
	}

	ret = gpio_pin_configure(dev, PIN, GPIO_OUTPUT_ACTIVE | FLAGS);
	if (ret < 0) {
     3ce:	2800      	cmp	r0, #0
     3d0:	db1f      	blt.n	412 <CONFIG_MAIN_STACK_SIZE+0x12>
	bool led_is_on = true;
     3d2:	2401      	movs	r4, #1
     3d4:	e00c      	b.n	3f0 <main+0x44>
				     gpio_port_pins_t pins);

static inline int z_impl_gpio_port_set_bits_raw(const struct device *port,
						gpio_port_pins_t pins)
{
	const struct gpio_driver_api *api =
     3d6:	68ab      	ldr	r3, [r5, #8]
		(const struct gpio_driver_api *)port->api;

	return api->port_set_bits_raw(port, pins);
     3d8:	68db      	ldr	r3, [r3, #12]
     3da:	f44f 3100 	mov.w	r1, #131072	; 0x20000
     3de:	4628      	mov	r0, r5
     3e0:	4798      	blx	r3
		return;
	}

	while (1) {
		gpio_pin_set(dev, PIN, (int)led_is_on);
		led_is_on = !led_is_on;
     3e2:	f084 0401 	eor.w	r4, r4, #1
		/* coverity[OVERRUN] */
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     3e6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     3ea:	2100      	movs	r1, #0
     3ec:	f003 ff08 	bl	4200 <z_impl_k_sleep>
		gpio_pin_set(dev, PIN, (int)led_is_on);
     3f0:	4623      	mov	r3, r4
static inline int gpio_pin_set(const struct device *port, gpio_pin_t pin,
			       int value)
{
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	const struct gpio_driver_data *const data =
     3f2:	692a      	ldr	r2, [r5, #16]

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
     3f4:	6812      	ldr	r2, [r2, #0]
     3f6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
     3fa:	d001      	beq.n	400 <CONFIG_MAIN_STACK_SIZE>
		value = (value != 0) ? 0 : 1;
     3fc:	f084 0301 	eor.w	r3, r4, #1
	if (value != 0)	{
     400:	2b00      	cmp	r3, #0
     402:	d1e8      	bne.n	3d6 <main+0x2a>
	const struct gpio_driver_api *api =
     404:	68ab      	ldr	r3, [r5, #8]
	return api->port_clear_bits_raw(port, pins);
     406:	691b      	ldr	r3, [r3, #16]
     408:	f44f 3100 	mov.w	r1, #131072	; 0x20000
     40c:	4628      	mov	r0, r5
     40e:	4798      	blx	r3
     410:	e7e7      	b.n	3e2 <main+0x36>
		k_msleep(SLEEP_TIME_MS);
	}
}
     412:	bd38      	pop	{r3, r4, r5, pc}
     414:	00005bc8 	.word	0x00005bc8

00000418 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
     418:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
     41a:	680b      	ldr	r3, [r1, #0]
     41c:	3301      	adds	r3, #1
     41e:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     420:	4b01      	ldr	r3, [pc, #4]	; (428 <char_out+0x10>)
     422:	681b      	ldr	r3, [r3, #0]
     424:	4798      	blx	r3
}
     426:	bd08      	pop	{r3, pc}
     428:	20000000 	.word	0x20000000

0000042c <__printk_hook_install>:
	_char_out = fn;
     42c:	4b01      	ldr	r3, [pc, #4]	; (434 <__printk_hook_install+0x8>)
     42e:	6018      	str	r0, [r3, #0]
}
     430:	4770      	bx	lr
     432:	bf00      	nop
     434:	20000000 	.word	0x20000000

00000438 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     438:	b500      	push	{lr}
     43a:	b083      	sub	sp, #12
     43c:	4602      	mov	r2, r0
     43e:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     440:	2100      	movs	r1, #0
     442:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     444:	a901      	add	r1, sp, #4
     446:	4803      	ldr	r0, [pc, #12]	; (454 <vprintk+0x1c>)
     448:	f000 f8c8 	bl	5dc <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     44c:	b003      	add	sp, #12
     44e:	f85d fb04 	ldr.w	pc, [sp], #4
     452:	bf00      	nop
     454:	00000419 	.word	0x00000419

00000458 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
     458:	b510      	push	{r4, lr}
     45a:	b084      	sub	sp, #16
     45c:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
     45e:	9001      	str	r0, [sp, #4]
     460:	9102      	str	r1, [sp, #8]
     462:	2100      	movs	r1, #0
     464:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
     466:	a901      	add	r1, sp, #4
     468:	4805      	ldr	r0, [pc, #20]	; (480 <vsnprintk+0x28>)
     46a:	f000 f8b7 	bl	5dc <cbvprintf>

	if (ctx.count < ctx.max) {
     46e:	9b03      	ldr	r3, [sp, #12]
     470:	9a02      	ldr	r2, [sp, #8]
     472:	4293      	cmp	r3, r2
     474:	da01      	bge.n	47a <vsnprintk+0x22>
		str[ctx.count] = '\0';
     476:	2200      	movs	r2, #0
     478:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
     47a:	9803      	ldr	r0, [sp, #12]
     47c:	b004      	add	sp, #16
     47e:	bd10      	pop	{r4, pc}
     480:	00004639 	.word	0x00004639

00000484 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     488:	b083      	sub	sp, #12
     48a:	4604      	mov	r4, r0
     48c:	4608      	mov	r0, r1
     48e:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     490:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     492:	f013 0f08 	tst.w	r3, #8
     496:	d105      	bne.n	4a4 <process_event+0x20>
     498:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     49c:	2300      	movs	r3, #0
     49e:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     4a0:	9301      	str	r3, [sp, #4]
}
     4a2:	e069      	b.n	578 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x90>
		if (evt == EVT_COMPLETE) {
     4a4:	2901      	cmp	r1, #1
     4a6:	d009      	beq.n	4bc <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     4a8:	f043 0320 	orr.w	r3, r3, #32
     4ac:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     4ae:	f385 8811 	msr	BASEPRI, r5
     4b2:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     4b6:	b003      	add	sp, #12
     4b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     4bc:	f043 0310 	orr.w	r3, r3, #16
     4c0:	8323      	strh	r3, [r4, #24]
     4c2:	e7f4      	b.n	4ae <process_event+0x2a>
			evt = process_recheck(mgr);
     4c4:	4620      	mov	r0, r4
     4c6:	f004 f912 	bl	46ee <process_recheck>
     4ca:	e057      	b.n	57c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x94>
			res = mgr->last_res;
     4cc:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     4d0:	464a      	mov	r2, r9
     4d2:	4669      	mov	r1, sp
     4d4:	4620      	mov	r0, r4
     4d6:	f004 f923 	bl	4720 <process_complete>
		onoff_transition_fn transit = NULL;
     4da:	2700      	movs	r7, #0
     4dc:	e05a      	b.n	594 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xac>
			transit = mgr->transitions->start;
     4de:	6923      	ldr	r3, [r4, #16]
     4e0:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
     4e2:	2106      	movs	r1, #6
     4e4:	4620      	mov	r0, r4
     4e6:	f004 f8db 	bl	46a0 <set_state>
		res = 0;
     4ea:	f04f 0900 	mov.w	r9, #0
     4ee:	e051      	b.n	594 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xac>
			transit = mgr->transitions->stop;
     4f0:	6923      	ldr	r3, [r4, #16]
     4f2:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     4f4:	2104      	movs	r1, #4
     4f6:	4620      	mov	r0, r4
     4f8:	f004 f8d2 	bl	46a0 <set_state>
		res = 0;
     4fc:	f04f 0900 	mov.w	r9, #0
     500:	e048      	b.n	594 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xac>
			transit = mgr->transitions->reset;
     502:	6923      	ldr	r3, [r4, #16]
     504:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     506:	2105      	movs	r1, #5
     508:	4620      	mov	r0, r4
     50a:	f004 f8c9 	bl	46a0 <set_state>
		res = 0;
     50e:	f04f 0900 	mov.w	r9, #0
     512:	e03f      	b.n	594 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xac>
				   && !sys_slist_is_empty(&mgr->monitors);
     514:	2200      	movs	r2, #0
     516:	e046      	b.n	5a6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbe>
     518:	2200      	movs	r2, #0
     51a:	e044      	b.n	5a6 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xbe>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     51c:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     520:	8323      	strh	r3, [r4, #24]
     522:	f385 8811 	msr	BASEPRI, r5
     526:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     52a:	2900      	cmp	r1, #0
     52c:	d144      	bne.n	5b8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd0>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     52e:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     530:	b12b      	cbz	r3, 53e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x56>
				notify_all(mgr, &clients, state, res);
     532:	464b      	mov	r3, r9
     534:	4642      	mov	r2, r8
     536:	4669      	mov	r1, sp
     538:	4620      	mov	r0, r4
     53a:	f004 f967 	bl	480c <notify_all>
			if (transit != NULL) {
     53e:	b117      	cbz	r7, 546 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x5e>
				transit(mgr, transition_complete);
     540:	4925      	ldr	r1, [pc, #148]	; (5d8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf0>)
     542:	4620      	mov	r0, r4
     544:	47b8      	blx	r7
	__asm__ volatile(
     546:	f04f 0320 	mov.w	r3, #32
     54a:	f3ef 8511 	mrs	r5, BASEPRI
     54e:	f383 8812 	msr	BASEPRI_MAX, r3
     552:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     556:	8b23      	ldrh	r3, [r4, #24]
     558:	f023 0308 	bic.w	r3, r3, #8
     55c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     55e:	8b23      	ldrh	r3, [r4, #24]
     560:	f013 0f10 	tst.w	r3, #16
     564:	d02e      	beq.n	5c4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xdc>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     566:	f023 0310 	bic.w	r3, r3, #16
     56a:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     56c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     56e:	8b26      	ldrh	r6, [r4, #24]
     570:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     574:	2800      	cmp	r0, #0
     576:	d09a      	beq.n	4ae <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     578:	2802      	cmp	r0, #2
     57a:	d0a3      	beq.n	4c4 <process_event+0x40>
		if (evt == EVT_NOP) {
     57c:	2800      	cmp	r0, #0
     57e:	d096      	beq.n	4ae <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     580:	2801      	cmp	r0, #1
     582:	d0a3      	beq.n	4cc <process_event+0x48>
		} else if (evt == EVT_START) {
     584:	2803      	cmp	r0, #3
     586:	d0aa      	beq.n	4de <process_event+0x5a>
		} else if (evt == EVT_STOP) {
     588:	2804      	cmp	r0, #4
     58a:	d0b1      	beq.n	4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>
		} else if (evt == EVT_RESET) {
     58c:	2805      	cmp	r0, #5
     58e:	d0b8      	beq.n	502 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1a>
		onoff_transition_fn transit = NULL;
     590:	2700      	movs	r7, #0
		res = 0;
     592:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     594:	8b23      	ldrh	r3, [r4, #24]
     596:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     59a:	45b0      	cmp	r8, r6
     59c:	d0ba      	beq.n	514 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2c>
     59e:	68a2      	ldr	r2, [r4, #8]
     5a0:	2a00      	cmp	r2, #0
     5a2:	d0b9      	beq.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
     5a4:	2201      	movs	r2, #1
		if (do_monitors
     5a6:	4611      	mov	r1, r2
     5a8:	2a00      	cmp	r2, #0
     5aa:	d1b7      	bne.n	51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>
     5ac:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     5ae:	2a00      	cmp	r2, #0
     5b0:	d1b4      	bne.n	51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>
		    || (transit != NULL)) {
     5b2:	2f00      	cmp	r7, #0
     5b4:	d1b2      	bne.n	51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>
     5b6:	e7d2      	b.n	55e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x76>
				notify_monitors(mgr, state, res);
     5b8:	464a      	mov	r2, r9
     5ba:	4641      	mov	r1, r8
     5bc:	4620      	mov	r0, r4
     5be:	f004 f877 	bl	46b0 <notify_monitors>
     5c2:	e7b4      	b.n	52e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x46>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5c4:	f013 0f20 	tst.w	r3, #32
     5c8:	d004      	beq.n	5d4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xec>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5ca:	f023 0320 	bic.w	r3, r3, #32
     5ce:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     5d0:	2002      	movs	r0, #2
     5d2:	e7cc      	b.n	56e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x86>
		evt = EVT_NOP;
     5d4:	2000      	movs	r0, #0
     5d6:	e7ca      	b.n	56e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x86>
     5d8:	0000483b 	.word	0x0000483b

000005dc <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     5dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5e0:	b093      	sub	sp, #76	; 0x4c
     5e2:	4606      	mov	r6, r0
     5e4:	460d      	mov	r5, r1
     5e6:	4692      	mov	sl, r2
     5e8:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     5ea:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     5ec:	f89a 0000 	ldrb.w	r0, [sl]
     5f0:	2800      	cmp	r0, #0
     5f2:	f000 84d6 	beq.w	fa2 <CONFIG_ISR_STACK_SIZE+0x7a2>
		if (*fp != '%') {
     5f6:	2825      	cmp	r0, #37	; 0x25
     5f8:	d008      	beq.n	60c <cbvprintf+0x30>
			OUTC(*fp++);
     5fa:	f10a 0a01 	add.w	sl, sl, #1
     5fe:	4629      	mov	r1, r5
     600:	47b0      	blx	r6
     602:	2800      	cmp	r0, #0
     604:	f2c0 84ce 	blt.w	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     608:	3401      	adds	r4, #1
			continue;
     60a:	e7ef      	b.n	5ec <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     60c:	2300      	movs	r3, #0
     60e:	9306      	str	r3, [sp, #24]
     610:	9307      	str	r3, [sp, #28]
     612:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
     614:	9308      	str	r3, [sp, #32]
     616:	9309      	str	r3, [sp, #36]	; 0x24
     618:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
     61a:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
     61e:	f89a 3001 	ldrb.w	r3, [sl, #1]
     622:	2b25      	cmp	r3, #37	; 0x25
     624:	d001      	beq.n	62a <cbvprintf+0x4e>
	bool loop = true;
     626:	2701      	movs	r7, #1
     628:	e02c      	b.n	684 <cbvprintf+0xa8>
		conv->specifier = *sp++;
     62a:	f10a 0802 	add.w	r8, sl, #2
     62e:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
     632:	e1a8      	b.n	986 <CONFIG_ISR_STACK_SIZE+0x186>
			conv->flag_dash = true;
     634:	f89d 3020 	ldrb.w	r3, [sp, #32]
     638:	f043 0304 	orr.w	r3, r3, #4
     63c:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
     640:	b1ff      	cbz	r7, 682 <cbvprintf+0xa6>
			++sp;
     642:	f108 0801 	add.w	r8, r8, #1
     646:	e01c      	b.n	682 <cbvprintf+0xa6>
			conv->flag_plus = true;
     648:	f89d 3020 	ldrb.w	r3, [sp, #32]
     64c:	f043 0308 	orr.w	r3, r3, #8
     650:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     654:	e7f4      	b.n	640 <cbvprintf+0x64>
			conv->flag_space = true;
     656:	f89d 3020 	ldrb.w	r3, [sp, #32]
     65a:	f043 0310 	orr.w	r3, r3, #16
     65e:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     662:	e7ed      	b.n	640 <cbvprintf+0x64>
			conv->flag_hash = true;
     664:	f89d 3020 	ldrb.w	r3, [sp, #32]
     668:	f043 0320 	orr.w	r3, r3, #32
     66c:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     670:	e7e6      	b.n	640 <cbvprintf+0x64>
			conv->flag_zero = true;
     672:	f89d 3020 	ldrb.w	r3, [sp, #32]
     676:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     67a:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     67e:	e7df      	b.n	640 <cbvprintf+0x64>
		switch (*sp) {
     680:	2700      	movs	r7, #0
	} while (loop);
     682:	b34f      	cbz	r7, 6d8 <cbvprintf+0xfc>
		switch (*sp) {
     684:	f898 3000 	ldrb.w	r3, [r8]
     688:	3b20      	subs	r3, #32
     68a:	2b10      	cmp	r3, #16
     68c:	d8f8      	bhi.n	680 <cbvprintf+0xa4>
     68e:	a201      	add	r2, pc, #4	; (adr r2, 694 <cbvprintf+0xb8>)
     690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     694:	00000657 	.word	0x00000657
     698:	00000681 	.word	0x00000681
     69c:	00000681 	.word	0x00000681
     6a0:	00000665 	.word	0x00000665
     6a4:	00000681 	.word	0x00000681
     6a8:	00000681 	.word	0x00000681
     6ac:	00000681 	.word	0x00000681
     6b0:	00000681 	.word	0x00000681
     6b4:	00000681 	.word	0x00000681
     6b8:	00000681 	.word	0x00000681
     6bc:	00000681 	.word	0x00000681
     6c0:	00000649 	.word	0x00000649
     6c4:	00000681 	.word	0x00000681
     6c8:	00000635 	.word	0x00000635
     6cc:	00000681 	.word	0x00000681
     6d0:	00000681 	.word	0x00000681
     6d4:	00000673 	.word	0x00000673
	if (conv->flag_zero && conv->flag_dash) {
     6d8:	f89d 3020 	ldrb.w	r3, [sp, #32]
     6dc:	f003 0344 	and.w	r3, r3, #68	; 0x44
     6e0:	2b44      	cmp	r3, #68	; 0x44
     6e2:	d06d      	beq.n	7c0 <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
     6e4:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
     6e8:	f89d 3020 	ldrb.w	r3, [sp, #32]
     6ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     6f0:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
     6f4:	f898 3000 	ldrb.w	r3, [r8]
     6f8:	2b2a      	cmp	r3, #42	; 0x2a
     6fa:	d068      	beq.n	7ce <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
     6fc:	a805      	add	r0, sp, #20
     6fe:	f004 f92c 	bl	495a <extract_decimal>
	if (sp != wp) {
     702:	9b05      	ldr	r3, [sp, #20]
     704:	4598      	cmp	r8, r3
     706:	d012      	beq.n	72e <cbvprintf+0x152>
		conv->width_present = true;
     708:	f89d 3020 	ldrb.w	r3, [sp, #32]
     70c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     710:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
     714:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
     716:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
     71a:	2800      	cmp	r0, #0
     71c:	db60      	blt.n	7e0 <cbvprintf+0x204>
     71e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
     720:	4313      	orrs	r3, r2
     722:	f89d 2020 	ldrb.w	r2, [sp, #32]
     726:	f363 0241 	bfi	r2, r3, #1, #1
     72a:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
     72e:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
     730:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
     732:	781b      	ldrb	r3, [r3, #0]
     734:	2b2e      	cmp	r3, #46	; 0x2e
     736:	bf14      	ite	ne
     738:	2300      	movne	r3, #0
     73a:	2301      	moveq	r3, #1
     73c:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
     740:	f363 0241 	bfi	r2, r3, #1, #1
     744:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
     748:	2b00      	cmp	r3, #0
     74a:	d04b      	beq.n	7e4 <cbvprintf+0x208>
	++sp;
     74c:	9b05      	ldr	r3, [sp, #20]
     74e:	1c5a      	adds	r2, r3, #1
     750:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
     752:	785b      	ldrb	r3, [r3, #1]
     754:	2b2a      	cmp	r3, #42	; 0x2a
     756:	d048      	beq.n	7ea <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
     758:	a805      	add	r0, sp, #20
     75a:	f004 f8fe 	bl	495a <extract_decimal>
	conv->prec_value = prec;
     75e:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
     760:	f89d 3020 	ldrb.w	r3, [sp, #32]
     764:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
     768:	2800      	cmp	r0, #0
     76a:	db47      	blt.n	7fc <cbvprintf+0x220>
     76c:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
     76e:	4313      	orrs	r3, r2
     770:	f89d 2020 	ldrb.w	r2, [sp, #32]
     774:	f363 0241 	bfi	r2, r3, #1, #1
     778:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
     77c:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
     780:	f898 3000 	ldrb.w	r3, [r8]
     784:	3b4c      	subs	r3, #76	; 0x4c
     786:	2b2e      	cmp	r3, #46	; 0x2e
     788:	f200 80dc 	bhi.w	944 <CONFIG_ISR_STACK_SIZE+0x144>
     78c:	e8df f003 	tbb	[pc, r3]
     790:	dadadaca 	.word	0xdadadaca
     794:	dadadada 	.word	0xdadadada
     798:	dadadada 	.word	0xdadadada
     79c:	dadadada 	.word	0xdadadada
     7a0:	dadadada 	.word	0xdadadada
     7a4:	dadadada 	.word	0xdadadada
     7a8:	dadadada 	.word	0xdadadada
     7ac:	da6ada38 	.word	0xda6ada38
     7b0:	dadada51 	.word	0xdadada51
     7b4:	dadadada 	.word	0xdadadada
     7b8:	dadadac0 	.word	0xdadadac0
     7bc:	dada      	.short	0xdada
     7be:	b6          	.byte	0xb6
     7bf:	00          	.byte	0x00
		conv->flag_zero = false;
     7c0:	f89d 3020 	ldrb.w	r3, [sp, #32]
     7c4:	f36f 1386 	bfc	r3, #6, #1
     7c8:	f88d 3020 	strb.w	r3, [sp, #32]
     7cc:	e78a      	b.n	6e4 <cbvprintf+0x108>
		conv->width_star = true;
     7ce:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     7d2:	f043 0301 	orr.w	r3, r3, #1
     7d6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
     7da:	4643      	mov	r3, r8
     7dc:	3301      	adds	r3, #1
     7de:	e7a7      	b.n	730 <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
     7e0:	2201      	movs	r2, #1
     7e2:	e79d      	b.n	720 <cbvprintf+0x144>
		return sp;
     7e4:	f8dd 8014 	ldr.w	r8, [sp, #20]
     7e8:	e7ca      	b.n	780 <cbvprintf+0x1a4>
		conv->prec_star = true;
     7ea:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     7ee:	f043 0304 	orr.w	r3, r3, #4
     7f2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
     7f6:	f102 0801 	add.w	r8, r2, #1
     7fa:	e7c1      	b.n	780 <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
     7fc:	2201      	movs	r2, #1
     7fe:	e7b6      	b.n	76e <cbvprintf+0x192>
		if (*++sp == 'h') {
     800:	f108 0201 	add.w	r2, r8, #1
     804:	f898 3001 	ldrb.w	r3, [r8, #1]
     808:	2b68      	cmp	r3, #104	; 0x68
     80a:	d008      	beq.n	81e <CONFIG_ISR_STACK_SIZE+0x1e>
			conv->length_mod = LENGTH_H;
     80c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     810:	2102      	movs	r1, #2
     812:	f361 03c6 	bfi	r3, r1, #3, #4
     816:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
     81a:	4690      	mov	r8, r2
     81c:	e02b      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
			conv->length_mod = LENGTH_HH;
     81e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     822:	2201      	movs	r2, #1
     824:	f362 03c6 	bfi	r3, r2, #3, #4
     828:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
     82c:	f108 0802 	add.w	r8, r8, #2
     830:	e021      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
		if (*++sp == 'l') {
     832:	f108 0201 	add.w	r2, r8, #1
     836:	f898 3001 	ldrb.w	r3, [r8, #1]
     83a:	2b6c      	cmp	r3, #108	; 0x6c
     83c:	d008      	beq.n	850 <CONFIG_ISR_STACK_SIZE+0x50>
			conv->length_mod = LENGTH_L;
     83e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     842:	2103      	movs	r1, #3
     844:	f361 03c6 	bfi	r3, r1, #3, #4
     848:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
     84c:	4690      	mov	r8, r2
     84e:	e012      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
			conv->length_mod = LENGTH_LL;
     850:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     854:	2204      	movs	r2, #4
     856:	f362 03c6 	bfi	r3, r2, #3, #4
     85a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
     85e:	f108 0802 	add.w	r8, r8, #2
     862:	e008      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
		conv->length_mod = LENGTH_J;
     864:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     868:	2205      	movs	r2, #5
     86a:	f362 03c6 	bfi	r3, r2, #3, #4
     86e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     872:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
     876:	f818 3b01 	ldrb.w	r3, [r8], #1
     87a:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
     87e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
     882:	2a37      	cmp	r2, #55	; 0x37
     884:	f200 8150 	bhi.w	b28 <CONFIG_ISR_STACK_SIZE+0x328>
     888:	e8df f012 	tbh	[pc, r2, lsl #1]
     88c:	014e0126 	.word	0x014e0126
     890:	014e014e 	.word	0x014e014e
     894:	01260126 	.word	0x01260126
     898:	014e0126 	.word	0x014e0126
     89c:	014e014e 	.word	0x014e014e
     8a0:	014e014e 	.word	0x014e014e
     8a4:	014e014e 	.word	0x014e014e
     8a8:	014e014e 	.word	0x014e014e
     8ac:	014e014e 	.word	0x014e014e
     8b0:	014e014e 	.word	0x014e014e
     8b4:	014e014e 	.word	0x014e014e
     8b8:	0113014e 	.word	0x0113014e
     8bc:	014e014e 	.word	0x014e014e
     8c0:	014e014e 	.word	0x014e014e
     8c4:	014e014e 	.word	0x014e014e
     8c8:	014e014e 	.word	0x014e014e
     8cc:	014e0126 	.word	0x014e0126
     8d0:	00630113 	.word	0x00630113
     8d4:	01260126 	.word	0x01260126
     8d8:	014e0126 	.word	0x014e0126
     8dc:	014e0063 	.word	0x014e0063
     8e0:	014e014e 	.word	0x014e014e
     8e4:	012f014e 	.word	0x012f014e
     8e8:	013f0113 	.word	0x013f0113
     8ec:	014e014e 	.word	0x014e014e
     8f0:	014e013f 	.word	0x014e013f
     8f4:	014e0113 	.word	0x014e0113
     8f8:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
     8fc:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     900:	2206      	movs	r2, #6
     902:	f362 03c6 	bfi	r3, r2, #3, #4
     906:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     90a:	f108 0801 	add.w	r8, r8, #1
		break;
     90e:	e7b2      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
		conv->length_mod = LENGTH_T;
     910:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     914:	2207      	movs	r2, #7
     916:	f362 03c6 	bfi	r3, r2, #3, #4
     91a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     91e:	f108 0801 	add.w	r8, r8, #1
		break;
     922:	e7a8      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
		conv->length_mod = LENGTH_UPPER_L;
     924:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     928:	2208      	movs	r2, #8
     92a:	f362 03c6 	bfi	r3, r2, #3, #4
     92e:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     932:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
     936:	f89d 3020 	ldrb.w	r3, [sp, #32]
     93a:	f043 0302 	orr.w	r3, r3, #2
     93e:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
     942:	e798      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
		conv->length_mod = LENGTH_NONE;
     944:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     948:	f36f 03c6 	bfc	r3, #3, #4
     94c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
     950:	e791      	b.n	876 <CONFIG_ISR_STACK_SIZE+0x76>
		conv->specifier_cat = SPECIFIER_SINT;
     952:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
     956:	2101      	movs	r1, #1
     958:	f361 0202 	bfi	r2, r1, #0, #3
     95c:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
     960:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
     964:	f002 0278 	and.w	r2, r2, #120	; 0x78
     968:	2a40      	cmp	r2, #64	; 0x40
     96a:	f000 80aa 	beq.w	ac2 <CONFIG_ISR_STACK_SIZE+0x2c2>
		if (conv->specifier == 'c') {
     96e:	2b63      	cmp	r3, #99	; 0x63
     970:	f000 80ae 	beq.w	ad0 <CONFIG_ISR_STACK_SIZE+0x2d0>
	conv->unsupported |= unsupported;
     974:	f89d 3020 	ldrb.w	r3, [sp, #32]
     978:	f3c3 0240 	ubfx	r2, r3, #1, #1
     97c:	4317      	orrs	r7, r2
     97e:	f367 0341 	bfi	r3, r7, #1, #1
     982:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     986:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     98a:	f013 0f01 	tst.w	r3, #1
     98e:	f000 80da 	beq.w	b46 <CONFIG_ISR_STACK_SIZE+0x346>
			width = va_arg(ap, int);
     992:	9b03      	ldr	r3, [sp, #12]
     994:	1d1a      	adds	r2, r3, #4
     996:	9203      	str	r2, [sp, #12]
     998:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     99a:	2f00      	cmp	r7, #0
     99c:	f2c0 80cb 	blt.w	b36 <CONFIG_ISR_STACK_SIZE+0x336>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     9a0:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     9a4:	f013 0f04 	tst.w	r3, #4
     9a8:	f000 80df 	beq.w	b6a <CONFIG_ISR_STACK_SIZE+0x36a>
			int arg = va_arg(ap, int);
     9ac:	9b03      	ldr	r3, [sp, #12]
     9ae:	1d1a      	adds	r2, r3, #4
     9b0:	9203      	str	r2, [sp, #12]
     9b2:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
     9b6:	f1bb 0f00 	cmp.w	fp, #0
     9ba:	f2c0 80cd 	blt.w	b58 <CONFIG_ISR_STACK_SIZE+0x358>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     9be:	2300      	movs	r3, #0
     9c0:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
     9c2:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     9c4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     9c8:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     9cc:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
     9d0:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     9d4:	2b01      	cmp	r3, #1
     9d6:	f000 80d1 	beq.w	b7c <CONFIG_ISR_STACK_SIZE+0x37c>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     9da:	2b02      	cmp	r3, #2
     9dc:	f000 8116 	beq.w	c0c <CONFIG_ISR_STACK_SIZE+0x40c>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     9e0:	2b04      	cmp	r3, #4
     9e2:	f000 8167 	beq.w	cb4 <CONFIG_ISR_STACK_SIZE+0x4b4>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     9e6:	2b03      	cmp	r3, #3
     9e8:	f000 817e 	beq.w	ce8 <CONFIG_ISR_STACK_SIZE+0x4e8>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     9ec:	f89d 9020 	ldrb.w	r9, [sp, #32]
     9f0:	f019 0303 	ands.w	r3, r9, #3
     9f4:	9302      	str	r3, [sp, #8]
     9f6:	f040 817d 	bne.w	cf4 <CONFIG_ISR_STACK_SIZE+0x4f4>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     9fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
     9fe:	3b25      	subs	r3, #37	; 0x25
     a00:	2b53      	cmp	r3, #83	; 0x53
     a02:	f200 8233 	bhi.w	e6c <CONFIG_ISR_STACK_SIZE+0x66c>
     a06:	e8df f013 	tbh	[pc, r3, lsl #1]
     a0a:	0181      	.short	0x0181
     a0c:	02310231 	.word	0x02310231
     a10:	02310231 	.word	0x02310231
     a14:	02310231 	.word	0x02310231
     a18:	02310231 	.word	0x02310231
     a1c:	02310231 	.word	0x02310231
     a20:	02310231 	.word	0x02310231
     a24:	02310231 	.word	0x02310231
     a28:	02310231 	.word	0x02310231
     a2c:	02310231 	.word	0x02310231
     a30:	02310231 	.word	0x02310231
     a34:	02310231 	.word	0x02310231
     a38:	02310231 	.word	0x02310231
     a3c:	02310231 	.word	0x02310231
     a40:	02310231 	.word	0x02310231
     a44:	02310231 	.word	0x02310231
     a48:	02310231 	.word	0x02310231
     a4c:	02310231 	.word	0x02310231
     a50:	02310231 	.word	0x02310231
     a54:	02310231 	.word	0x02310231
     a58:	02310231 	.word	0x02310231
     a5c:	02310231 	.word	0x02310231
     a60:	02310231 	.word	0x02310231
     a64:	02310231 	.word	0x02310231
     a68:	02310231 	.word	0x02310231
     a6c:	02310231 	.word	0x02310231
     a70:	023101c7 	.word	0x023101c7
     a74:	02310231 	.word	0x02310231
     a78:	02310231 	.word	0x02310231
     a7c:	02310231 	.word	0x02310231
     a80:	02310231 	.word	0x02310231
     a84:	01a10231 	.word	0x01a10231
     a88:	023101ab 	.word	0x023101ab
     a8c:	02310231 	.word	0x02310231
     a90:	01ab0231 	.word	0x01ab0231
     a94:	02310231 	.word	0x02310231
     a98:	02310231 	.word	0x02310231
     a9c:	01c70208 	.word	0x01c70208
     aa0:	023101ea 	.word	0x023101ea
     aa4:	018f0231 	.word	0x018f0231
     aa8:	01c70231 	.word	0x01c70231
     aac:	02310231 	.word	0x02310231
     ab0:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
     ab2:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
     ab6:	2102      	movs	r1, #2
     ab8:	f361 0202 	bfi	r2, r1, #0, #3
     abc:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
     ac0:	e74e      	b.n	960 <CONFIG_ISR_STACK_SIZE+0x160>
			conv->invalid = true;
     ac2:	f89d 1020 	ldrb.w	r1, [sp, #32]
     ac6:	f041 0101 	orr.w	r1, r1, #1
     aca:	f88d 1020 	strb.w	r1, [sp, #32]
     ace:	e74e      	b.n	96e <CONFIG_ISR_STACK_SIZE+0x16e>
			unsupported = (conv->length_mod != LENGTH_NONE);
     ad0:	1e17      	subs	r7, r2, #0
     ad2:	bf18      	it	ne
     ad4:	2701      	movne	r7, #1
     ad6:	e74d      	b.n	974 <CONFIG_ISR_STACK_SIZE+0x174>
		conv->specifier_cat = SPECIFIER_FP;
     ad8:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     adc:	2204      	movs	r2, #4
     ade:	f362 0302 	bfi	r3, r2, #0, #3
     ae2:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
     ae6:	2701      	movs	r7, #1
			break;
     ae8:	e744      	b.n	974 <CONFIG_ISR_STACK_SIZE+0x174>
		conv->specifier_cat = SPECIFIER_PTR;
     aea:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     aee:	2203      	movs	r2, #3
     af0:	f362 0302 	bfi	r3, r2, #0, #3
     af4:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
     af8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     afc:	f003 0378 	and.w	r3, r3, #120	; 0x78
     b00:	2b40      	cmp	r3, #64	; 0x40
     b02:	f47f af37 	bne.w	974 <CONFIG_ISR_STACK_SIZE+0x174>
			unsupported = true;
     b06:	2701      	movs	r7, #1
     b08:	e734      	b.n	974 <CONFIG_ISR_STACK_SIZE+0x174>
		conv->specifier_cat = SPECIFIER_PTR;
     b0a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     b0e:	2203      	movs	r2, #3
     b10:	f362 0302 	bfi	r3, r2, #0, #3
     b14:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
     b18:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     b1c:	f013 0f78 	tst.w	r3, #120	; 0x78
     b20:	f43f af28 	beq.w	974 <CONFIG_ISR_STACK_SIZE+0x174>
			unsupported = true;
     b24:	2701      	movs	r7, #1
     b26:	e725      	b.n	974 <CONFIG_ISR_STACK_SIZE+0x174>
		conv->invalid = true;
     b28:	f89d 3020 	ldrb.w	r3, [sp, #32]
     b2c:	f043 0301 	orr.w	r3, r3, #1
     b30:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
     b34:	e71e      	b.n	974 <CONFIG_ISR_STACK_SIZE+0x174>
				conv->flag_dash = true;
     b36:	f89d 3020 	ldrb.w	r3, [sp, #32]
     b3a:	f043 0304 	orr.w	r3, r3, #4
     b3e:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
     b42:	427f      	negs	r7, r7
     b44:	e72c      	b.n	9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>
		} else if (conv->width_present) {
     b46:	f99d 3020 	ldrsb.w	r3, [sp, #32]
     b4a:	2b00      	cmp	r3, #0
     b4c:	db02      	blt.n	b54 <CONFIG_ISR_STACK_SIZE+0x354>
		int width = -1;
     b4e:	f04f 37ff 	mov.w	r7, #4294967295
     b52:	e725      	b.n	9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>
			width = conv->width_value;
     b54:	9f09      	ldr	r7, [sp, #36]	; 0x24
     b56:	e723      	b.n	9a0 <CONFIG_ISR_STACK_SIZE+0x1a0>
				conv->prec_present = false;
     b58:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     b5c:	f36f 0341 	bfc	r3, #1, #1
     b60:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
     b64:	f04f 3bff 	mov.w	fp, #4294967295
     b68:	e729      	b.n	9be <CONFIG_ISR_STACK_SIZE+0x1be>
		} else if (conv->prec_present) {
     b6a:	f013 0f02 	tst.w	r3, #2
     b6e:	d002      	beq.n	b76 <CONFIG_ISR_STACK_SIZE+0x376>
			precision = conv->prec_value;
     b70:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
     b74:	e723      	b.n	9be <CONFIG_ISR_STACK_SIZE+0x1be>
		int precision = -1;
     b76:	f04f 3bff 	mov.w	fp, #4294967295
     b7a:	e720      	b.n	9be <CONFIG_ISR_STACK_SIZE+0x1be>
			switch (length_mod) {
     b7c:	1ecb      	subs	r3, r1, #3
     b7e:	2b04      	cmp	r3, #4
     b80:	d804      	bhi.n	b8c <CONFIG_ISR_STACK_SIZE+0x38c>
     b82:	e8df f003 	tbb	[pc, r3]
     b86:	1d0b      	.short	0x1d0b
     b88:	3529      	.short	0x3529
     b8a:	35          	.byte	0x35
     b8b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     b8c:	9b03      	ldr	r3, [sp, #12]
     b8e:	1d1a      	adds	r2, r3, #4
     b90:	9203      	str	r2, [sp, #12]
     b92:	681a      	ldr	r2, [r3, #0]
     b94:	17d3      	asrs	r3, r2, #31
     b96:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     b9a:	e006      	b.n	baa <CONFIG_ISR_STACK_SIZE+0x3aa>
					value->sint = va_arg(ap, long);
     b9c:	9b03      	ldr	r3, [sp, #12]
     b9e:	1d1a      	adds	r2, r3, #4
     ba0:	9203      	str	r2, [sp, #12]
     ba2:	681a      	ldr	r2, [r3, #0]
     ba4:	17d3      	asrs	r3, r2, #31
     ba6:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
     baa:	2901      	cmp	r1, #1
     bac:	d028      	beq.n	c00 <CONFIG_ISR_STACK_SIZE+0x400>
			} else if (length_mod == LENGTH_H) {
     bae:	2902      	cmp	r1, #2
     bb0:	f47f af1c 	bne.w	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
				value->sint = (short)value->sint;
     bb4:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
     bb8:	17d3      	asrs	r3, r2, #31
     bba:	e9cd 2306 	strd	r2, r3, [sp, #24]
     bbe:	e715      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
					(sint_value_type)va_arg(ap, long long);
     bc0:	9b03      	ldr	r3, [sp, #12]
     bc2:	3307      	adds	r3, #7
     bc4:	f023 0307 	bic.w	r3, r3, #7
     bc8:	f103 0208 	add.w	r2, r3, #8
     bcc:	9203      	str	r2, [sp, #12]
     bce:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     bd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     bd6:	e7e8      	b.n	baa <CONFIG_ISR_STACK_SIZE+0x3aa>
					(sint_value_type)va_arg(ap, intmax_t);
     bd8:	9b03      	ldr	r3, [sp, #12]
     bda:	3307      	adds	r3, #7
     bdc:	f023 0307 	bic.w	r3, r3, #7
     be0:	f103 0208 	add.w	r2, r3, #8
     be4:	9203      	str	r2, [sp, #12]
     be6:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     bea:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     bee:	e7dc      	b.n	baa <CONFIG_ISR_STACK_SIZE+0x3aa>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     bf0:	9b03      	ldr	r3, [sp, #12]
     bf2:	1d1a      	adds	r2, r3, #4
     bf4:	9203      	str	r2, [sp, #12]
     bf6:	681a      	ldr	r2, [r3, #0]
     bf8:	17d3      	asrs	r3, r2, #31
				value->sint =
     bfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     bfe:	e7d4      	b.n	baa <CONFIG_ISR_STACK_SIZE+0x3aa>
				value->sint = (char)value->sint;
     c00:	f89d 3018 	ldrb.w	r3, [sp, #24]
     c04:	9306      	str	r3, [sp, #24]
     c06:	2300      	movs	r3, #0
     c08:	9307      	str	r3, [sp, #28]
     c0a:	e6ef      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
			switch (length_mod) {
     c0c:	1ecb      	subs	r3, r1, #3
     c0e:	2b04      	cmp	r3, #4
     c10:	d804      	bhi.n	c1c <CONFIG_ISR_STACK_SIZE+0x41c>
     c12:	e8df f003 	tbb	[pc, r3]
     c16:	1f0b      	.short	0x1f0b
     c18:	4135      	.short	0x4135
     c1a:	41          	.byte	0x41
     c1b:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     c1c:	9b03      	ldr	r3, [sp, #12]
     c1e:	1d1a      	adds	r2, r3, #4
     c20:	9203      	str	r2, [sp, #12]
     c22:	681b      	ldr	r3, [r3, #0]
     c24:	9306      	str	r3, [sp, #24]
     c26:	2300      	movs	r3, #0
     c28:	9307      	str	r3, [sp, #28]
				break;
     c2a:	e01e      	b.n	c6a <CONFIG_ISR_STACK_SIZE+0x46a>
				    && (conv->specifier == 'c')) {
     c2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
     c30:	2b63      	cmp	r3, #99	; 0x63
     c32:	d007      	beq.n	c44 <CONFIG_ISR_STACK_SIZE+0x444>
					value->uint = va_arg(ap, unsigned long);
     c34:	9b03      	ldr	r3, [sp, #12]
     c36:	1d1a      	adds	r2, r3, #4
     c38:	9203      	str	r2, [sp, #12]
     c3a:	681b      	ldr	r3, [r3, #0]
     c3c:	9306      	str	r3, [sp, #24]
     c3e:	2300      	movs	r3, #0
     c40:	9307      	str	r3, [sp, #28]
     c42:	e012      	b.n	c6a <CONFIG_ISR_STACK_SIZE+0x46a>
					value->uint = (wchar_t)va_arg(ap,
     c44:	9b03      	ldr	r3, [sp, #12]
     c46:	1d1a      	adds	r2, r3, #4
     c48:	9203      	str	r2, [sp, #12]
     c4a:	681b      	ldr	r3, [r3, #0]
     c4c:	9306      	str	r3, [sp, #24]
     c4e:	2300      	movs	r3, #0
     c50:	9307      	str	r3, [sp, #28]
     c52:	e00a      	b.n	c6a <CONFIG_ISR_STACK_SIZE+0x46a>
					(uint_value_type)va_arg(ap,
     c54:	9b03      	ldr	r3, [sp, #12]
     c56:	3307      	adds	r3, #7
     c58:	f023 0307 	bic.w	r3, r3, #7
     c5c:	f103 0208 	add.w	r2, r3, #8
     c60:	9203      	str	r2, [sp, #12]
     c62:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c66:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
     c6a:	2901      	cmp	r1, #1
     c6c:	d01c      	beq.n	ca8 <CONFIG_ISR_STACK_SIZE+0x4a8>
			} else if (length_mod == LENGTH_H) {
     c6e:	2902      	cmp	r1, #2
     c70:	f47f aebc 	bne.w	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
				value->uint = (unsigned short)value->uint;
     c74:	f8bd 3018 	ldrh.w	r3, [sp, #24]
     c78:	9306      	str	r3, [sp, #24]
     c7a:	2300      	movs	r3, #0
     c7c:	9307      	str	r3, [sp, #28]
     c7e:	e6b5      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
					(uint_value_type)va_arg(ap,
     c80:	9b03      	ldr	r3, [sp, #12]
     c82:	3307      	adds	r3, #7
     c84:	f023 0307 	bic.w	r3, r3, #7
     c88:	f103 0208 	add.w	r2, r3, #8
     c8c:	9203      	str	r2, [sp, #12]
     c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c92:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     c96:	e7e8      	b.n	c6a <CONFIG_ISR_STACK_SIZE+0x46a>
					(uint_value_type)va_arg(ap, size_t);
     c98:	9b03      	ldr	r3, [sp, #12]
     c9a:	1d1a      	adds	r2, r3, #4
     c9c:	9203      	str	r2, [sp, #12]
     c9e:	681b      	ldr	r3, [r3, #0]
				value->uint =
     ca0:	9306      	str	r3, [sp, #24]
     ca2:	2300      	movs	r3, #0
     ca4:	9307      	str	r3, [sp, #28]
				break;
     ca6:	e7e0      	b.n	c6a <CONFIG_ISR_STACK_SIZE+0x46a>
				value->uint = (unsigned char)value->uint;
     ca8:	f89d 3018 	ldrb.w	r3, [sp, #24]
     cac:	9306      	str	r3, [sp, #24]
     cae:	2300      	movs	r3, #0
     cb0:	9307      	str	r3, [sp, #28]
     cb2:	e69b      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
			if (length_mod == LENGTH_UPPER_L) {
     cb4:	2908      	cmp	r1, #8
     cb6:	d00b      	beq.n	cd0 <CONFIG_ISR_STACK_SIZE+0x4d0>
				value->dbl = va_arg(ap, double);
     cb8:	9b03      	ldr	r3, [sp, #12]
     cba:	3307      	adds	r3, #7
     cbc:	f023 0307 	bic.w	r3, r3, #7
     cc0:	f103 0208 	add.w	r2, r3, #8
     cc4:	9203      	str	r2, [sp, #12]
     cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
     cca:	e9cd 2306 	strd	r2, r3, [sp, #24]
     cce:	e68d      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
				value->ldbl = va_arg(ap, long double);
     cd0:	9b03      	ldr	r3, [sp, #12]
     cd2:	3307      	adds	r3, #7
     cd4:	f023 0307 	bic.w	r3, r3, #7
     cd8:	f103 0208 	add.w	r2, r3, #8
     cdc:	9203      	str	r2, [sp, #12]
     cde:	e9d3 2300 	ldrd	r2, r3, [r3]
     ce2:	e9cd 2306 	strd	r2, r3, [sp, #24]
     ce6:	e681      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
			value->ptr = va_arg(ap, void *);
     ce8:	9b03      	ldr	r3, [sp, #12]
     cea:	1d1a      	adds	r2, r3, #4
     cec:	9203      	str	r2, [sp, #12]
     cee:	681b      	ldr	r3, [r3, #0]
     cf0:	9306      	str	r3, [sp, #24]
     cf2:	e67b      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
			OUTS(sp, fp);
     cf4:	4643      	mov	r3, r8
     cf6:	4652      	mov	r2, sl
     cf8:	4629      	mov	r1, r5
     cfa:	4630      	mov	r0, r6
     cfc:	f003 feaa 	bl	4a54 <outs>
     d00:	2800      	cmp	r0, #0
     d02:	f2c0 814f 	blt.w	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     d06:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     d08:	46c2      	mov	sl, r8
			continue;
     d0a:	e46f      	b.n	5ec <cbvprintf+0x10>
		case '%':
			OUTC('%');
     d0c:	4629      	mov	r1, r5
     d0e:	2025      	movs	r0, #37	; 0x25
     d10:	47b0      	blx	r6
     d12:	2800      	cmp	r0, #0
     d14:	f2c0 8146 	blt.w	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     d18:	3401      	adds	r4, #1
		char sign = 0;
     d1a:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
     d1e:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
     d22:	f04f 0a00 	mov.w	sl, #0
			break;
     d26:	e0a7      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
		case 's': {
			bps = (const char *)value->ptr;
     d28:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
     d2c:	f1bb 0f00 	cmp.w	fp, #0
     d30:	db08      	blt.n	d44 <CONFIG_ISR_STACK_SIZE+0x544>
				len = strnlen(bps, precision);
     d32:	4659      	mov	r1, fp
     d34:	4650      	mov	r0, sl
     d36:	f003 ff78 	bl	4c2a <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     d3a:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
     d3e:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
     d42:	e099      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
				len = strlen(bps);
     d44:	4650      	mov	r0, sl
     d46:	f003 ff68 	bl	4c1a <strlen>
     d4a:	e7f6      	b.n	d3a <CONFIG_ISR_STACK_SIZE+0x53a>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     d4c:	9b06      	ldr	r3, [sp, #24]
     d4e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
     d52:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
     d56:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
     d5a:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
     d5e:	e08b      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     d60:	f019 0f08 	tst.w	r9, #8
     d64:	d105      	bne.n	d72 <CONFIG_ISR_STACK_SIZE+0x572>
				sign = '+';
			} else if (conv->flag_space) {
     d66:	f019 0910 	ands.w	r9, r9, #16
     d6a:	d004      	beq.n	d76 <CONFIG_ISR_STACK_SIZE+0x576>
				sign = ' ';
     d6c:	f04f 0920 	mov.w	r9, #32
     d70:	e001      	b.n	d76 <CONFIG_ISR_STACK_SIZE+0x576>
				sign = '+';
     d72:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
     d7a:	2a00      	cmp	r2, #0
     d7c:	f173 0100 	sbcs.w	r1, r3, #0
     d80:	db02      	blt.n	d88 <CONFIG_ISR_STACK_SIZE+0x588>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     d82:	e9cd 2306 	strd	r2, r3, [sp, #24]
     d86:	e009      	b.n	d9c <CONFIG_ISR_STACK_SIZE+0x59c>
				value->uint = (uint_value_type)-sint;
     d88:	4252      	negs	r2, r2
     d8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     d8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
     d92:	f04f 092d 	mov.w	r9, #45	; 0x2d
     d96:	e001      	b.n	d9c <CONFIG_ISR_STACK_SIZE+0x59c>
		switch (conv->specifier) {
     d98:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     d9c:	f10d 0346 	add.w	r3, sp, #70	; 0x46
     da0:	9300      	str	r3, [sp, #0]
     da2:	ab0c      	add	r3, sp, #48	; 0x30
     da4:	aa08      	add	r2, sp, #32
     da6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
     daa:	f003 fde9 	bl	4980 <encode_uint>
     dae:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     db0:	f1bb 0f00 	cmp.w	fp, #0
     db4:	f2c0 8090 	blt.w	ed8 <CONFIG_ISR_STACK_SIZE+0x6d8>
				size_t len = bpe - bps;
     db8:	f10d 0346 	add.w	r3, sp, #70	; 0x46
     dbc:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     dc0:	f89d 2020 	ldrb.w	r2, [sp, #32]
     dc4:	f36f 1286 	bfc	r2, #6, #1
     dc8:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     dcc:	459b      	cmp	fp, r3
     dce:	f240 8086 	bls.w	ede <CONFIG_ISR_STACK_SIZE+0x6de>
					conv->pad0_value = precision - (int)len;
     dd2:	ebab 0303 	sub.w	r3, fp, r3
     dd6:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
     dd8:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     ddc:	e04c      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     dde:	9806      	ldr	r0, [sp, #24]
     de0:	b930      	cbnz	r0, df0 <CONFIG_ISR_STACK_SIZE+0x5f0>
		char sign = 0;
     de2:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     de6:	f8df b1c4 	ldr.w	fp, [pc, #452]	; fac <CONFIG_ISR_STACK_SIZE+0x7ac>
			bps = "(nil)";
     dea:	f1ab 0a05 	sub.w	sl, fp, #5
     dee:	e043      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     df0:	f10d 0346 	add.w	r3, sp, #70	; 0x46
     df4:	9300      	str	r3, [sp, #0]
     df6:	ab0c      	add	r3, sp, #48	; 0x30
     df8:	aa08      	add	r2, sp, #32
     dfa:	2100      	movs	r1, #0
     dfc:	f003 fdc0 	bl	4980 <encode_uint>
     e00:	4682      	mov	sl, r0
				conv->altform_0c = true;
     e02:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     e06:	f043 0310 	orr.w	r3, r3, #16
     e0a:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
     e0e:	2378      	movs	r3, #120	; 0x78
     e10:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
     e14:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
     e18:	e7ca      	b.n	db0 <CONFIG_ISR_STACK_SIZE+0x5b0>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     e1a:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
     e1c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     e20:	f3c3 03c3 	ubfx	r3, r3, #3, #4
     e24:	2b07      	cmp	r3, #7
     e26:	d806      	bhi.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
     e28:	e8df f003 	tbb	[pc, r3]
     e2c:	100e0c04 	.word	0x100e0c04
     e30:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
     e34:	6014      	str	r4, [r2, #0]
		char sign = 0;
     e36:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
     e3a:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
     e3e:	f04f 0a00 	mov.w	sl, #0
}
     e42:	e019      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
		*(signed char *)dp = (signed char)count;
     e44:	7014      	strb	r4, [r2, #0]
		break;
     e46:	e7f6      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		*(short *)dp = (short)count;
     e48:	8014      	strh	r4, [r2, #0]
		break;
     e4a:	e7f4      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		*(long *)dp = (long)count;
     e4c:	6014      	str	r4, [r2, #0]
		break;
     e4e:	e7f2      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		*(long long *)dp = (long long)count;
     e50:	4620      	mov	r0, r4
     e52:	17e1      	asrs	r1, r4, #31
     e54:	e9c2 0100 	strd	r0, r1, [r2]
		break;
     e58:	e7ed      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		*(intmax_t *)dp = (intmax_t)count;
     e5a:	4620      	mov	r0, r4
     e5c:	17e1      	asrs	r1, r4, #31
     e5e:	e9c2 0100 	strd	r0, r1, [r2]
		break;
     e62:	e7e8      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		*(size_t *)dp = (size_t)count;
     e64:	6014      	str	r4, [r2, #0]
		break;
     e66:	e7e6      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     e68:	6014      	str	r4, [r2, #0]
		break;
     e6a:	e7e4      	b.n	e36 <CONFIG_ISR_STACK_SIZE+0x636>
		switch (conv->specifier) {
     e6c:	f8dd 9008 	ldr.w	r9, [sp, #8]
     e70:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     e74:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     e78:	f1ba 0f00 	cmp.w	sl, #0
     e7c:	f000 808e 	beq.w	f9c <CONFIG_ISR_STACK_SIZE+0x79c>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     e80:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
     e84:	f1b9 0f00 	cmp.w	r9, #0
     e88:	d000      	beq.n	e8c <CONFIG_ISR_STACK_SIZE+0x68c>
			nj_len += 1U;
     e8a:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
     e8c:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
     e90:	f011 0f10 	tst.w	r1, #16
     e94:	d026      	beq.n	ee4 <CONFIG_ISR_STACK_SIZE+0x6e4>
			nj_len += 2U;
     e96:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
     e9a:	4413      	add	r3, r2
		if (conv->pad_fp) {
     e9c:	f011 0f40 	tst.w	r1, #64	; 0x40
     ea0:	d001      	beq.n	ea6 <CONFIG_ISR_STACK_SIZE+0x6a6>
			nj_len += conv->pad0_pre_exp;
     ea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
     ea4:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     ea6:	2f00      	cmp	r7, #0
     ea8:	dd32      	ble.n	f10 <CONFIG_ISR_STACK_SIZE+0x710>
			width -= (int)nj_len;
     eaa:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     eac:	f89d 3020 	ldrb.w	r3, [sp, #32]
     eb0:	f013 0f04 	tst.w	r3, #4
     eb4:	d12c      	bne.n	f10 <CONFIG_ISR_STACK_SIZE+0x710>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     eb6:	f013 0f40 	tst.w	r3, #64	; 0x40
     eba:	d018      	beq.n	eee <CONFIG_ISR_STACK_SIZE+0x6ee>
					if (sign != 0) {
     ebc:	f1b9 0f00 	cmp.w	r9, #0
     ec0:	d018      	beq.n	ef4 <CONFIG_ISR_STACK_SIZE+0x6f4>
						OUTC(sign);
     ec2:	4629      	mov	r1, r5
     ec4:	4648      	mov	r0, r9
     ec6:	47b0      	blx	r6
     ec8:	2800      	cmp	r0, #0
     eca:	db6b      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     ecc:	3401      	adds	r4, #1
						sign = 0;
     ece:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
     ed2:	2330      	movs	r3, #48	; 0x30
     ed4:	9302      	str	r3, [sp, #8]
     ed6:	e00f      	b.n	ef8 <CONFIG_ISR_STACK_SIZE+0x6f8>
		const char *bpe = buf + sizeof(buf);
     ed8:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     edc:	e7cc      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
     ede:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     ee2:	e7c9      	b.n	e78 <CONFIG_ISR_STACK_SIZE+0x678>
		} else if (conv->altform_0) {
     ee4:	f011 0f08 	tst.w	r1, #8
     ee8:	d0d6      	beq.n	e98 <CONFIG_ISR_STACK_SIZE+0x698>
			nj_len += 1U;
     eea:	3201      	adds	r2, #1
     eec:	e7d4      	b.n	e98 <CONFIG_ISR_STACK_SIZE+0x698>
				char pad = ' ';
     eee:	2320      	movs	r3, #32
     ef0:	9302      	str	r3, [sp, #8]
     ef2:	e001      	b.n	ef8 <CONFIG_ISR_STACK_SIZE+0x6f8>
					pad = '0';
     ef4:	2330      	movs	r3, #48	; 0x30
     ef6:	9302      	str	r3, [sp, #8]
     ef8:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     efa:	1e5f      	subs	r7, r3, #1
     efc:	2b00      	cmp	r3, #0
     efe:	dd07      	ble.n	f10 <CONFIG_ISR_STACK_SIZE+0x710>
					OUTC(pad);
     f00:	4629      	mov	r1, r5
     f02:	9802      	ldr	r0, [sp, #8]
     f04:	47b0      	blx	r6
     f06:	2800      	cmp	r0, #0
     f08:	db4c      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f0a:	3401      	adds	r4, #1
				while (width-- > 0) {
     f0c:	463b      	mov	r3, r7
     f0e:	e7f4      	b.n	efa <CONFIG_ISR_STACK_SIZE+0x6fa>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     f10:	f1b9 0f00 	cmp.w	r9, #0
     f14:	d005      	beq.n	f22 <CONFIG_ISR_STACK_SIZE+0x722>
			OUTC(sign);
     f16:	4629      	mov	r1, r5
     f18:	4648      	mov	r0, r9
     f1a:	47b0      	blx	r6
     f1c:	2800      	cmp	r0, #0
     f1e:	db41      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f20:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     f22:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     f26:	f3c3 1200 	ubfx	r2, r3, #4, #1
     f2a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     f2e:	4313      	orrs	r3, r2
     f30:	d005      	beq.n	f3e <CONFIG_ISR_STACK_SIZE+0x73e>
				OUTC('0');
     f32:	4629      	mov	r1, r5
     f34:	2030      	movs	r0, #48	; 0x30
     f36:	47b0      	blx	r6
     f38:	2800      	cmp	r0, #0
     f3a:	db33      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f3c:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     f3e:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     f42:	f013 0f10 	tst.w	r3, #16
     f46:	d006      	beq.n	f56 <CONFIG_ISR_STACK_SIZE+0x756>
				OUTC(conv->specifier);
     f48:	4629      	mov	r1, r5
     f4a:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
     f4e:	47b0      	blx	r6
     f50:	2800      	cmp	r0, #0
     f52:	db27      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f54:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
     f58:	f103 39ff 	add.w	r9, r3, #4294967295
     f5c:	2b00      	cmp	r3, #0
     f5e:	dd07      	ble.n	f70 <CONFIG_ISR_STACK_SIZE+0x770>
				OUTC('0');
     f60:	4629      	mov	r1, r5
     f62:	2030      	movs	r0, #48	; 0x30
     f64:	47b0      	blx	r6
     f66:	2800      	cmp	r0, #0
     f68:	db1c      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f6a:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     f6c:	464b      	mov	r3, r9
     f6e:	e7f3      	b.n	f58 <CONFIG_ISR_STACK_SIZE+0x758>
			}

			OUTS(bps, bpe);
     f70:	465b      	mov	r3, fp
     f72:	4652      	mov	r2, sl
     f74:	4629      	mov	r1, r5
     f76:	4630      	mov	r0, r6
     f78:	f003 fd6c 	bl	4a54 <outs>
     f7c:	2800      	cmp	r0, #0
     f7e:	db11      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f80:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     f82:	2f00      	cmp	r7, #0
     f84:	dd07      	ble.n	f96 <CONFIG_ISR_STACK_SIZE+0x796>
			OUTC(' ');
     f86:	4629      	mov	r1, r5
     f88:	2020      	movs	r0, #32
     f8a:	47b0      	blx	r6
     f8c:	2800      	cmp	r0, #0
     f8e:	db09      	blt.n	fa4 <CONFIG_ISR_STACK_SIZE+0x7a4>
     f90:	3401      	adds	r4, #1
			--width;
     f92:	3f01      	subs	r7, #1
     f94:	e7f5      	b.n	f82 <CONFIG_ISR_STACK_SIZE+0x782>
		fp = extract_conversion(conv, sp);
     f96:	46c2      	mov	sl, r8
     f98:	f7ff bb28 	b.w	5ec <cbvprintf+0x10>
     f9c:	46c2      	mov	sl, r8
     f9e:	f7ff bb25 	b.w	5ec <cbvprintf+0x10>
		}
	}

	return count;
     fa2:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     fa4:	b013      	add	sp, #76	; 0x4c
     fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     faa:	bf00      	nop
     fac:	00005bd5 	.word	0x00005bd5

00000fb0 <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
     fb0:	b570      	push	{r4, r5, r6, lr}
     fb2:	b084      	sub	sp, #16
	uint8_t id = _current_cpu->id;
     fb4:	4b2c      	ldr	r3, [pc, #176]	; (1068 <CONFIG_FPROTECT_BLOCK_SIZE+0x68>)
     fb6:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     fb8:	f004 031f 	and.w	r3, r4, #31
     fbc:	2201      	movs	r2, #1
     fbe:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     fc0:	0961      	lsrs	r1, r4, #5
     fc2:	4b2a      	ldr	r3, [pc, #168]	; (106c <CONFIG_FPROTECT_BLOCK_SIZE+0x6c>)
     fc4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     fc8:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     fca:	f3bf 8f5b 	dmb	ish
     fce:	e853 1f00 	ldrex	r1, [r3]
     fd2:	ea01 0500 	and.w	r5, r1, r0
     fd6:	e843 5600 	strex	r6, r5, [r3]
     fda:	2e00      	cmp	r6, #0
     fdc:	d1f7      	bne.n	fce <pm_system_resume+0x1e>
     fde:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     fe2:	420a      	tst	r2, r1
     fe4:	d03d      	beq.n	1062 <CONFIG_FPROTECT_BLOCK_SIZE+0x62>
		exit_pos_ops(z_power_states[id]);
     fe6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
     fea:	009a      	lsls	r2, r3, #2
     fec:	4b20      	ldr	r3, [pc, #128]	; (1070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>)
     fee:	4413      	add	r3, r2
     ff0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     ff4:	ab04      	add	r3, sp, #16
     ff6:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
     ffa:	4b1e      	ldr	r3, [pc, #120]	; (1074 <CONFIG_FPROTECT_BLOCK_SIZE+0x74>)
     ffc:	b163      	cbz	r3, 1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>
		pm_power_state_exit_post_ops(info);
     ffe:	f003 fe92 	bl	4d26 <pm_power_state_exit_post_ops>
    1002:	f04f 0320 	mov.w	r3, #32
    1006:	f3ef 8611 	mrs	r6, BASEPRI
    100a:	f383 8812 	msr	BASEPRI_MAX, r3
    100e:	f3bf 8f6f 	isb	sy
    1012:	4b19      	ldr	r3, [pc, #100]	; (1078 <CONFIG_FPROTECT_BLOCK_SIZE+0x78>)
    1014:	681d      	ldr	r5, [r3, #0]
    1016:	e00a      	b.n	102e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
	__asm__ volatile(
    1018:	2300      	movs	r3, #0
    101a:	f383 8811 	msr	BASEPRI, r3
    101e:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1022:	e7ee      	b.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1024:	462b      	mov	r3, r5
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    1026:	b10d      	cbz	r5, 102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>
	return node->next;
    1028:	682b      	ldr	r3, [r5, #0]
    102a:	b16b      	cbz	r3, 1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
{
    102c:	461d      	mov	r5, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    102e:	b15d      	cbz	r5, 1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
			callback = notifier->state_exit;
    1030:	68aa      	ldr	r2, [r5, #8]
		if (callback) {
    1032:	2a00      	cmp	r2, #0
    1034:	d0f6      	beq.n	1024 <CONFIG_FPROTECT_BLOCK_SIZE+0x24>
			callback(z_power_states[_current_cpu->id].state);
    1036:	4b0c      	ldr	r3, [pc, #48]	; (1068 <CONFIG_FPROTECT_BLOCK_SIZE+0x68>)
    1038:	7d1b      	ldrb	r3, [r3, #20]
    103a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    103e:	0099      	lsls	r1, r3, #2
    1040:	4b0b      	ldr	r3, [pc, #44]	; (1070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>)
    1042:	5c58      	ldrb	r0, [r3, r1]
    1044:	4790      	blx	r2
    1046:	e7ed      	b.n	1024 <CONFIG_FPROTECT_BLOCK_SIZE+0x24>
	__asm__ volatile(
    1048:	f386 8811 	msr	BASEPRI, r6
    104c:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1050:	4807      	ldr	r0, [pc, #28]	; (1070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>)
    1052:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    1056:	00a2      	lsls	r2, r4, #2
    1058:	1881      	adds	r1, r0, r2
    105a:	2300      	movs	r3, #0
    105c:	5083      	str	r3, [r0, r2]
    105e:	604b      	str	r3, [r1, #4]
    1060:	608b      	str	r3, [r1, #8]
			0, 0};
	}
}
    1062:	b004      	add	sp, #16
    1064:	bd70      	pop	{r4, r5, r6, pc}
    1066:	bf00      	nop
    1068:	200002d4 	.word	0x200002d4
    106c:	20000228 	.word	0x20000228
    1070:	2000022c 	.word	0x2000022c
    1074:	00004d27 	.word	0x00004d27
    1078:	20000220 	.word	0x20000220

0000107c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    107c:	b5f0      	push	{r4, r5, r6, r7, lr}
    107e:	b089      	sub	sp, #36	; 0x24
    1080:	4605      	mov	r5, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1082:	4b55      	ldr	r3, [pc, #340]	; (11d8 <pm_system_suspend+0x15c>)
    1084:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1086:	f004 031f 	and.w	r3, r4, #31
    108a:	2201      	movs	r2, #1
    108c:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    108e:	0961      	lsrs	r1, r4, #5
    1090:	4b52      	ldr	r3, [pc, #328]	; (11dc <pm_system_suspend+0x160>)
    1092:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1096:	f3bf 8f5b 	dmb	ish
    109a:	e853 1f00 	ldrex	r1, [r3]
    109e:	ea41 0002 	orr.w	r0, r1, r2
    10a2:	e843 0600 	strex	r6, r0, [r3]
    10a6:	2e00      	cmp	r6, #0
    10a8:	d1f7      	bne.n	109a <pm_system_suspend+0x1e>
    10aa:	f3bf 8f5b 	dmb	ish

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    10ae:	420a      	tst	r2, r1
    10b0:	d017      	beq.n	10e2 <pm_system_suspend+0x66>
		z_power_states[id] = pm_policy_next_state(id, ticks);
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    10b2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    10b6:	4a4a      	ldr	r2, [pc, #296]	; (11e0 <pm_system_suspend+0x164>)
    10b8:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    10bc:	2b00      	cmp	r3, #0
    10be:	f000 8088 	beq.w	11d2 <pm_system_suspend+0x156>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    10c2:	f1b5 3fff 	cmp.w	r5, #4294967295
    10c6:	d11c      	bne.n	1102 <pm_system_suspend+0x86>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    10c8:	f002 fde8 	bl	3c9c <k_sched_lock>
	__asm__ volatile(
    10cc:	f04f 0320 	mov.w	r3, #32
    10d0:	f3ef 8611 	mrs	r6, BASEPRI
    10d4:	f383 8812 	msr	BASEPRI_MAX, r3
    10d8:	f3bf 8f6f 	isb	sy
	return list->head;
    10dc:	4b41      	ldr	r3, [pc, #260]	; (11e4 <pm_system_suspend+0x168>)
    10de:	681d      	ldr	r5, [r3, #0]
    10e0:	e02a      	b.n	1138 <pm_system_suspend+0xbc>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    10e2:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    10e6:	4b3e      	ldr	r3, [pc, #248]	; (11e0 <pm_system_suspend+0x164>)
    10e8:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    10ec:	466f      	mov	r7, sp
    10ee:	462a      	mov	r2, r5
    10f0:	4621      	mov	r1, r4
    10f2:	4638      	mov	r0, r7
    10f4:	f003 fcc9 	bl	4a8a <pm_policy_next_state>
    10f8:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
    10fc:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    1100:	e7d7      	b.n	10b2 <pm_system_suspend+0x36>
		     k_us_to_ticks_ceil32(
    1102:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1106:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    110a:	689b      	ldr	r3, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    110c:	0c59      	lsrs	r1, r3, #17
    110e:	03d8      	lsls	r0, r3, #15
    1110:	4e35      	ldr	r6, [pc, #212]	; (11e8 <pm_system_suspend+0x16c>)
    1112:	4a36      	ldr	r2, [pc, #216]	; (11ec <pm_system_suspend+0x170>)
    1114:	2300      	movs	r3, #0
    1116:	1980      	adds	r0, r0, r6
    1118:	f04f 0600 	mov.w	r6, #0
    111c:	eb46 0101 	adc.w	r1, r6, r1
    1120:	f7fe ffca 	bl	b8 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1124:	2101      	movs	r1, #1
    1126:	1a28      	subs	r0, r5, r0
    1128:	f004 fc32 	bl	5990 <z_set_timeout_expiry>
    112c:	e7cc      	b.n	10c8 <pm_system_suspend+0x4c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    112e:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    1130:	b10d      	cbz	r5, 1136 <pm_system_suspend+0xba>
	return node->next;
    1132:	682b      	ldr	r3, [r5, #0]
    1134:	b16b      	cbz	r3, 1152 <pm_system_suspend+0xd6>
{
    1136:	461d      	mov	r5, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1138:	b15d      	cbz	r5, 1152 <pm_system_suspend+0xd6>
			callback = notifier->state_entry;
    113a:	686a      	ldr	r2, [r5, #4]
		if (callback) {
    113c:	2a00      	cmp	r2, #0
    113e:	d0f6      	beq.n	112e <pm_system_suspend+0xb2>
			callback(z_power_states[_current_cpu->id].state);
    1140:	4b25      	ldr	r3, [pc, #148]	; (11d8 <pm_system_suspend+0x15c>)
    1142:	7d1b      	ldrb	r3, [r3, #20]
    1144:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1148:	4925      	ldr	r1, [pc, #148]	; (11e0 <pm_system_suspend+0x164>)
    114a:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    114e:	4790      	blx	r2
    1150:	e7ed      	b.n	112e <pm_system_suspend+0xb2>
	__asm__ volatile(
    1152:	f386 8811 	msr	BASEPRI, r6
    1156:	f3bf 8f6f 	isb	sy
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    115a:	f004 031f 	and.w	r3, r4, #31
    115e:	2101      	movs	r1, #1
    1160:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    1162:	0963      	lsrs	r3, r4, #5
    1164:	4a22      	ldr	r2, [pc, #136]	; (11f0 <pm_system_suspend+0x174>)
    1166:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    116a:	f3bf 8f5b 	dmb	ish
    116e:	e853 2f00 	ldrex	r2, [r3]
    1172:	430a      	orrs	r2, r1
    1174:	e843 2000 	strex	r0, r2, [r3]
    1178:	2800      	cmp	r0, #0
    117a:	d1f8      	bne.n	116e <pm_system_suspend+0xf2>
    117c:	f3bf 8f5b 	dmb	ish
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    1180:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    1184:	4a16      	ldr	r2, [pc, #88]	; (11e0 <pm_system_suspend+0x164>)
    1186:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    118a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    118e:	ab08      	add	r3, sp, #32
    1190:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    1194:	4b17      	ldr	r3, [pc, #92]	; (11f4 <pm_system_suspend+0x178>)
    1196:	b10b      	cbz	r3, 119c <pm_system_suspend+0x120>
		pm_power_state_set(info);
    1198:	f003 fdb2 	bl	4d00 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    119c:	f7ff ff08 	bl	fb0 <pm_system_resume>
	k_sched_unlock();
    11a0:	f002 ff1a 	bl	3fd8 <k_sched_unlock>
	bool ret = true;
    11a4:	2001      	movs	r0, #1
	atomic_val_t mask = ATOMIC_MASK(bit);
    11a6:	f004 021f 	and.w	r2, r4, #31
    11aa:	2301      	movs	r3, #1
    11ac:	4093      	lsls	r3, r2
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    11ae:	0964      	lsrs	r4, r4, #5
    11b0:	4a0a      	ldr	r2, [pc, #40]	; (11dc <pm_system_suspend+0x160>)
    11b2:	eb02 0484 	add.w	r4, r2, r4, lsl #2
    11b6:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    11b8:	f3bf 8f5b 	dmb	ish
    11bc:	e854 2f00 	ldrex	r2, [r4]
    11c0:	401a      	ands	r2, r3
    11c2:	e844 2100 	strex	r1, r2, [r4]
    11c6:	2900      	cmp	r1, #0
    11c8:	d1f8      	bne.n	11bc <pm_system_suspend+0x140>
    11ca:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    11ce:	b009      	add	sp, #36	; 0x24
    11d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = false;
    11d2:	2000      	movs	r0, #0
    11d4:	e7e7      	b.n	11a6 <pm_system_suspend+0x12a>
    11d6:	bf00      	nop
    11d8:	200002d4 	.word	0x200002d4
    11dc:	20000238 	.word	0x20000238
    11e0:	2000022c 	.word	0x2000022c
    11e4:	20000220 	.word	0x20000220
    11e8:	000f423f 	.word	0x000f423f
    11ec:	000f4240 	.word	0x000f4240
    11f0:	20000228 	.word	0x20000228
    11f4:	00004d01 	.word	0x00004d01

000011f8 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    11f8:	4901      	ldr	r1, [pc, #4]	; (1200 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    11fa:	2210      	movs	r2, #16
	str	r2, [r1]
    11fc:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    11fe:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1200:	e000ed10 	.word	0xe000ed10

00001204 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1204:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    1206:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1208:	f380 8811 	msr	BASEPRI, r0
	isb
    120c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1210:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    1214:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    1216:	b662      	cpsie	i
	isb
    1218:	f3bf 8f6f 	isb	sy

	bx	lr
    121c:	4770      	bx	lr
    121e:	bf00      	nop

00001220 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1220:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    1222:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    1224:	f381 8811 	msr	BASEPRI, r1

	wfe
    1228:	bf20      	wfe

	msr	BASEPRI, r0
    122a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    122e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1230:	4770      	bx	lr
    1232:	bf00      	nop

00001234 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1234:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1236:	2b00      	cmp	r3, #0
    1238:	db08      	blt.n	124c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    123a:	f000 001f 	and.w	r0, r0, #31
    123e:	095b      	lsrs	r3, r3, #5
    1240:	2201      	movs	r2, #1
    1242:	fa02 f000 	lsl.w	r0, r2, r0
    1246:	4a02      	ldr	r2, [pc, #8]	; (1250 <arch_irq_enable+0x1c>)
    1248:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    124c:	4770      	bx	lr
    124e:	bf00      	nop
    1250:	e000e100 	.word	0xe000e100

00001254 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1254:	0942      	lsrs	r2, r0, #5
    1256:	4b05      	ldr	r3, [pc, #20]	; (126c <arch_irq_is_enabled+0x18>)
    1258:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    125c:	f000 001f 	and.w	r0, r0, #31
    1260:	2301      	movs	r3, #1
    1262:	fa03 f000 	lsl.w	r0, r3, r0
}
    1266:	4010      	ands	r0, r2
    1268:	4770      	bx	lr
    126a:	bf00      	nop
    126c:	e000e100 	.word	0xe000e100

00001270 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    1270:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1272:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1274:	2b00      	cmp	r3, #0
    1276:	db08      	blt.n	128a <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1278:	0149      	lsls	r1, r1, #5
    127a:	b2c9      	uxtb	r1, r1
    127c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1280:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    1284:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    1288:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    128a:	f000 000f 	and.w	r0, r0, #15
    128e:	0149      	lsls	r1, r1, #5
    1290:	b2c9      	uxtb	r1, r1
    1292:	4b01      	ldr	r3, [pc, #4]	; (1298 <z_arm_irq_priority_set+0x28>)
    1294:	5419      	strb	r1, [r3, r0]
}
    1296:	4770      	bx	lr
    1298:	e000ed14 	.word	0xe000ed14

0000129c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    129c:	bf30      	wfi
    b z_SysNmiOnReset
    129e:	f7ff bffd 	b.w	129c <z_SysNmiOnReset>
    12a2:	bf00      	nop

000012a4 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    12a4:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    12a6:	4b08      	ldr	r3, [pc, #32]	; (12c8 <z_arm_prep_c+0x24>)
    12a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    12ac:	4a07      	ldr	r2, [pc, #28]	; (12cc <z_arm_prep_c+0x28>)
    12ae:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    12b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    12b4:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    12b8:	f002 fadc 	bl	3874 <z_bss_zero>
	z_data_copy();
    12bc:	f002 fffa 	bl	42b4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    12c0:	f000 fa0a 	bl	16d8 <z_arm_interrupt_init>
	z_cstart();
    12c4:	f002 fae2 	bl	388c <z_cstart>
    12c8:	00000000 	.word	0x00000000
    12cc:	e000ed00 	.word	0xe000ed00

000012d0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    12d0:	4a0a      	ldr	r2, [pc, #40]	; (12fc <arch_swap+0x2c>)
    12d2:	6893      	ldr	r3, [r2, #8]
    12d4:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    12d8:	4909      	ldr	r1, [pc, #36]	; (1300 <arch_swap+0x30>)
    12da:	6809      	ldr	r1, [r1, #0]
    12dc:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    12e0:	4908      	ldr	r1, [pc, #32]	; (1304 <arch_swap+0x34>)
    12e2:	684b      	ldr	r3, [r1, #4]
    12e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    12e8:	604b      	str	r3, [r1, #4]
    12ea:	2300      	movs	r3, #0
    12ec:	f383 8811 	msr	BASEPRI, r3
    12f0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    12f4:	6893      	ldr	r3, [r2, #8]
}
    12f6:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    12fa:	4770      	bx	lr
    12fc:	200002d4 	.word	0x200002d4
    1300:	00005cd4 	.word	0x00005cd4
    1304:	e000ed00 	.word	0xe000ed00

00001308 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1308:	4913      	ldr	r1, [pc, #76]	; (1358 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    130a:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    130c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1310:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1312:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1316:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    131a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    131c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1320:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1324:	4f0d      	ldr	r7, [pc, #52]	; (135c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1326:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    132a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    132c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    132e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1330:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    1334:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1336:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    133a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    133e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1340:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1342:	f000 fa6b 	bl	181c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1346:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    134a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    134e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1352:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1356:	4770      	bx	lr
    ldr r1, =_kernel
    1358:	200002d4 	.word	0x200002d4
    ldr v4, =_SCS_ICSR
    135c:	e000ed04 	.word	0xe000ed04

00001360 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1360:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1364:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1366:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    136a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    136e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1370:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1374:	2902      	cmp	r1, #2
    beq _oops
    1376:	d0ff      	beq.n	1378 <_oops>

00001378 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1378:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    137a:	f003 fb8f 	bl	4a9c <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    137e:	bd01      	pop	{r0, pc}

00001380 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    1380:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1382:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    1386:	490d      	ldr	r1, [pc, #52]	; (13bc <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    1388:	f021 0101 	bic.w	r1, r1, #1
    138c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    1390:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1394:	9b01      	ldr	r3, [sp, #4]
    1396:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    139a:	9b02      	ldr	r3, [sp, #8]
    139c:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    13a0:	9b03      	ldr	r3, [sp, #12]
    13a2:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    13a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    13aa:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    13ae:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    13b0:	2300      	movs	r3, #0
    13b2:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    13b6:	bc10      	pop	{r4}
    13b8:	4770      	bx	lr
    13ba:	bf00      	nop
    13bc:	00004947 	.word	0x00004947

000013c0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    13c0:	4b16      	ldr	r3, [pc, #88]	; (141c <z_check_thread_stack_fail+0x5c>)
    13c2:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    13c4:	b1da      	cbz	r2, 13fe <z_check_thread_stack_fail+0x3e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    13c6:	f110 0f16 	cmn.w	r0, #22
    13ca:	d01a      	beq.n	1402 <z_check_thread_stack_fail+0x42>
{
    13cc:	b410      	push	{r4}
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    13ce:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    13d2:	f1a3 0420 	sub.w	r4, r3, #32
    13d6:	4284      	cmp	r4, r0
    13d8:	d805      	bhi.n	13e6 <z_check_thread_stack_fail+0x26>
    13da:	4283      	cmp	r3, r0
    13dc:	d908      	bls.n	13f0 <z_check_thread_stack_fail+0x30>
    13de:	428b      	cmp	r3, r1
    13e0:	d808      	bhi.n	13f4 <z_check_thread_stack_fail+0x34>
    13e2:	2100      	movs	r1, #0
    13e4:	e000      	b.n	13e8 <z_check_thread_stack_fail+0x28>
    13e6:	2100      	movs	r1, #0
    13e8:	b931      	cbnz	r1, 13f8 <z_check_thread_stack_fail+0x38>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    13ea:	2000      	movs	r0, #0
}
    13ec:	bc10      	pop	{r4}
    13ee:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    13f0:	2100      	movs	r1, #0
    13f2:	e7f9      	b.n	13e8 <z_check_thread_stack_fail+0x28>
    13f4:	2101      	movs	r1, #1
    13f6:	e7f7      	b.n	13e8 <z_check_thread_stack_fail+0x28>
		return thread->stack_info.start;
    13f8:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    13fc:	e7f6      	b.n	13ec <z_check_thread_stack_fail+0x2c>
		return 0;
    13fe:	2000      	movs	r0, #0
    1400:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1402:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    1406:	428b      	cmp	r3, r1
    1408:	bf94      	ite	ls
    140a:	2100      	movls	r1, #0
    140c:	2101      	movhi	r1, #1
    140e:	b909      	cbnz	r1, 1414 <z_check_thread_stack_fail+0x54>
	return 0;
    1410:	2000      	movs	r0, #0
}
    1412:	4770      	bx	lr
		return thread->stack_info.start;
    1414:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    1418:	4770      	bx	lr
    141a:	bf00      	nop
    141c:	200002d4 	.word	0x200002d4

00001420 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1420:	b508      	push	{r3, lr}
    1422:	460d      	mov	r5, r1
    1424:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1426:	4b08      	ldr	r3, [pc, #32]	; (1448 <arch_switch_to_main_thread+0x28>)
    1428:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    142a:	f000 f9f7 	bl	181c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    142e:	4620      	mov	r0, r4
    1430:	f385 8809 	msr	PSP, r5
    1434:	2100      	movs	r1, #0
    1436:	b663      	cpsie	if
    1438:	f381 8811 	msr	BASEPRI, r1
    143c:	f3bf 8f6f 	isb	sy
    1440:	2200      	movs	r2, #0
    1442:	2300      	movs	r3, #0
    1444:	f003 fa7f 	bl	4946 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1448:	200002d4 	.word	0x200002d4

0000144c <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    144c:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    144e:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1450:	4a0b      	ldr	r2, [pc, #44]	; (1480 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1452:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1454:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    1456:	bf1e      	ittt	ne
	movne	r1, #0
    1458:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    145a:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    145c:	f004 f94b 	blne	56f6 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1460:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1462:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    1466:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    146a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    146e:	4905      	ldr	r1, [pc, #20]	; (1484 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1470:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1472:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1474:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    1476:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    147a:	4903      	ldr	r1, [pc, #12]	; (1488 <_isr_wrapper+0x3c>)
	bx r1
    147c:	4708      	bx	r1
    147e:	0000      	.short	0x0000
	ldr r2, =_kernel
    1480:	200002d4 	.word	0x200002d4
	ldr r1, =_sw_isr_table
    1484:	00005a80 	.word	0x00005a80
	ldr r1, =z_arm_int_exit
    1488:	0000148d 	.word	0x0000148d

0000148c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    148c:	4b04      	ldr	r3, [pc, #16]	; (14a0 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    148e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1490:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1492:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1494:	d003      	beq.n	149e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1496:	4903      	ldr	r1, [pc, #12]	; (14a4 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    149c:	600a      	str	r2, [r1, #0]

0000149e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    149e:	4770      	bx	lr
	ldr r3, =_kernel
    14a0:	200002d4 	.word	0x200002d4
	ldr r1, =_SCS_ICSR
    14a4:	e000ed04 	.word	0xe000ed04

000014a8 <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    14a8:	b510      	push	{r4, lr}
    14aa:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    14ac:	4b0f      	ldr	r3, [pc, #60]	; (14ec <bus_fault+0x44>)
    14ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    14b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    14b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14b4:	f413 7f00 	tst.w	r3, #512	; 0x200
    14b8:	d00b      	beq.n	14d2 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    14ba:	4b0c      	ldr	r3, [pc, #48]	; (14ec <bus_fault+0x44>)
    14bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    14be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14c0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    14c4:	d005      	beq.n	14d2 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    14c6:	b121      	cbz	r1, 14d2 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    14c8:	4a08      	ldr	r2, [pc, #32]	; (14ec <bus_fault+0x44>)
    14ca:	6a93      	ldr	r3, [r2, #40]	; 0x28
    14cc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    14d0:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    14d2:	4b06      	ldr	r3, [pc, #24]	; (14ec <bus_fault+0x44>)
    14d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    14d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    14d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    14da:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    14de:	629a      	str	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    14e0:	2101      	movs	r1, #1
    14e2:	f003 faed 	bl	4ac0 <memory_fault_recoverable>
    14e6:	7020      	strb	r0, [r4, #0]

	return reason;
}
    14e8:	2000      	movs	r0, #0
    14ea:	bd10      	pop	{r4, pc}
    14ec:	e000ed00 	.word	0xe000ed00

000014f0 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    14f0:	4b07      	ldr	r3, [pc, #28]	; (1510 <usage_fault+0x20>)
    14f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    14f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    14f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    14f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    14fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    14fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    14fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1500:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1504:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1508:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    150a:	2000      	movs	r0, #0
    150c:	4770      	bx	lr
    150e:	bf00      	nop
    1510:	e000ed00 	.word	0xe000ed00

00001514 <mem_manage_fault>:
{
    1514:	b570      	push	{r4, r5, r6, lr}
    1516:	4605      	mov	r5, r0
    1518:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    151a:	4b1f      	ldr	r3, [pc, #124]	; (1598 <mem_manage_fault+0x84>)
    151c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    151e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1522:	f013 0f02 	tst.w	r3, #2
    1526:	d00c      	beq.n	1542 <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    1528:	4b1b      	ldr	r3, [pc, #108]	; (1598 <mem_manage_fault+0x84>)
    152a:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    152c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    152e:	f013 0f80 	tst.w	r3, #128	; 0x80
    1532:	d024      	beq.n	157e <mem_manage_fault+0x6a>
			if (from_hard_fault != 0) {
    1534:	b139      	cbz	r1, 1546 <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1536:	4a18      	ldr	r2, [pc, #96]	; (1598 <mem_manage_fault+0x84>)
    1538:	6a93      	ldr	r3, [r2, #40]	; 0x28
    153a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    153e:	6293      	str	r3, [r2, #40]	; 0x28
    1540:	e001      	b.n	1546 <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    1542:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1546:	4b14      	ldr	r3, [pc, #80]	; (1598 <mem_manage_fault+0x84>)
    1548:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    154a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    154c:	f013 0f10 	tst.w	r3, #16
    1550:	d104      	bne.n	155c <mem_manage_fault+0x48>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1552:	4b11      	ldr	r3, [pc, #68]	; (1598 <mem_manage_fault+0x84>)
    1554:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1556:	f014 0402 	ands.w	r4, r4, #2
    155a:	d004      	beq.n	1566 <mem_manage_fault+0x52>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    155c:	4b0e      	ldr	r3, [pc, #56]	; (1598 <mem_manage_fault+0x84>)
    155e:	685c      	ldr	r4, [r3, #4]
    1560:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    1564:	d10e      	bne.n	1584 <mem_manage_fault+0x70>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1566:	4a0c      	ldr	r2, [pc, #48]	; (1598 <mem_manage_fault+0x84>)
    1568:	6a93      	ldr	r3, [r2, #40]	; 0x28
    156a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    156e:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1570:	2101      	movs	r1, #1
    1572:	4628      	mov	r0, r5
    1574:	f003 faa4 	bl	4ac0 <memory_fault_recoverable>
    1578:	7030      	strb	r0, [r6, #0]
}
    157a:	4620      	mov	r0, r4
    157c:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    157e:	f06f 0015 	mvn.w	r0, #21
    1582:	e7e0      	b.n	1546 <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1584:	4629      	mov	r1, r5
    1586:	f7ff ff1b 	bl	13c0 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    158a:	4604      	mov	r4, r0
    158c:	2800      	cmp	r0, #0
    158e:	d0ea      	beq.n	1566 <mem_manage_fault+0x52>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1590:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1594:	2402      	movs	r4, #2
    1596:	e7e6      	b.n	1566 <mem_manage_fault+0x52>
    1598:	e000ed00 	.word	0xe000ed00

0000159c <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    159c:	b510      	push	{r4, lr}
    159e:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    15a0:	2300      	movs	r3, #0
    15a2:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    15a4:	4b1b      	ldr	r3, [pc, #108]	; (1614 <hard_fault+0x78>)
    15a6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    15a8:	f010 0002 	ands.w	r0, r0, #2
    15ac:	d12d      	bne.n	160a <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    15ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    15b0:	2b00      	cmp	r3, #0
    15b2:	db2b      	blt.n	160c <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    15b4:	4b17      	ldr	r3, [pc, #92]	; (1614 <hard_fault+0x78>)
    15b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    15b8:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    15bc:	d027      	beq.n	160e <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    15be:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    15c0:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    15c4:	f64d 7302 	movw	r3, #57090	; 0xdf02
    15c8:	429a      	cmp	r2, r3
    15ca:	d010      	beq.n	15ee <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    15cc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    15d0:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    15d4:	781b      	ldrb	r3, [r3, #0]
    15d6:	b963      	cbnz	r3, 15f2 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    15d8:	4b0f      	ldr	r3, [pc, #60]	; (1618 <hard_fault+0x7c>)
    15da:	781b      	ldrb	r3, [r3, #0]
    15dc:	b97b      	cbnz	r3, 15fe <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    15de:	4b0f      	ldr	r3, [pc, #60]	; (161c <hard_fault+0x80>)
    15e0:	881b      	ldrh	r3, [r3, #0]
    15e2:	b29b      	uxth	r3, r3
    15e4:	b193      	cbz	r3, 160c <hard_fault+0x70>
			reason = usage_fault(esf);
    15e6:	4620      	mov	r0, r4
    15e8:	f7ff ff82 	bl	14f0 <usage_fault>
    15ec:	e00e      	b.n	160c <hard_fault+0x70>
			reason = esf->basic.r0;
    15ee:	6820      	ldr	r0, [r4, #0]
    15f0:	e00c      	b.n	160c <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    15f2:	460a      	mov	r2, r1
    15f4:	2101      	movs	r1, #1
    15f6:	4620      	mov	r0, r4
    15f8:	f7ff ff8c 	bl	1514 <mem_manage_fault>
    15fc:	e006      	b.n	160c <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    15fe:	460a      	mov	r2, r1
    1600:	2101      	movs	r1, #1
    1602:	4620      	mov	r0, r4
    1604:	f7ff ff50 	bl	14a8 <bus_fault>
    1608:	e000      	b.n	160c <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    160a:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    160c:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    160e:	4618      	mov	r0, r3
	return reason;
    1610:	e7fc      	b.n	160c <hard_fault+0x70>
    1612:	bf00      	nop
    1614:	e000ed00 	.word	0xe000ed00
    1618:	e000ed29 	.word	0xe000ed29
    161c:	e000ed2a 	.word	0xe000ed2a

00001620 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1620:	b570      	push	{r4, r5, r6, lr}
    1622:	b08a      	sub	sp, #40	; 0x28
    1624:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1626:	4b22      	ldr	r3, [pc, #136]	; (16b0 <z_arm_fault+0x90>)
    1628:	6859      	ldr	r1, [r3, #4]
    162a:	f3c1 0108 	ubfx	r1, r1, #0, #9
    162e:	2300      	movs	r3, #0
    1630:	f383 8811 	msr	BASEPRI, r3
    1634:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1638:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    163c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1640:	d115      	bne.n	166e <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1642:	f002 030c 	and.w	r3, r2, #12
    1646:	2b08      	cmp	r3, #8
    1648:	d014      	beq.n	1674 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    164a:	f012 0f08 	tst.w	r2, #8
    164e:	d00b      	beq.n	1668 <z_arm_fault+0x48>
	*nested_exc = false;
    1650:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    1652:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    1656:	4620      	mov	r0, r4
    1658:	f003 fa37 	bl	4aca <fault_handle>
    165c:	4605      	mov	r5, r0
	if (recoverable) {
    165e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    1662:	b153      	cbz	r3, 167a <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    1664:	b00a      	add	sp, #40	; 0x28
    1666:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    1668:	4604      	mov	r4, r0
			*nested_exc = true;
    166a:	2601      	movs	r6, #1
    166c:	e7f1      	b.n	1652 <z_arm_fault+0x32>
	*nested_exc = false;
    166e:	2600      	movs	r6, #0
		return NULL;
    1670:	4634      	mov	r4, r6
    1672:	e7ee      	b.n	1652 <z_arm_fault+0x32>
	*nested_exc = false;
    1674:	2600      	movs	r6, #0
		return NULL;
    1676:	4634      	mov	r4, r6
    1678:	e7eb      	b.n	1652 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    167a:	2220      	movs	r2, #32
    167c:	4621      	mov	r1, r4
    167e:	a801      	add	r0, sp, #4
    1680:	f003 fae7 	bl	4c52 <memcpy>
	if (nested_exc) {
    1684:	b14e      	cbz	r6, 169a <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1686:	9b08      	ldr	r3, [sp, #32]
    1688:	f3c3 0208 	ubfx	r2, r3, #0, #9
    168c:	b95a      	cbnz	r2, 16a6 <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    168e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1692:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    1696:	9308      	str	r3, [sp, #32]
    1698:	e005      	b.n	16a6 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    169a:	9b08      	ldr	r3, [sp, #32]
    169c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    16a0:	f023 0301 	bic.w	r3, r3, #1
    16a4:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    16a6:	a901      	add	r1, sp, #4
    16a8:	4628      	mov	r0, r5
    16aa:	f003 f9f3 	bl	4a94 <z_arm_fatal_error>
    16ae:	e7d9      	b.n	1664 <z_arm_fault+0x44>
    16b0:	e000ed00 	.word	0xe000ed00

000016b4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    16b4:	4a02      	ldr	r2, [pc, #8]	; (16c0 <z_arm_fault_init+0xc>)
    16b6:	6953      	ldr	r3, [r2, #20]
    16b8:	f043 0310 	orr.w	r3, r3, #16
    16bc:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    16be:	4770      	bx	lr
    16c0:	e000ed00 	.word	0xe000ed00

000016c4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    16c4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    16c8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    16cc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    16ce:	4672      	mov	r2, lr
	bl z_arm_fault
    16d0:	f7ff ffa6 	bl	1620 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    16d4:	bd01      	pop	{r0, pc}
    16d6:	bf00      	nop

000016d8 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    16d8:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    16da:	e006      	b.n	16ea <z_arm_interrupt_init+0x12>
    16dc:	f002 010f 	and.w	r1, r2, #15
    16e0:	4b09      	ldr	r3, [pc, #36]	; (1708 <z_arm_interrupt_init+0x30>)
    16e2:	440b      	add	r3, r1
    16e4:	2120      	movs	r1, #32
    16e6:	7619      	strb	r1, [r3, #24]
    16e8:	3201      	adds	r2, #1
    16ea:	2a1d      	cmp	r2, #29
    16ec:	dc0a      	bgt.n	1704 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    16ee:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    16f0:	2b00      	cmp	r3, #0
    16f2:	dbf3      	blt.n	16dc <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    16f4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    16f8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    16fc:	2120      	movs	r1, #32
    16fe:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    1702:	e7f1      	b.n	16e8 <z_arm_interrupt_init+0x10>
	}
}
    1704:	4770      	bx	lr
    1706:	bf00      	nop
    1708:	e000ecfc 	.word	0xe000ecfc

0000170c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    170c:	2000      	movs	r0, #0
    msr CONTROL, r0
    170e:	f380 8814 	msr	CONTROL, r0
    isb
    1712:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1716:	f004 f971 	bl	59fc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    171a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    171c:	490d      	ldr	r1, [pc, #52]	; (1754 <__start+0x48>)
    str r0, [r1]
    171e:	6008      	str	r0, [r1, #0]
    dsb
    1720:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1724:	480c      	ldr	r0, [pc, #48]	; (1758 <__start+0x4c>)
    msr msp, r0
    1726:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    172a:	f000 f829 	bl	1780 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    172e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1730:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1734:	4809      	ldr	r0, [pc, #36]	; (175c <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1736:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    173a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    173c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1740:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1744:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1746:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1748:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    174c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1750:	f7ff fda8 	bl	12a4 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1754:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1758:	20000720 	.word	0x20000720
    ldr r0, =z_interrupt_stacks
    175c:	20000860 	.word	0x20000860

00001760 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1760:	4b06      	ldr	r3, [pc, #24]	; (177c <z_arm_clear_arm_mpu_config+0x1c>)
    1762:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    1764:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    1768:	2300      	movs	r3, #0
    176a:	4283      	cmp	r3, r0
    176c:	da05      	bge.n	177a <z_arm_clear_arm_mpu_config+0x1a>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    176e:	4a03      	ldr	r2, [pc, #12]	; (177c <z_arm_clear_arm_mpu_config+0x1c>)
    1770:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    1772:	2100      	movs	r1, #0
    1774:	6111      	str	r1, [r2, #16]
    1776:	3301      	adds	r3, #1
    1778:	e7f7      	b.n	176a <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    177a:	4770      	bx	lr
    177c:	e000ed90 	.word	0xe000ed90

00001780 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1780:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1782:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1784:	2400      	movs	r4, #0
    1786:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    178a:	f7ff ffe9 	bl	1760 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    178e:	4623      	mov	r3, r4
    1790:	e008      	b.n	17a4 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    1792:	f103 0120 	add.w	r1, r3, #32
    1796:	4a0e      	ldr	r2, [pc, #56]	; (17d0 <z_arm_init_arch_hw_at_boot+0x50>)
    1798:	f04f 30ff 	mov.w	r0, #4294967295
    179c:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    17a0:	3301      	adds	r3, #1
    17a2:	b2db      	uxtb	r3, r3
    17a4:	2b07      	cmp	r3, #7
    17a6:	d9f4      	bls.n	1792 <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    17a8:	2300      	movs	r3, #0
    17aa:	e008      	b.n	17be <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    17ac:	f103 0160 	add.w	r1, r3, #96	; 0x60
    17b0:	4a07      	ldr	r2, [pc, #28]	; (17d0 <z_arm_init_arch_hw_at_boot+0x50>)
    17b2:	f04f 30ff 	mov.w	r0, #4294967295
    17b6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    17ba:	3301      	adds	r3, #1
    17bc:	b2db      	uxtb	r3, r3
    17be:	2b07      	cmp	r3, #7
    17c0:	d9f4      	bls.n	17ac <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    17c2:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    17c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    17c8:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    17cc:	bd10      	pop	{r4, pc}
    17ce:	bf00      	nop
    17d0:	e000e100 	.word	0xe000e100

000017d4 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    17d4:	b508      	push	{r3, lr}
	if (_current == thread) {
    17d6:	4b08      	ldr	r3, [pc, #32]	; (17f8 <z_impl_k_thread_abort+0x24>)
    17d8:	689b      	ldr	r3, [r3, #8]
    17da:	4283      	cmp	r3, r0
    17dc:	d002      	beq.n	17e4 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    17de:	f002 fd41 	bl	4264 <z_thread_abort>
}
    17e2:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    17e4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    17e8:	2b00      	cmp	r3, #0
    17ea:	d0f8      	beq.n	17de <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    17ec:	4a03      	ldr	r2, [pc, #12]	; (17fc <z_impl_k_thread_abort+0x28>)
    17ee:	6853      	ldr	r3, [r2, #4]
    17f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    17f4:	6053      	str	r3, [r2, #4]
    17f6:	e7f2      	b.n	17de <z_impl_k_thread_abort+0xa>
    17f8:	200002d4 	.word	0x200002d4
    17fc:	e000ed00 	.word	0xe000ed00

00001800 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1800:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1802:	4b03      	ldr	r3, [pc, #12]	; (1810 <z_arm_configure_static_mpu_regions+0x10>)
    1804:	4a03      	ldr	r2, [pc, #12]	; (1814 <z_arm_configure_static_mpu_regions+0x14>)
    1806:	2101      	movs	r1, #1
    1808:	4803      	ldr	r0, [pc, #12]	; (1818 <z_arm_configure_static_mpu_regions+0x18>)
    180a:	f003 f9e4 	bl	4bd6 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    180e:	bd08      	pop	{r3, pc}
    1810:	20006000 	.word	0x20006000
    1814:	20000000 	.word	0x20000000
    1818:	00005bd8 	.word	0x00005bd8

0000181c <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    181c:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    181e:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    1822:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    1824:	4804      	ldr	r0, [pc, #16]	; (1838 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1826:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    1828:	2320      	movs	r3, #32
    182a:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    182c:	4b03      	ldr	r3, [pc, #12]	; (183c <z_arm_configure_dynamic_mpu_regions+0x20>)
    182e:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1830:	2101      	movs	r1, #1
    1832:	f003 f9d4 	bl	4bde <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    1836:	bd08      	pop	{r3, pc}
    1838:	2000023c 	.word	0x2000023c
    183c:	150b0000 	.word	0x150b0000

00001840 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1840:	4a06      	ldr	r2, [pc, #24]	; (185c <region_init+0x1c>)
    1842:	6090      	str	r0, [r2, #8]

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1844:	680b      	ldr	r3, [r1, #0]
    1846:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    184a:	4303      	orrs	r3, r0
    184c:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1850:	60d3      	str	r3, [r2, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1852:	688b      	ldr	r3, [r1, #8]
    1854:	f043 0301 	orr.w	r3, r3, #1
    1858:	6113      	str	r3, [r2, #16]
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    185a:	4770      	bx	lr
    185c:	e000ed90 	.word	0xe000ed90

00001860 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    1860:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    1862:	4c03      	ldr	r4, [pc, #12]	; (1870 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1864:	2301      	movs	r3, #1
    1866:	7822      	ldrb	r2, [r4, #0]
    1868:	f003 f98d 	bl	4b86 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    186c:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    186e:	bd10      	pop	{r4, pc}
    1870:	20000310 	.word	0x20000310

00001874 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1874:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1876:	2300      	movs	r3, #0
    1878:	4a08      	ldr	r2, [pc, #32]	; (189c <mpu_configure_dynamic_mpu_regions+0x28>)
    187a:	7812      	ldrb	r2, [r2, #0]
    187c:	f003 f983 	bl	4b86 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1880:	f110 0f16 	cmn.w	r0, #22
    1884:	d008      	beq.n	1898 <mpu_configure_dynamic_mpu_regions+0x24>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1886:	4603      	mov	r3, r0
    1888:	2b07      	cmp	r3, #7
    188a:	dc05      	bgt.n	1898 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    188c:	4a04      	ldr	r2, [pc, #16]	; (18a0 <mpu_configure_dynamic_mpu_regions+0x2c>)
    188e:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    1890:	2100      	movs	r1, #0
    1892:	6111      	str	r1, [r2, #16]
    1894:	3301      	adds	r3, #1
    1896:	e7f7      	b.n	1888 <mpu_configure_dynamic_mpu_regions+0x14>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    1898:	bd08      	pop	{r3, pc}
    189a:	bf00      	nop
    189c:	20000310 	.word	0x20000310
    18a0:	e000ed90 	.word	0xe000ed90

000018a4 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    18a4:	4b03      	ldr	r3, [pc, #12]	; (18b4 <arm_core_mpu_enable+0x10>)
    18a6:	2205      	movs	r2, #5
    18a8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    18aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    18ae:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    18b2:	4770      	bx	lr
    18b4:	e000ed90 	.word	0xe000ed90

000018b8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    18b8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    18bc:	4b01      	ldr	r3, [pc, #4]	; (18c4 <arm_core_mpu_disable+0xc>)
    18be:	2200      	movs	r2, #0
    18c0:	605a      	str	r2, [r3, #4]
}
    18c2:	4770      	bx	lr
    18c4:	e000ed90 	.word	0xe000ed90

000018c8 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    18c8:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    18ca:	4b0e      	ldr	r3, [pc, #56]	; (1904 <z_arm_mpu_init+0x3c>)
    18cc:	681d      	ldr	r5, [r3, #0]
    18ce:	2d08      	cmp	r5, #8
    18d0:	d815      	bhi.n	18fe <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    18d2:	f7ff fff1 	bl	18b8 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    18d6:	2400      	movs	r4, #0
    18d8:	42a5      	cmp	r5, r4
    18da:	d90a      	bls.n	18f2 <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    18dc:	4b09      	ldr	r3, [pc, #36]	; (1904 <z_arm_mpu_init+0x3c>)
    18de:	6859      	ldr	r1, [r3, #4]
    18e0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    18e4:	0093      	lsls	r3, r2, #2
    18e6:	4419      	add	r1, r3
    18e8:	4620      	mov	r0, r4
    18ea:	f7ff ffa9 	bl	1840 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    18ee:	3401      	adds	r4, #1
    18f0:	e7f2      	b.n	18d8 <z_arm_mpu_init+0x10>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    18f2:	4b05      	ldr	r3, [pc, #20]	; (1908 <z_arm_mpu_init+0x40>)
    18f4:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    18f6:	f7ff ffd5 	bl	18a4 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    18fa:	2000      	movs	r0, #0
}
    18fc:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    18fe:	f04f 30ff 	mov.w	r0, #4294967295
    1902:	e7fb      	b.n	18fc <z_arm_mpu_init+0x34>
    1904:	00005bf4 	.word	0x00005bf4
    1908:	20000310 	.word	0x20000310

0000190c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    190c:	4b01      	ldr	r3, [pc, #4]	; (1914 <__stdout_hook_install+0x8>)
    190e:	6018      	str	r0, [r3, #0]
}
    1910:	4770      	bx	lr
    1912:	bf00      	nop
    1914:	20000004 	.word	0x20000004

00001918 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    1918:	b2c0      	uxtb	r0, r0
    191a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    191e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1922:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1926:	4905      	ldr	r1, [pc, #20]	; (193c <sys_arch_reboot+0x24>)
    1928:	68ca      	ldr	r2, [r1, #12]
    192a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    192e:	4b04      	ldr	r3, [pc, #16]	; (1940 <sys_arch_reboot+0x28>)
    1930:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1932:	60cb      	str	r3, [r1, #12]
    1934:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1938:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    193a:	e7fd      	b.n	1938 <sys_arch_reboot+0x20>
    193c:	e000ed00 	.word	0xe000ed00
    1940:	05fa0004 	.word	0x05fa0004

00001944 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1944:	b130      	cbz	r0, 1954 <arch_busy_wait+0x10>

	return 0;
}

void arch_busy_wait(uint32_t time_us)
{
    1946:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1948:	0180      	lsls	r0, r0, #6
    194a:	4b03      	ldr	r3, [pc, #12]	; (1958 <arch_busy_wait+0x14>)
    194c:	f043 0301 	orr.w	r3, r3, #1
    1950:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    1952:	bd08      	pop	{r3, pc}
    1954:	4770      	bx	lr
    1956:	bf00      	nop
    1958:	00005bc0 	.word	0x00005bc0

0000195c <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    195c:	4800      	ldr	r0, [pc, #0]	; (1960 <get_hf_flags+0x4>)
    195e:	4770      	bx	lr
    1960:	20000298 	.word	0x20000298

00001964 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1964:	4b03      	ldr	r3, [pc, #12]	; (1974 <get_subsys+0x10>)
    1966:	1ac0      	subs	r0, r0, r3
    1968:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    196a:	4b03      	ldr	r3, [pc, #12]	; (1978 <get_subsys+0x14>)
    196c:	fb03 f000 	mul.w	r0, r3, r0
    1970:	4770      	bx	lr
    1972:	bf00      	nop
    1974:	20000258 	.word	0x20000258
    1978:	b6db6db7 	.word	0xb6db6db7

0000197c <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    197c:	b538      	push	{r3, r4, r5, lr}
    197e:	4605      	mov	r5, r0
    1980:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1982:	f7ff ffef 	bl	1964 <get_subsys>
    1986:	4601      	mov	r1, r0
    1988:	2240      	movs	r2, #64	; 0x40
    198a:	4803      	ldr	r0, [pc, #12]	; (1998 <onoff_stop+0x1c>)
    198c:	f003 fa4d 	bl	4e2a <stop>
    1990:	4601      	mov	r1, r0
	notify(mgr, res);
    1992:	4628      	mov	r0, r5
    1994:	47a0      	blx	r4
}
    1996:	bd38      	pop	{r3, r4, r5, pc}
    1998:	00005a38 	.word	0x00005a38

0000199c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    199c:	b530      	push	{r4, r5, lr}
    199e:	b083      	sub	sp, #12
    19a0:	4605      	mov	r5, r0
    19a2:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    19a4:	f7ff ffde 	bl	1964 <get_subsys>
    19a8:	4601      	mov	r1, r0
    19aa:	2340      	movs	r3, #64	; 0x40
    19ac:	9300      	str	r3, [sp, #0]
    19ae:	4623      	mov	r3, r4
    19b0:	4a05      	ldr	r2, [pc, #20]	; (19c8 <onoff_start+0x2c>)
    19b2:	4806      	ldr	r0, [pc, #24]	; (19cc <onoff_start+0x30>)
    19b4:	f003 fa53 	bl	4e5e <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    19b8:	1e01      	subs	r1, r0, #0
    19ba:	db01      	blt.n	19c0 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    19bc:	b003      	add	sp, #12
    19be:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    19c0:	4628      	mov	r0, r5
    19c2:	47a0      	blx	r4
}
    19c4:	e7fa      	b.n	19bc <onoff_start+0x20>
    19c6:	bf00      	nop
    19c8:	00004ea7 	.word	0x00004ea7
    19cc:	00005a38 	.word	0x00005a38

000019d0 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    19d0:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    19d2:	b110      	cbz	r0, 19da <clock_event_handler+0xa>
    19d4:	2801      	cmp	r0, #1
    19d6:	d00d      	beq.n	19f4 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    19d8:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    19da:	2100      	movs	r1, #0
    19dc:	4808      	ldr	r0, [pc, #32]	; (1a00 <clock_event_handler+0x30>)
    19de:	f003 f9ad 	bl	4d3c <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    19e2:	6883      	ldr	r3, [r0, #8]
    19e4:	f013 0f07 	tst.w	r3, #7
    19e8:	d1f6      	bne.n	19d8 <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    19ea:	2100      	movs	r1, #0
    19ec:	4804      	ldr	r0, [pc, #16]	; (1a00 <clock_event_handler+0x30>)
    19ee:	f003 fa0a 	bl	4e06 <clkstarted_handle>
    19f2:	e7f1      	b.n	19d8 <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    19f4:	2101      	movs	r1, #1
    19f6:	4802      	ldr	r0, [pc, #8]	; (1a00 <clock_event_handler+0x30>)
    19f8:	f003 fa05 	bl	4e06 <clkstarted_handle>
}
    19fc:	e7ec      	b.n	19d8 <clock_event_handler+0x8>
    19fe:	bf00      	nop
    1a00:	00005a38 	.word	0x00005a38

00001a04 <generic_hfclk_start>:
{
    1a04:	b510      	push	{r4, lr}
	__asm__ volatile(
    1a06:	f04f 0320 	mov.w	r3, #32
    1a0a:	f3ef 8411 	mrs	r4, BASEPRI
    1a0e:	f383 8812 	msr	BASEPRI_MAX, r3
    1a12:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1a16:	4a13      	ldr	r2, [pc, #76]	; (1a64 <generic_hfclk_start+0x60>)
    1a18:	6813      	ldr	r3, [r2, #0]
    1a1a:	f043 0302 	orr.w	r3, r3, #2
    1a1e:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1a20:	f013 0f01 	tst.w	r3, #1
    1a24:	d108      	bne.n	1a38 <generic_hfclk_start+0x34>
	bool already_started = false;
    1a26:	2300      	movs	r3, #0
	__asm__ volatile(
    1a28:	f384 8811 	msr	BASEPRI, r4
    1a2c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1a30:	b99b      	cbnz	r3, 1a5a <generic_hfclk_start+0x56>
	hfclk_start();
    1a32:	f003 fa40 	bl	4eb6 <hfclk_start>
}
    1a36:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1a38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1a3c:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1a40:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1a44:	f012 0f01 	tst.w	r2, #1
    1a48:	d101      	bne.n	1a4e <generic_hfclk_start+0x4a>
	bool already_started = false;
    1a4a:	2300      	movs	r3, #0
    1a4c:	e7ec      	b.n	1a28 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    1a4e:	f7ff ff85 	bl	195c <get_hf_flags>
    1a52:	f003 f9c5 	bl	4de0 <set_on_state>
			already_started = true;
    1a56:	2301      	movs	r3, #1
    1a58:	e7e6      	b.n	1a28 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    1a5a:	2100      	movs	r1, #0
    1a5c:	4802      	ldr	r0, [pc, #8]	; (1a68 <generic_hfclk_start+0x64>)
    1a5e:	f003 f9d2 	bl	4e06 <clkstarted_handle>
		return;
    1a62:	e7e8      	b.n	1a36 <generic_hfclk_start+0x32>
    1a64:	200002a8 	.word	0x200002a8
    1a68:	00005a38 	.word	0x00005a38

00001a6c <generic_hfclk_stop>:
{
    1a6c:	b508      	push	{r3, lr}
    1a6e:	4b0a      	ldr	r3, [pc, #40]	; (1a98 <generic_hfclk_stop+0x2c>)
    1a70:	f3bf 8f5b 	dmb	ish
    1a74:	e853 2f00 	ldrex	r2, [r3]
    1a78:	f022 0102 	bic.w	r1, r2, #2
    1a7c:	e843 1000 	strex	r0, r1, [r3]
    1a80:	2800      	cmp	r0, #0
    1a82:	d1f7      	bne.n	1a74 <generic_hfclk_stop+0x8>
    1a84:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1a88:	f012 0f01 	tst.w	r2, #1
    1a8c:	d000      	beq.n	1a90 <generic_hfclk_stop+0x24>
}
    1a8e:	bd08      	pop	{r3, pc}
	hfclk_stop();
    1a90:	f003 fa1b 	bl	4eca <hfclk_stop>
    1a94:	e7fb      	b.n	1a8e <generic_hfclk_stop+0x22>
    1a96:	bf00      	nop
    1a98:	200002a8 	.word	0x200002a8

00001a9c <api_blocking_start>:
{
    1a9c:	b500      	push	{lr}
    1a9e:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1aa0:	f8cd d000 	str.w	sp, [sp]
    1aa4:	f8cd d004 	str.w	sp, [sp, #4]
    1aa8:	2300      	movs	r3, #0
    1aaa:	9302      	str	r3, [sp, #8]
    1aac:	2301      	movs	r3, #1
    1aae:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1ab0:	466b      	mov	r3, sp
    1ab2:	4a07      	ldr	r2, [pc, #28]	; (1ad0 <api_blocking_start+0x34>)
    1ab4:	f003 f9ef 	bl	4e96 <api_start>
	if (err < 0) {
    1ab8:	2800      	cmp	r0, #0
    1aba:	db05      	blt.n	1ac8 <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1abc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1ac0:	2300      	movs	r3, #0
    1ac2:	4668      	mov	r0, sp
    1ac4:	f002 f842 	bl	3b4c <z_impl_k_sem_take>
}
    1ac8:	b005      	add	sp, #20
    1aca:	f85d fb04 	ldr.w	pc, [sp], #4
    1ace:	bf00      	nop
    1ad0:	00004edf 	.word	0x00004edf

00001ad4 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1ad4:	b570      	push	{r4, r5, r6, lr}
    1ad6:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1ad8:	2200      	movs	r2, #0
    1ada:	2101      	movs	r1, #1
    1adc:	4610      	mov	r0, r2
    1ade:	f7ff fbc7 	bl	1270 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    1ae2:	2000      	movs	r0, #0
    1ae4:	f7ff fba6 	bl	1234 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1ae8:	4811      	ldr	r0, [pc, #68]	; (1b30 <clk_init+0x5c>)
    1aea:	f001 f893 	bl	2c14 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1aee:	4b11      	ldr	r3, [pc, #68]	; (1b34 <clk_init+0x60>)
    1af0:	4298      	cmp	r0, r3
    1af2:	d11a      	bne.n	1b2a <clk_init+0x56>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1af4:	f003 fd23 	bl	553e <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1af8:	2400      	movs	r4, #0
    1afa:	e003      	b.n	1b04 <clk_init+0x30>
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1afc:	2301      	movs	r3, #1
    1afe:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1b00:	441c      	add	r4, r3
    1b02:	b2e4      	uxtb	r4, r4
	for (enum clock_control_nrf_type i = 0;
    1b04:	2c01      	cmp	r4, #1
    1b06:	d80e      	bhi.n	1b26 <clk_init+0x52>
						get_sub_data(dev, i);
    1b08:	4621      	mov	r1, r4
    1b0a:	4630      	mov	r0, r6
    1b0c:	f003 f916 	bl	4d3c <get_sub_data>
    1b10:	4605      	mov	r5, r0
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1b12:	4621      	mov	r1, r4
    1b14:	4630      	mov	r0, r6
    1b16:	f003 f91c 	bl	4d52 <get_onoff_manager>
    1b1a:	4907      	ldr	r1, [pc, #28]	; (1b38 <clk_init+0x64>)
    1b1c:	f002 fe9b 	bl	4856 <onoff_manager_init>
		if (err < 0) {
    1b20:	2800      	cmp	r0, #0
    1b22:	daeb      	bge.n	1afc <clk_init+0x28>
    1b24:	e000      	b.n	1b28 <clk_init+0x54>
	}

	return 0;
    1b26:	2000      	movs	r0, #0
}
    1b28:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1b2a:	f06f 0004 	mvn.w	r0, #4
    1b2e:	e7fb      	b.n	1b28 <clk_init+0x54>
    1b30:	000019d1 	.word	0x000019d1
    1b34:	0bad0000 	.word	0x0bad0000
    1b38:	00005c44 	.word	0x00005c44

00001b3c <lfclk_spinwait>:
{
    1b3c:	b570      	push	{r4, r5, r6, lr}
    1b3e:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1b40:	2801      	cmp	r0, #1
    1b42:	d107      	bne.n	1b54 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1b44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1b48:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1b4c:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1b50:	2b01      	cmp	r3, #1
    1b52:	d058      	beq.n	1c06 <lfclk_spinwait+0xca>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1b54:	f003 fdba 	bl	56cc <k_is_in_isr>
    1b58:	b928      	cbnz	r0, 1b66 <lfclk_spinwait+0x2a>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    1b5a:	4b2e      	ldr	r3, [pc, #184]	; (1c14 <lfclk_spinwait+0xd8>)
    1b5c:	781b      	ldrb	r3, [r3, #0]
    1b5e:	2b00      	cmp	r3, #0
    1b60:	d041      	beq.n	1be6 <lfclk_spinwait+0xaa>
    1b62:	2300      	movs	r3, #0
    1b64:	e000      	b.n	1b68 <lfclk_spinwait+0x2c>
    1b66:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    1b68:	461c      	mov	r4, r3
    1b6a:	2b00      	cmp	r3, #0
    1b6c:	d03d      	beq.n	1bea <lfclk_spinwait+0xae>
	__asm__ volatile(
    1b6e:	f04f 0320 	mov.w	r3, #32
    1b72:	f3ef 8611 	mrs	r6, BASEPRI
    1b76:	f383 8812 	msr	BASEPRI_MAX, r3
    1b7a:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    1b7e:	b924      	cbnz	r4, 1b8a <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    1b80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1b84:	2202      	movs	r2, #2
    1b86:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1b8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1b8e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1b92:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1b96:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    1b9a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    1b9e:	d12b      	bne.n	1bf8 <lfclk_spinwait+0xbc>
    return false;
    1ba0:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1ba2:	b11a      	cbz	r2, 1bac <lfclk_spinwait+0x70>
    1ba4:	2b01      	cmp	r3, #1
    1ba6:	d029      	beq.n	1bfc <lfclk_spinwait+0xc0>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1ba8:	2d01      	cmp	r5, #1
    1baa:	d027      	beq.n	1bfc <lfclk_spinwait+0xc0>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1bac:	b1fc      	cbz	r4, 1bee <lfclk_spinwait+0xb2>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1bae:	4630      	mov	r0, r6
    1bb0:	f7ff fb36 	bl	1220 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1bb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bb8:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1bbc:	2b00      	cmp	r3, #0
    1bbe:	d1e4      	bne.n	1b8a <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1bc0:	4b15      	ldr	r3, [pc, #84]	; (1c18 <lfclk_spinwait+0xdc>)
    1bc2:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d0e0      	beq.n	1b8a <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1bc8:	4b13      	ldr	r3, [pc, #76]	; (1c18 <lfclk_spinwait+0xdc>)
    1bca:	2200      	movs	r2, #0
    1bcc:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1bce:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    1bd0:	2301      	movs	r3, #1
    1bd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1bd6:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1bda:	4a10      	ldr	r2, [pc, #64]	; (1c1c <lfclk_spinwait+0xe0>)
    1bdc:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1be0:	4a0f      	ldr	r2, [pc, #60]	; (1c20 <lfclk_spinwait+0xe4>)
    1be2:	6013      	str	r3, [r2, #0]
}
    1be4:	e7d1      	b.n	1b8a <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1be6:	2301      	movs	r3, #1
    1be8:	e7be      	b.n	1b68 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    1bea:	2600      	movs	r6, #0
    1bec:	e7c7      	b.n	1b7e <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    1bee:	2021      	movs	r0, #33	; 0x21
    1bf0:	2100      	movs	r1, #0
    1bf2:	f002 fb05 	bl	4200 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1bf6:	e7dd      	b.n	1bb4 <lfclk_spinwait+0x78>
                return true;
    1bf8:	2201      	movs	r2, #1
    1bfa:	e7d2      	b.n	1ba2 <lfclk_spinwait+0x66>
	if (isr_mode) {
    1bfc:	b124      	cbz	r4, 1c08 <lfclk_spinwait+0xcc>
	__asm__ volatile(
    1bfe:	f386 8811 	msr	BASEPRI, r6
    1c02:	f3bf 8f6f 	isb	sy
}
    1c06:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    1c08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c0c:	2202      	movs	r2, #2
    1c0e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1c12:	e7f8      	b.n	1c06 <lfclk_spinwait+0xca>
    1c14:	20000311 	.word	0x20000311
    1c18:	40000104 	.word	0x40000104
    1c1c:	e000e100 	.word	0xe000e100
    1c20:	40000008 	.word	0x40000008

00001c24 <z_nrf_clock_control_lf_on>:
{
    1c24:	b510      	push	{r4, lr}
    1c26:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1c28:	4b10      	ldr	r3, [pc, #64]	; (1c6c <z_nrf_clock_control_lf_on+0x48>)
    1c2a:	2101      	movs	r1, #1
    1c2c:	f3bf 8f5b 	dmb	ish
    1c30:	e853 2f00 	ldrex	r2, [r3]
    1c34:	e843 1000 	strex	r0, r1, [r3]
    1c38:	2800      	cmp	r0, #0
    1c3a:	d1f9      	bne.n	1c30 <z_nrf_clock_control_lf_on+0xc>
    1c3c:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1c40:	b11a      	cbz	r2, 1c4a <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    1c42:	1e63      	subs	r3, r4, #1
    1c44:	2b01      	cmp	r3, #1
    1c46:	d90c      	bls.n	1c62 <z_nrf_clock_control_lf_on+0x3e>
}
    1c48:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1c4a:	4809      	ldr	r0, [pc, #36]	; (1c70 <z_nrf_clock_control_lf_on+0x4c>)
    1c4c:	f003 f881 	bl	4d52 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1c50:	4908      	ldr	r1, [pc, #32]	; (1c74 <z_nrf_clock_control_lf_on+0x50>)
    1c52:	2300      	movs	r3, #0
    1c54:	604b      	str	r3, [r1, #4]
    1c56:	60cb      	str	r3, [r1, #12]
    1c58:	2301      	movs	r3, #1
    1c5a:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1c5c:	f002 fe17 	bl	488e <onoff_request>
    1c60:	e7ef      	b.n	1c42 <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    1c62:	4620      	mov	r0, r4
    1c64:	f7ff ff6a 	bl	1b3c <lfclk_spinwait>
		break;
    1c68:	e7ee      	b.n	1c48 <z_nrf_clock_control_lf_on+0x24>
    1c6a:	bf00      	nop
    1c6c:	200002ac 	.word	0x200002ac
    1c70:	00005a38 	.word	0x00005a38
    1c74:	20000248 	.word	0x20000248

00001c78 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1c78:	b510      	push	{r4, lr}
    1c7a:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1c7c:	280a      	cmp	r0, #10
    1c7e:	d007      	beq.n	1c90 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1c80:	4b07      	ldr	r3, [pc, #28]	; (1ca0 <console_out+0x28>)
    1c82:	6818      	ldr	r0, [r3, #0]
    1c84:	b2e1      	uxtb	r1, r4
				      unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
						unsigned char out_char)
{
	const struct uart_driver_api *api =
    1c86:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1c88:	685b      	ldr	r3, [r3, #4]
    1c8a:	4798      	blx	r3

	return c;
}
    1c8c:	4620      	mov	r0, r4
    1c8e:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1c90:	4b03      	ldr	r3, [pc, #12]	; (1ca0 <console_out+0x28>)
    1c92:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1c94:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1c96:	685b      	ldr	r3, [r3, #4]
    1c98:	210d      	movs	r1, #13
    1c9a:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1c9c:	e7f0      	b.n	1c80 <console_out+0x8>
    1c9e:	bf00      	nop
    1ca0:	200002b0 	.word	0x200002b0

00001ca4 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    1ca4:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1ca6:	4c04      	ldr	r4, [pc, #16]	; (1cb8 <uart_console_hook_install+0x14>)
    1ca8:	4620      	mov	r0, r4
    1caa:	f7ff fe2f 	bl	190c <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1cae:	4620      	mov	r0, r4
    1cb0:	f7fe fbbc 	bl	42c <__printk_hook_install>
#endif
}
    1cb4:	bd10      	pop	{r4, pc}
    1cb6:	bf00      	nop
    1cb8:	00001c79 	.word	0x00001c79

00001cbc <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1cbc:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1cbe:	4806      	ldr	r0, [pc, #24]	; (1cd8 <uart_console_init+0x1c>)
    1cc0:	4b06      	ldr	r3, [pc, #24]	; (1cdc <uart_console_init+0x20>)
    1cc2:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    1cc4:	f003 fcc9 	bl	565a <z_device_ready>
    1cc8:	b118      	cbz	r0, 1cd2 <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    1cca:	f7ff ffeb 	bl	1ca4 <uart_console_hook_install>

	return 0;
    1cce:	2000      	movs	r0, #0
}
    1cd0:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1cd2:	f06f 0012 	mvn.w	r0, #18
    1cd6:	e7fb      	b.n	1cd0 <uart_console_init+0x14>
    1cd8:	00005a68 	.word	0x00005a68
    1cdc:	200002b0 	.word	0x200002b0

00001ce0 <get_drive>:

static int get_drive(gpio_flags_t flags, nrf_gpio_pin_drive_t *drive)
{
	int err = 0;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1ce0:	4b1f      	ldr	r3, [pc, #124]	; (1d60 <get_drive+0x80>)
    1ce2:	4003      	ands	r3, r0
    1ce4:	4a1f      	ldr	r2, [pc, #124]	; (1d64 <get_drive+0x84>)
    1ce6:	4293      	cmp	r3, r2
    1ce8:	d032      	beq.n	1d50 <get_drive+0x70>
    1cea:	d816      	bhi.n	1d1a <get_drive+0x3a>
    1cec:	2b06      	cmp	r3, #6
    1cee:	d02b      	beq.n	1d48 <get_drive+0x68>
    1cf0:	d906      	bls.n	1d00 <get_drive+0x20>
    1cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1cf6:	d10d      	bne.n	1d14 <get_drive+0x34>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		*drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		*drive = NRF_GPIO_PIN_H0S1;
    1cf8:	2301      	movs	r3, #1
    1cfa:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1cfc:	2000      	movs	r0, #0
		break;
    1cfe:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1d00:	b1fb      	cbz	r3, 1d42 <get_drive+0x62>
    1d02:	2b02      	cmp	r3, #2
    1d04:	d103      	bne.n	1d0e <get_drive+0x2e>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		*drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		*drive = NRF_GPIO_PIN_D0S1;
    1d06:	2304      	movs	r3, #4
    1d08:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1d0a:	2000      	movs	r0, #0
		break;
    1d0c:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1d0e:	f06f 0015 	mvn.w	r0, #21
    1d12:	4770      	bx	lr
    1d14:	f06f 0015 	mvn.w	r0, #21
    1d18:	4770      	bx	lr
    1d1a:	4a13      	ldr	r2, [pc, #76]	; (1d68 <get_drive+0x88>)
    1d1c:	4293      	cmp	r3, r2
    1d1e:	d01b      	beq.n	1d58 <get_drive+0x78>
    1d20:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1d24:	d103      	bne.n	1d2e <get_drive+0x4e>
		*drive = NRF_GPIO_PIN_H0H1;
    1d26:	2303      	movs	r3, #3
    1d28:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1d2a:	2000      	movs	r0, #0
		break;
    1d2c:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1d2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1d32:	d103      	bne.n	1d3c <get_drive+0x5c>
		*drive = NRF_GPIO_PIN_S0H1;
    1d34:	2302      	movs	r3, #2
    1d36:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1d38:	2000      	movs	r0, #0
		break;
    1d3a:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1d3c:	f06f 0015 	mvn.w	r0, #21
    1d40:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    1d42:	2000      	movs	r0, #0
    1d44:	7008      	strb	r0, [r1, #0]
		break;
    1d46:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    1d48:	2306      	movs	r3, #6
    1d4a:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1d4c:	2000      	movs	r0, #0
		break;
    1d4e:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    1d50:	2307      	movs	r3, #7
    1d52:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1d54:	2000      	movs	r0, #0
		break;
    1d56:	4770      	bx	lr
	case GPIO_DS_ALT_HIGH | GPIO_OPEN_SOURCE:
		*drive = NRF_GPIO_PIN_D0H1;
    1d58:	2305      	movs	r3, #5
    1d5a:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1d5c:	2000      	movs	r0, #0
		err = -EINVAL;
		break;
	}

	return err;
}
    1d5e:	4770      	bx	lr
    1d60:	00f00006 	.word	0x00f00006
    1d64:	00100006 	.word	0x00100006
    1d68:	00400002 	.word	0x00400002

00001d6c <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1d6c:	b908      	cbnz	r0, 1d72 <get_dev+0x6>
    1d6e:	4802      	ldr	r0, [pc, #8]	; (1d78 <get_dev+0xc>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1d70:	4770      	bx	lr
	const struct device *dev = NULL;
    1d72:	2000      	movs	r0, #0
    1d74:	4770      	bx	lr
    1d76:	bf00      	nop
    1d78:	00005a50 	.word	0x00005a50

00001d7c <gpio_nrfx_pin_interrupt_configure>:
{
    1d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d7e:	b085      	sub	sp, #20
    1d80:	460e      	mov	r6, r1
    1d82:	4619      	mov	r1, r3
	return port->config;
    1d84:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1d86:	7b1b      	ldrb	r3, [r3, #12]
    1d88:	f006 051f 	and.w	r5, r6, #31
    1d8c:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1d90:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    1d94:	d022      	beq.n	1ddc <gpio_nrfx_pin_interrupt_configure+0x60>
    1d96:	4607      	mov	r7, r0
    1d98:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1d9a:	2300      	movs	r3, #0
    1d9c:	9302      	str	r3, [sp, #8]
    1d9e:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    1da0:	4610      	mov	r0, r2
    1da2:	f003 f8d4 	bl	4f4e <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1da6:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    1daa:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1dac:	6899      	ldr	r1, [r3, #8]
    1dae:	40f1      	lsrs	r1, r6
    1db0:	f011 0f01 	tst.w	r1, #1
    1db4:	d102      	bne.n	1dbc <gpio_nrfx_pin_interrupt_configure+0x40>
    1db6:	f5b4 3fa0 	cmp.w	r4, #81920	; 0x14000
    1dba:	d014      	beq.n	1de6 <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1dbc:	2300      	movs	r3, #0
    1dbe:	aa02      	add	r2, sp, #8
    1dc0:	4619      	mov	r1, r3
    1dc2:	4628      	mov	r0, r5
    1dc4:	f001 f9aa 	bl	311c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1dc8:	4b19      	ldr	r3, [pc, #100]	; (1e30 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    1dca:	4298      	cmp	r0, r3
    1dcc:	d12c      	bne.n	1e28 <gpio_nrfx_pin_interrupt_configure+0xac>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1dce:	2101      	movs	r1, #1
    1dd0:	4628      	mov	r0, r5
    1dd2:	f001 fb6d 	bl	34b0 <nrfx_gpiote_trigger_enable>
	return 0;
    1dd6:	2000      	movs	r0, #0
}
    1dd8:	b005      	add	sp, #20
    1dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    1ddc:	4628      	mov	r0, r5
    1dde:	f001 fbbf 	bl	3560 <nrfx_gpiote_trigger_disable>
		return 0;
    1de2:	2000      	movs	r0, #0
    1de4:	e7f8      	b.n	1dd8 <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1de6:	f005 031f 	and.w	r3, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1dea:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1dee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    1df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1df6:	f013 0f01 	tst.w	r3, #1
    1dfa:	d1df      	bne.n	1dbc <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1dfc:	f10d 0107 	add.w	r1, sp, #7
    1e00:	4628      	mov	r0, r5
    1e02:	f001 faf9 	bl	33f8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1e06:	4b0b      	ldr	r3, [pc, #44]	; (1e34 <gpio_nrfx_pin_interrupt_configure+0xb8>)
    1e08:	4298      	cmp	r0, r3
    1e0a:	d003      	beq.n	1e14 <gpio_nrfx_pin_interrupt_configure+0x98>
		trigger_config.p_in_channel = &ch;
    1e0c:	f10d 0307 	add.w	r3, sp, #7
    1e10:	9303      	str	r3, [sp, #12]
    1e12:	e7d3      	b.n	1dbc <gpio_nrfx_pin_interrupt_configure+0x40>
			err = nrfx_gpiote_channel_alloc(&ch);
    1e14:	f10d 0007 	add.w	r0, sp, #7
    1e18:	f001 fb42 	bl	34a0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1e1c:	4b04      	ldr	r3, [pc, #16]	; (1e30 <gpio_nrfx_pin_interrupt_configure+0xb4>)
    1e1e:	4298      	cmp	r0, r3
    1e20:	d0f4      	beq.n	1e0c <gpio_nrfx_pin_interrupt_configure+0x90>
				return -ENOMEM;
    1e22:	f06f 000b 	mvn.w	r0, #11
    1e26:	e7d7      	b.n	1dd8 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    1e28:	f06f 0004 	mvn.w	r0, #4
    1e2c:	e7d4      	b.n	1dd8 <gpio_nrfx_pin_interrupt_configure+0x5c>
    1e2e:	bf00      	nop
    1e30:	0bad0000 	.word	0x0bad0000
    1e34:	0bad0004 	.word	0x0bad0004

00001e38 <pin_uninit>:
{
    1e38:	b530      	push	{r4, r5, lr}
    1e3a:	b083      	sub	sp, #12
    1e3c:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1e3e:	f10d 0107 	add.w	r1, sp, #7
    1e42:	f001 fad9 	bl	33f8 <nrfx_gpiote_channel_get>
    1e46:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1e48:	4620      	mov	r0, r4
    1e4a:	f001 fbb3 	bl	35b4 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1e4e:	4b0b      	ldr	r3, [pc, #44]	; (1e7c <pin_uninit+0x44>)
    1e50:	4298      	cmp	r0, r3
    1e52:	d10f      	bne.n	1e74 <pin_uninit+0x3c>
	if (free_ch) {
    1e54:	429d      	cmp	r5, r3
    1e56:	d005      	beq.n	1e64 <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1e58:	4b08      	ldr	r3, [pc, #32]	; (1e7c <pin_uninit+0x44>)
    1e5a:	4298      	cmp	r0, r3
    1e5c:	d107      	bne.n	1e6e <pin_uninit+0x36>
    1e5e:	2000      	movs	r0, #0
}
    1e60:	b003      	add	sp, #12
    1e62:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    1e64:	f89d 0007 	ldrb.w	r0, [sp, #7]
    1e68:	f001 fb12 	bl	3490 <nrfx_gpiote_channel_free>
    1e6c:	e7f4      	b.n	1e58 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1e6e:	f06f 0004 	mvn.w	r0, #4
    1e72:	e7f5      	b.n	1e60 <pin_uninit+0x28>
		return -EIO;
    1e74:	f06f 0004 	mvn.w	r0, #4
    1e78:	e7f2      	b.n	1e60 <pin_uninit+0x28>
    1e7a:	bf00      	nop
    1e7c:	0bad0000 	.word	0x0bad0000

00001e80 <gpio_nrfx_pin_configure>:
{
    1e80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1e84:	b087      	sub	sp, #28
	return port->config;
    1e86:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1e8a:	f898 300c 	ldrb.w	r3, [r8, #12]
    1e8e:	f001 051f 	and.w	r5, r1, #31
    1e92:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1e96:	2a00      	cmp	r2, #0
    1e98:	d044      	beq.n	1f24 <gpio_nrfx_pin_configure+0xa4>
    1e9a:	460c      	mov	r4, r1
    1e9c:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e9e:	2600      	movs	r6, #0
    1ea0:	9603      	str	r6, [sp, #12]
    1ea2:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ea4:	f10d 0117 	add.w	r1, sp, #23
    1ea8:	4620      	mov	r0, r4
    1eaa:	f001 faa5 	bl	33f8 <nrfx_gpiote_channel_get>
    1eae:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1eb0:	4633      	mov	r3, r6
    1eb2:	aa03      	add	r2, sp, #12
    1eb4:	4631      	mov	r1, r6
    1eb6:	4628      	mov	r0, r5
    1eb8:	f001 f930 	bl	311c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1ebc:	4b30      	ldr	r3, [pc, #192]	; (1f80 <gpio_nrfx_pin_configure+0x100>)
    1ebe:	4298      	cmp	r0, r3
    1ec0:	d15b      	bne.n	1f7a <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    1ec2:	4599      	cmp	r9, r3
    1ec4:	d036      	beq.n	1f34 <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    1ec6:	f417 7f00 	tst.w	r7, #512	; 0x200
    1eca:	d043      	beq.n	1f54 <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    1ecc:	f10d 0103 	add.w	r1, sp, #3
    1ed0:	4638      	mov	r0, r7
    1ed2:	f7ff ff05 	bl	1ce0 <get_drive>
		if (rv != 0) {
    1ed6:	4606      	mov	r6, r0
    1ed8:	bb40      	cbnz	r0, 1f2c <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    1eda:	f89d 3003 	ldrb.w	r3, [sp, #3]
    1ede:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1ee2:	f417 7f80 	tst.w	r7, #256	; 0x100
    1ee6:	bf0c      	ite	eq
    1ee8:	2301      	moveq	r3, #1
    1eea:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    1eec:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    1ef0:	4638      	mov	r0, r7
    1ef2:	f002 fff9 	bl	4ee8 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    1ef6:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1efa:	f417 6f00 	tst.w	r7, #2048	; 0x800
    1efe:	d01e      	beq.n	1f3e <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1f00:	f8d8 3004 	ldr.w	r3, [r8, #4]
    1f04:	2101      	movs	r1, #1
    1f06:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    1f0a:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1f0e:	2200      	movs	r2, #0
    1f10:	a901      	add	r1, sp, #4
    1f12:	4628      	mov	r0, r5
    1f14:	f001 f9b2 	bl	327c <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1f18:	4b19      	ldr	r3, [pc, #100]	; (1f80 <gpio_nrfx_pin_configure+0x100>)
    1f1a:	4298      	cmp	r0, r3
    1f1c:	d006      	beq.n	1f2c <gpio_nrfx_pin_configure+0xac>
    1f1e:	f06f 0615 	mvn.w	r6, #21
    1f22:	e003      	b.n	1f2c <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    1f24:	4628      	mov	r0, r5
    1f26:	f7ff ff87 	bl	1e38 <pin_uninit>
    1f2a:	4606      	mov	r6, r0
}
    1f2c:	4630      	mov	r0, r6
    1f2e:	b007      	add	sp, #28
    1f30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    1f34:	f89d 0017 	ldrb.w	r0, [sp, #23]
    1f38:	f001 faaa 	bl	3490 <nrfx_gpiote_channel_free>
    1f3c:	e7c3      	b.n	1ec6 <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1f3e:	f417 6f80 	tst.w	r7, #1024	; 0x400
    1f42:	d0e4      	beq.n	1f0e <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1f44:	f8d8 2004 	ldr.w	r2, [r8, #4]
    1f48:	2301      	movs	r3, #1
    1f4a:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    1f4e:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    1f52:	e7dc      	b.n	1f0e <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    1f54:	4638      	mov	r0, r7
    1f56:	f002 ffc7 	bl	4ee8 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    1f5a:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1f5e:	2300      	movs	r3, #0
    1f60:	461a      	mov	r2, r3
    1f62:	a902      	add	r1, sp, #8
    1f64:	4628      	mov	r0, r5
    1f66:	f001 f8d9 	bl	311c <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1f6a:	4b05      	ldr	r3, [pc, #20]	; (1f80 <gpio_nrfx_pin_configure+0x100>)
    1f6c:	4298      	cmp	r0, r3
    1f6e:	d101      	bne.n	1f74 <gpio_nrfx_pin_configure+0xf4>
    1f70:	2600      	movs	r6, #0
    1f72:	e7db      	b.n	1f2c <gpio_nrfx_pin_configure+0xac>
    1f74:	f06f 0615 	mvn.w	r6, #21
    1f78:	e7d8      	b.n	1f2c <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    1f7a:	f06f 0615 	mvn.w	r6, #21
    1f7e:	e7d5      	b.n	1f2c <gpio_nrfx_pin_configure+0xac>
    1f80:	0bad0000 	.word	0x0bad0000

00001f84 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1f84:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1f86:	f001 fa79 	bl	347c <nrfx_gpiote_is_init>
    1f8a:	b108      	cbz	r0, 1f90 <gpio_nrfx_init+0xc>
		return 0;
    1f8c:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1f8e:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    1f90:	f001 fa4a 	bl	3428 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1f94:	4b08      	ldr	r3, [pc, #32]	; (1fb8 <gpio_nrfx_init+0x34>)
    1f96:	4298      	cmp	r0, r3
    1f98:	d10a      	bne.n	1fb0 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1f9a:	2100      	movs	r1, #0
    1f9c:	4807      	ldr	r0, [pc, #28]	; (1fbc <gpio_nrfx_init+0x38>)
    1f9e:	f001 fa25 	bl	33ec <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1fa2:	2200      	movs	r2, #0
    1fa4:	2105      	movs	r1, #5
    1fa6:	2006      	movs	r0, #6
    1fa8:	f7ff f962 	bl	1270 <z_arm_irq_priority_set>
	return 0;
    1fac:	2000      	movs	r0, #0
    1fae:	e7ee      	b.n	1f8e <gpio_nrfx_init+0xa>
		return -EIO;
    1fb0:	f06f 0004 	mvn.w	r0, #4
    1fb4:	e7eb      	b.n	1f8e <gpio_nrfx_init+0xa>
    1fb6:	bf00      	nop
    1fb8:	0bad0000 	.word	0x0bad0000
    1fbc:	00004fdf 	.word	0x00004fdf

00001fc0 <baudrate_set>:
	return dev->data;
}

static inline const struct uarte_nrfx_config *get_dev_config(const struct device *dev)
{
	return dev->config;
    1fc0:	6843      	ldr	r3, [r0, #4]

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = get_dev_config(dev);

	return config->uarte_regs;
    1fc2:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    1fc4:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    1fc8:	d06f      	beq.n	20aa <baudrate_set+0xea>
    1fca:	d83a      	bhi.n	2042 <baudrate_set+0x82>
    1fcc:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    1fd0:	d06e      	beq.n	20b0 <baudrate_set+0xf0>
    1fd2:	d90a      	bls.n	1fea <baudrate_set+0x2a>
    1fd4:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    1fd8:	d075      	beq.n	20c6 <baudrate_set+0x106>
    1fda:	d924      	bls.n	2026 <baudrate_set+0x66>
    1fdc:	f647 2312 	movw	r3, #31250	; 0x7a12
    1fe0:	4299      	cmp	r1, r3
    1fe2:	d12b      	bne.n	203c <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1fe4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1fe8:	e013      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    1fea:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    1fee:	d061      	beq.n	20b4 <baudrate_set+0xf4>
    1ff0:	d907      	bls.n	2002 <baudrate_set+0x42>
    1ff2:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    1ff6:	d063      	beq.n	20c0 <baudrate_set+0x100>
    1ff8:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    1ffc:	d110      	bne.n	2020 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1ffe:	4b3c      	ldr	r3, [pc, #240]	; (20f0 <baudrate_set+0x130>)
    2000:	e007      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    2002:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    2006:	d058      	beq.n	20ba <baudrate_set+0xfa>
    2008:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    200c:	d105      	bne.n	201a <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    200e:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2012:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    2016:	2000      	movs	r0, #0
    2018:	4770      	bx	lr
	switch (baudrate) {
    201a:	f06f 0015 	mvn.w	r0, #21
    201e:	4770      	bx	lr
    2020:	f06f 0015 	mvn.w	r0, #21
    2024:	4770      	bx	lr
    2026:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    202a:	d04e      	beq.n	20ca <baudrate_set+0x10a>
    202c:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2030:	d101      	bne.n	2036 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2032:	4b30      	ldr	r3, [pc, #192]	; (20f4 <baudrate_set+0x134>)
    2034:	e7ed      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    2036:	f06f 0015 	mvn.w	r0, #21
    203a:	4770      	bx	lr
    203c:	f06f 0015 	mvn.w	r0, #21
    2040:	4770      	bx	lr
    2042:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    2046:	d042      	beq.n	20ce <baudrate_set+0x10e>
    2048:	d909      	bls.n	205e <baudrate_set+0x9e>
    204a:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    204e:	d046      	beq.n	20de <baudrate_set+0x11e>
    2050:	d91f      	bls.n	2092 <baudrate_set+0xd2>
    2052:	4b29      	ldr	r3, [pc, #164]	; (20f8 <baudrate_set+0x138>)
    2054:	4299      	cmp	r1, r3
    2056:	d148      	bne.n	20ea <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2058:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    205c:	e7d9      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    205e:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    2062:	d037      	beq.n	20d4 <baudrate_set+0x114>
    2064:	d905      	bls.n	2072 <baudrate_set+0xb2>
    2066:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    206a:	d10f      	bne.n	208c <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    206c:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2070:	e7cf      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    2072:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    2076:	4299      	cmp	r1, r3
    2078:	d02e      	beq.n	20d8 <baudrate_set+0x118>
    207a:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    207e:	d102      	bne.n	2086 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2080:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2084:	e7c5      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    2086:	f06f 0015 	mvn.w	r0, #21
    208a:	4770      	bx	lr
    208c:	f06f 0015 	mvn.w	r0, #21
    2090:	4770      	bx	lr
    2092:	4b1a      	ldr	r3, [pc, #104]	; (20fc <baudrate_set+0x13c>)
    2094:	4299      	cmp	r1, r3
    2096:	d025      	beq.n	20e4 <baudrate_set+0x124>
    2098:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    209c:	d102      	bne.n	20a4 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    209e:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    20a2:	e7b6      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    20a4:	f06f 0015 	mvn.w	r0, #21
    20a8:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    20aa:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    20ae:	e7b0      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    20b0:	4b13      	ldr	r3, [pc, #76]	; (2100 <baudrate_set+0x140>)
    20b2:	e7ae      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    20b4:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    20b8:	e7ab      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    20ba:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    20be:	e7a8      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    20c0:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    20c4:	e7a5      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    20c6:	4b0f      	ldr	r3, [pc, #60]	; (2104 <baudrate_set+0x144>)
    20c8:	e7a3      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    20ca:	4b0f      	ldr	r3, [pc, #60]	; (2108 <baudrate_set+0x148>)
    20cc:	e7a1      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    20ce:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    20d2:	e79e      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    20d4:	4b0d      	ldr	r3, [pc, #52]	; (210c <baudrate_set+0x14c>)
    20d6:	e79c      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    20d8:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    20dc:	e799      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    20de:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    20e2:	e796      	b.n	2012 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    20e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    20e8:	e793      	b.n	2012 <baudrate_set+0x52>
	switch (baudrate) {
    20ea:	f06f 0015 	mvn.w	r0, #21
}
    20ee:	4770      	bx	lr
    20f0:	0013b000 	.word	0x0013b000
    20f4:	004ea000 	.word	0x004ea000
    20f8:	000f4240 	.word	0x000f4240
    20fc:	0003d090 	.word	0x0003d090
    2100:	00275000 	.word	0x00275000
    2104:	0075c000 	.word	0x0075c000
    2108:	003af000 	.word	0x003af000
    210c:	013a9000 	.word	0x013a9000

00002110 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2114:	4605      	mov	r5, r0
    2116:	460f      	mov	r7, r1
	return dev->data;
    2118:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    211c:	f003 fad6 	bl	56cc <k_is_in_isr>
    2120:	b920      	cbnz	r0, 212c <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    2122:	4b16      	ldr	r3, [pc, #88]	; (217c <uarte_nrfx_poll_out+0x6c>)
    2124:	781b      	ldrb	r3, [r3, #0]
    2126:	b1ab      	cbz	r3, 2154 <uarte_nrfx_poll_out+0x44>
    2128:	2300      	movs	r3, #0
    212a:	e000      	b.n	212e <uarte_nrfx_poll_out+0x1e>
    212c:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    212e:	b19b      	cbz	r3, 2158 <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    2130:	f04f 0320 	mov.w	r3, #32
    2134:	f3ef 8411 	mrs	r4, BASEPRI
    2138:	f383 8812 	msr	BASEPRI_MAX, r3
    213c:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    2140:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    2142:	4628      	mov	r0, r5
    2144:	f003 f8ab 	bl	529e <is_tx_ready>
    2148:	b950      	cbnz	r0, 2160 <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    214a:	f384 8811 	msr	BASEPRI, r4
    214e:	f3bf 8f6f 	isb	sy
}
    2152:	e7ed      	b.n	2130 <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2154:	2301      	movs	r3, #1
    2156:	e7ea      	b.n	212e <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    2158:	4628      	mov	r0, r5
    215a:	f003 f8ef 	bl	533c <wait_tx_ready>
    215e:	4606      	mov	r6, r0
	}

	data->char_out = c;
    2160:	4641      	mov	r1, r8
    2162:	f801 7f10 	strb.w	r7, [r1, #16]!
	tx_start(dev, &data->char_out, 1);
    2166:	2201      	movs	r2, #1
    2168:	4628      	mov	r0, r5
    216a:	f003 f8b2 	bl	52d2 <tx_start>
	__asm__ volatile(
    216e:	f386 8811 	msr	BASEPRI, r6
    2172:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    2176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    217a:	bf00      	nop
    217c:	20000311 	.word	0x20000311

00002180 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    2180:	b538      	push	{r3, r4, r5, lr}
    2182:	4604      	mov	r4, r0
    2184:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2186:	f101 0012 	add.w	r0, r1, #18
    218a:	f001 fa5f 	bl	364c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    218e:	4b0c      	ldr	r3, [pc, #48]	; (21c0 <endtx_stoptx_ppi_init+0x40>)
    2190:	4298      	cmp	r0, r3
    2192:	d111      	bne.n	21b8 <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2194:	7cab      	ldrb	r3, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2196:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    219a:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    219c:	4a09      	ldr	r2, [pc, #36]	; (21c4 <endtx_stoptx_ppi_init+0x44>)
    219e:	33a2      	adds	r3, #162	; 0xa2
    21a0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    21a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    21a8:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    21aa:	7ca9      	ldrb	r1, [r5, #18]
    21ac:	2301      	movs	r3, #1
    21ae:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    21b0:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    21b4:	2000      	movs	r0, #0
}
    21b6:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    21b8:	f06f 0004 	mvn.w	r0, #4
    21bc:	e7fb      	b.n	21b6 <endtx_stoptx_ppi_init+0x36>
    21be:	bf00      	nop
    21c0:	0bad0000 	.word	0x0bad0000
    21c4:	4001f000 	.word	0x4001f000

000021c8 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    21c8:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    21cc:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    21d0:	4b01      	ldr	r3, [pc, #4]	; (21d8 <set_comparator+0x10>)
    21d2:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    21d6:	4770      	bx	lr
    21d8:	40011000 	.word	0x40011000

000021dc <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    21dc:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    21e0:	4b01      	ldr	r3, [pc, #4]	; (21e8 <get_comparator+0xc>)
    21e2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    21e6:	4770      	bx	lr
    21e8:	40011000 	.word	0x40011000

000021ec <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    21ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    21f0:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    21f2:	4a02      	ldr	r2, [pc, #8]	; (21fc <event_enable+0x10>)
    21f4:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    21f8:	4770      	bx	lr
    21fa:	bf00      	nop
    21fc:	40011000 	.word	0x40011000

00002200 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2200:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2204:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    2206:	4a02      	ldr	r2, [pc, #8]	; (2210 <event_disable+0x10>)
    2208:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    220c:	4770      	bx	lr
    220e:	bf00      	nop
    2210:	40011000 	.word	0x40011000

00002214 <counter>:
     return p_reg->COUNTER;
    2214:	4b01      	ldr	r3, [pc, #4]	; (221c <counter+0x8>)
    2216:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    221a:	4770      	bx	lr
    221c:	40011000 	.word	0x40011000

00002220 <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    2220:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2222:	2301      	movs	r3, #1
    2224:	4083      	lsls	r3, r0
    2226:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2228:	4a10      	ldr	r2, [pc, #64]	; (226c <compare_int_lock+0x4c>)
    222a:	f3bf 8f5b 	dmb	ish
    222e:	e852 1f00 	ldrex	r1, [r2]
    2232:	ea01 0c04 	and.w	ip, r1, r4
    2236:	e842 ce00 	strex	lr, ip, [r2]
    223a:	f1be 0f00 	cmp.w	lr, #0
    223e:	d1f6      	bne.n	222e <compare_int_lock+0xe>
    2240:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2244:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2248:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    224c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2250:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    2254:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    2258:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    225c:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2260:	420b      	tst	r3, r1
}
    2262:	bf14      	ite	ne
    2264:	2001      	movne	r0, #1
    2266:	2000      	moveq	r0, #0
    2268:	bd10      	pop	{r4, pc}
    226a:	bf00      	nop
    226c:	200002c4 	.word	0x200002c4

00002270 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    2270:	b570      	push	{r4, r5, r6, lr}
    2272:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    2274:	f003 f8f6 	bl	5464 <full_int_lock>
    2278:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    227a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    227e:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    2280:	4a17      	ldr	r2, [pc, #92]	; (22e0 <channel_processing_check_and_clear+0x70>)
    2282:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    2286:	4213      	tst	r3, r2
    2288:	d105      	bne.n	2296 <channel_processing_check_and_clear+0x26>
	bool result = false;
    228a:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    228c:	4628      	mov	r0, r5
    228e:	f003 f8f2 	bl	5476 <full_int_unlock>

	return result;
}
    2292:	4630      	mov	r0, r6
    2294:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2296:	2301      	movs	r3, #1
    2298:	40a3      	lsls	r3, r4
    229a:	43db      	mvns	r3, r3
    229c:	4a11      	ldr	r2, [pc, #68]	; (22e4 <channel_processing_check_and_clear+0x74>)
    229e:	f3bf 8f5b 	dmb	ish
    22a2:	e852 1f00 	ldrex	r1, [r2]
    22a6:	ea01 0003 	and.w	r0, r1, r3
    22aa:	e842 0600 	strex	r6, r0, [r2]
    22ae:	2e00      	cmp	r6, #0
    22b0:	d1f7      	bne.n	22a2 <channel_processing_check_and_clear+0x32>
    22b2:	f3bf 8f5b 	dmb	ish
    22b6:	b959      	cbnz	r1, 22d0 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    22b8:	f104 0350 	add.w	r3, r4, #80	; 0x50
    22bc:	009b      	lsls	r3, r3, #2
    22be:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    22c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    22c4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    22c8:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    22ca:	b113      	cbz	r3, 22d2 <channel_processing_check_and_clear+0x62>
    22cc:	2301      	movs	r3, #1
    22ce:	e000      	b.n	22d2 <channel_processing_check_and_clear+0x62>
    22d0:	2301      	movs	r3, #1
		if (result) {
    22d2:	461e      	mov	r6, r3
    22d4:	2b00      	cmp	r3, #0
    22d6:	d0d9      	beq.n	228c <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    22d8:	4620      	mov	r0, r4
    22da:	f003 f8b4 	bl	5446 <event_clear>
    22de:	e7d5      	b.n	228c <channel_processing_check_and_clear+0x1c>
    22e0:	40011000 	.word	0x40011000
    22e4:	200002c0 	.word	0x200002c0

000022e8 <compare_int_unlock>:
	if (key) {
    22e8:	b901      	cbnz	r1, 22ec <compare_int_unlock+0x4>
}
    22ea:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    22ec:	2301      	movs	r3, #1
    22ee:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    22f0:	4a11      	ldr	r2, [pc, #68]	; (2338 <compare_int_unlock+0x50>)
    22f2:	f3bf 8f5b 	dmb	ish
    22f6:	e852 1f00 	ldrex	r1, [r2]
    22fa:	4319      	orrs	r1, r3
    22fc:	e842 1c00 	strex	ip, r1, [r2]
    2300:	f1bc 0f00 	cmp.w	ip, #0
    2304:	d1f7      	bne.n	22f6 <compare_int_unlock+0xe>
    2306:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    230a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    230e:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2310:	4a0a      	ldr	r2, [pc, #40]	; (233c <compare_int_unlock+0x54>)
    2312:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2316:	f3bf 8f5b 	dmb	ish
    231a:	4b09      	ldr	r3, [pc, #36]	; (2340 <compare_int_unlock+0x58>)
    231c:	681b      	ldr	r3, [r3, #0]
    231e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2322:	fa23 f000 	lsr.w	r0, r3, r0
    2326:	f010 0f01 	tst.w	r0, #1
    232a:	d0de      	beq.n	22ea <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    232c:	4b05      	ldr	r3, [pc, #20]	; (2344 <compare_int_unlock+0x5c>)
    232e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2332:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    2336:	e7d8      	b.n	22ea <compare_int_unlock+0x2>
    2338:	200002c4 	.word	0x200002c4
    233c:	40011000 	.word	0x40011000
    2340:	200002c0 	.word	0x200002c0
    2344:	e000e100 	.word	0xe000e100

00002348 <sys_clock_timeout_handler>:
{
    2348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    234a:	4607      	mov	r7, r0
    234c:	4614      	mov	r4, r2
    234e:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    2350:	4610      	mov	r0, r2
    2352:	4619      	mov	r1, r3
    2354:	f003 f883 	bl	545e <absolute_time_to_cc>
    2358:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    235a:	4b15      	ldr	r3, [pc, #84]	; (23b0 <sys_clock_timeout_handler+0x68>)
    235c:	681a      	ldr	r2, [r3, #0]
    235e:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    2360:	601c      	str	r4, [r3, #0]
    2362:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    2364:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    2368:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    236c:	d308      	bcc.n	2380 <sys_clock_timeout_handler+0x38>
	return false;
    236e:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2370:	f002 f8ac 	bl	44cc <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    2374:	4638      	mov	r0, r7
    2376:	f7ff ff31 	bl	21dc <get_comparator>
    237a:	42a8      	cmp	r0, r5
    237c:	d00c      	beq.n	2398 <sys_clock_timeout_handler+0x50>
}
    237e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2380:	4b0c      	ldr	r3, [pc, #48]	; (23b4 <sys_clock_timeout_handler+0x6c>)
    2382:	6819      	ldr	r1, [r3, #0]
    2384:	0a0b      	lsrs	r3, r1, #8
    2386:	060a      	lsls	r2, r1, #24
    2388:	1952      	adds	r2, r2, r5
    238a:	f143 0300 	adc.w	r3, r3, #0
    238e:	490a      	ldr	r1, [pc, #40]	; (23b8 <sys_clock_timeout_handler+0x70>)
    2390:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    2394:	2401      	movs	r4, #1
    2396:	e7eb      	b.n	2370 <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    2398:	b11c      	cbz	r4, 23a2 <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    239a:	4638      	mov	r0, r7
    239c:	f7ff ff26 	bl	21ec <event_enable>
}
    23a0:	e7ed      	b.n	237e <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    23a2:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    23a6:	4638      	mov	r0, r7
    23a8:	f7ff ff0e 	bl	21c8 <set_comparator>
    23ac:	e7f5      	b.n	239a <sys_clock_timeout_handler+0x52>
    23ae:	bf00      	nop
    23b0:	200000b0 	.word	0x200000b0
    23b4:	200002c8 	.word	0x200002c8
    23b8:	20000098 	.word	0x20000098

000023bc <z_nrf_rtc_timer_read>:
{
    23bc:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    23be:	4b0d      	ldr	r3, [pc, #52]	; (23f4 <z_nrf_rtc_timer_read+0x38>)
    23c0:	681b      	ldr	r3, [r3, #0]
    23c2:	0a1d      	lsrs	r5, r3, #8
    23c4:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    23c6:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    23ca:	f7ff ff23 	bl	2214 <counter>
    23ce:	4603      	mov	r3, r0
	val += cntr;
    23d0:	1820      	adds	r0, r4, r0
    23d2:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    23d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    23da:	d20a      	bcs.n	23f2 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    23dc:	4b06      	ldr	r3, [pc, #24]	; (23f8 <z_nrf_rtc_timer_read+0x3c>)
    23de:	e9d3 2300 	ldrd	r2, r3, [r3]
    23e2:	4299      	cmp	r1, r3
    23e4:	bf08      	it	eq
    23e6:	4290      	cmpeq	r0, r2
    23e8:	d203      	bcs.n	23f2 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    23ea:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    23ee:	f141 0100 	adc.w	r1, r1, #0
}
    23f2:	bd38      	pop	{r3, r4, r5, pc}
    23f4:	200002c8 	.word	0x200002c8
    23f8:	20000098 	.word	0x20000098

000023fc <compare_set_nolocks>:
{
    23fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2400:	4606      	mov	r6, r0
    2402:	4614      	mov	r4, r2
    2404:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    2406:	4610      	mov	r0, r2
    2408:	4619      	mov	r1, r3
    240a:	f003 f828 	bl	545e <absolute_time_to_cc>
    240e:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2410:	f7ff ffd4 	bl	23bc <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2414:	42a9      	cmp	r1, r5
    2416:	bf08      	it	eq
    2418:	42a0      	cmpeq	r0, r4
    241a:	d21e      	bcs.n	245a <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    241c:	ebb4 0800 	subs.w	r8, r4, r0
    2420:	eb65 0901 	sbc.w	r9, r5, r1
    2424:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    2428:	2300      	movs	r3, #0
    242a:	454b      	cmp	r3, r9
    242c:	bf08      	it	eq
    242e:	4542      	cmpeq	r2, r8
    2430:	d32e      	bcc.n	2490 <compare_set_nolocks+0x94>
		if (target_time != cc_data[chan].target_time) {
    2432:	4b19      	ldr	r3, [pc, #100]	; (2498 <compare_set_nolocks+0x9c>)
    2434:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2438:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    243c:	42ab      	cmp	r3, r5
    243e:	bf08      	it	eq
    2440:	42a2      	cmpeq	r2, r4
    2442:	d018      	beq.n	2476 <compare_set_nolocks+0x7a>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    2444:	4639      	mov	r1, r7
    2446:	4630      	mov	r0, r6
    2448:	f003 f81a 	bl	5480 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    244c:	4639      	mov	r1, r7
    244e:	f002 fff6 	bl	543e <counter_sub>
    2452:	1824      	adds	r4, r4, r0
    2454:	f145 0500 	adc.w	r5, r5, #0
    2458:	e00d      	b.n	2476 <compare_set_nolocks+0x7a>
		atomic_or(&force_isr_mask, BIT(chan));
    245a:	2301      	movs	r3, #1
    245c:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    245e:	4a0f      	ldr	r2, [pc, #60]	; (249c <compare_set_nolocks+0xa0>)
    2460:	f3bf 8f5b 	dmb	ish
    2464:	e852 1f00 	ldrex	r1, [r2]
    2468:	4319      	orrs	r1, r3
    246a:	e842 1000 	strex	r0, r1, [r2]
    246e:	2800      	cmp	r0, #0
    2470:	d1f8      	bne.n	2464 <compare_set_nolocks+0x68>
    2472:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    2476:	4b08      	ldr	r3, [pc, #32]	; (2498 <compare_set_nolocks+0x9c>)
    2478:	0132      	lsls	r2, r6, #4
    247a:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    247e:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    2482:	9908      	ldr	r1, [sp, #32]
    2484:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    2486:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2488:	6073      	str	r3, [r6, #4]
	return ret;
    248a:	2000      	movs	r0, #0
}
    248c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    2490:	f06f 0015 	mvn.w	r0, #21
    2494:	e7fa      	b.n	248c <compare_set_nolocks+0x90>
    2496:	bf00      	nop
    2498:	200000a0 	.word	0x200000a0
    249c:	200002c0 	.word	0x200002c0

000024a0 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    24a0:	b530      	push	{r4, r5, lr}
    24a2:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    24a4:	2300      	movs	r3, #0
    24a6:	4a1e      	ldr	r2, [pc, #120]	; (2520 <sys_clock_driver_init+0x80>)
    24a8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    24ac:	2b00      	cmp	r3, #0
    24ae:	dd25      	ble.n	24fc <sys_clock_driver_init+0x5c>
    p_reg->INTENSET = mask;
    24b0:	4c1b      	ldr	r4, [pc, #108]	; (2520 <sys_clock_driver_init+0x80>)
    24b2:	2502      	movs	r5, #2
    24b4:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    24b8:	4b1a      	ldr	r3, [pc, #104]	; (2524 <sys_clock_driver_init+0x84>)
    24ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    24be:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    24c2:	2200      	movs	r2, #0
    24c4:	2101      	movs	r1, #1
    24c6:	2011      	movs	r0, #17
    24c8:	f7fe fed2 	bl	1270 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    24cc:	2011      	movs	r0, #17
    24ce:	f7fe feb1 	bl	1234 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    24d2:	2301      	movs	r3, #1
    24d4:	4a14      	ldr	r2, [pc, #80]	; (2528 <sys_clock_driver_init+0x88>)
    24d6:	6013      	str	r3, [r2, #0]
    24d8:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    24da:	4a14      	ldr	r2, [pc, #80]	; (252c <sys_clock_driver_init+0x8c>)
    24dc:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    24de:	2400      	movs	r4, #0
    24e0:	9401      	str	r4, [sp, #4]
    24e2:	4b13      	ldr	r3, [pc, #76]	; (2530 <sys_clock_driver_init+0x90>)
    24e4:	9300      	str	r3, [sp, #0]
    24e6:	4a13      	ldr	r2, [pc, #76]	; (2534 <sys_clock_driver_init+0x94>)
    24e8:	2300      	movs	r3, #0
    24ea:	4620      	mov	r0, r4
    24ec:	f003 f803 	bl	54f6 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    24f0:	4628      	mov	r0, r5
    24f2:	f7ff fb97 	bl	1c24 <z_nrf_clock_control_lf_on>

	return 0;
}
    24f6:	4620      	mov	r0, r4
    24f8:	b003      	add	sp, #12
    24fa:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    24fc:	4a0e      	ldr	r2, [pc, #56]	; (2538 <sys_clock_driver_init+0x98>)
    24fe:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2502:	f04f 30ff 	mov.w	r0, #4294967295
    2506:	f04f 31ff 	mov.w	r1, #4294967295
    250a:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    250e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2512:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    2514:	4902      	ldr	r1, [pc, #8]	; (2520 <sys_clock_driver_init+0x80>)
    2516:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    251a:	3301      	adds	r3, #1
    251c:	e7c6      	b.n	24ac <sys_clock_driver_init+0xc>
    251e:	bf00      	nop
    2520:	40011000 	.word	0x40011000
    2524:	e000e100 	.word	0xe000e100
    2528:	40011008 	.word	0x40011008
    252c:	200002c4 	.word	0x200002c4
    2530:	00002349 	.word	0x00002349
    2534:	007fffff 	.word	0x007fffff
    2538:	200000a0 	.word	0x200000a0

0000253c <process_channel>:
{
    253c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2540:	b082      	sub	sp, #8
    2542:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    2544:	f7ff fe94 	bl	2270 <channel_processing_check_and_clear>
    2548:	b910      	cbnz	r0, 2550 <process_channel+0x14>
}
    254a:	b002      	add	sp, #8
    254c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    2550:	f7ff ff34 	bl	23bc <z_nrf_rtc_timer_read>
    2554:	4606      	mov	r6, r0
    2556:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    2558:	f002 ff84 	bl	5464 <full_int_lock>
    255c:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    255e:	4b13      	ldr	r3, [pc, #76]	; (25ac <process_channel+0x70>)
    2560:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2564:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    2568:	454f      	cmp	r7, r9
    256a:	bf08      	it	eq
    256c:	4546      	cmpeq	r6, r8
    256e:	d20b      	bcs.n	2588 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2570:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    2572:	4650      	mov	r0, sl
    2574:	f002 ff7f 	bl	5476 <full_int_unlock>
		if (handler) {
    2578:	2e00      	cmp	r6, #0
    257a:	d0e6      	beq.n	254a <process_channel+0xe>
			handler(chan, expire_time, user_context);
    257c:	9500      	str	r5, [sp, #0]
    257e:	4642      	mov	r2, r8
    2580:	464b      	mov	r3, r9
    2582:	4620      	mov	r0, r4
    2584:	47b0      	blx	r6
}
    2586:	e7e0      	b.n	254a <process_channel+0xe>
			handler = cc_data[chan].callback;
    2588:	4a08      	ldr	r2, [pc, #32]	; (25ac <process_channel+0x70>)
    258a:	0123      	lsls	r3, r4, #4
    258c:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    2590:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    2592:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    2594:	2000      	movs	r0, #0
    2596:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2598:	f04f 32ff 	mov.w	r2, #4294967295
    259c:	f04f 33ff 	mov.w	r3, #4294967295
    25a0:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    25a4:	4620      	mov	r0, r4
    25a6:	f7ff fe2b 	bl	2200 <event_disable>
    25aa:	e7e2      	b.n	2572 <process_channel+0x36>
    25ac:	200000a0 	.word	0x200000a0

000025b0 <rtc_nrf_isr>:
{
    25b0:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    25b2:	4b0d      	ldr	r3, [pc, #52]	; (25e8 <rtc_nrf_isr+0x38>)
    25b4:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    25b8:	f013 0f02 	tst.w	r3, #2
    25bc:	d00a      	beq.n	25d4 <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    25be:	4b0b      	ldr	r3, [pc, #44]	; (25ec <rtc_nrf_isr+0x3c>)
    25c0:	681b      	ldr	r3, [r3, #0]
    25c2:	b13b      	cbz	r3, 25d4 <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    25c4:	4b09      	ldr	r3, [pc, #36]	; (25ec <rtc_nrf_isr+0x3c>)
    25c6:	2200      	movs	r2, #0
    25c8:	601a      	str	r2, [r3, #0]
    25ca:	681b      	ldr	r3, [r3, #0]
		overflow_cnt++;
    25cc:	4a08      	ldr	r2, [pc, #32]	; (25f0 <rtc_nrf_isr+0x40>)
    25ce:	6813      	ldr	r3, [r2, #0]
    25d0:	3301      	adds	r3, #1
    25d2:	6013      	str	r3, [r2, #0]
{
    25d4:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    25d6:	2c00      	cmp	r4, #0
    25d8:	dd00      	ble.n	25dc <rtc_nrf_isr+0x2c>
}
    25da:	bd10      	pop	{r4, pc}
		process_channel(chan);
    25dc:	4620      	mov	r0, r4
    25de:	f7ff ffad 	bl	253c <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    25e2:	3401      	adds	r4, #1
    25e4:	e7f7      	b.n	25d6 <rtc_nrf_isr+0x26>
    25e6:	bf00      	nop
    25e8:	40011000 	.word	0x40011000
    25ec:	40011104 	.word	0x40011104
    25f0:	200002c8 	.word	0x200002c8

000025f4 <sys_clock_set_timeout>:
{
    25f4:	b510      	push	{r4, lr}
    25f6:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    25f8:	f1b0 3fff 	cmp.w	r0, #4294967295
    25fc:	d007      	beq.n	260e <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    25fe:	1e44      	subs	r4, r0, #1
    2600:	2c00      	cmp	r4, #0
    2602:	dd07      	ble.n	2614 <sys_clock_set_timeout+0x20>
    2604:	4b11      	ldr	r3, [pc, #68]	; (264c <sys_clock_set_timeout+0x58>)
    2606:	429c      	cmp	r4, r3
    2608:	dd05      	ble.n	2616 <sys_clock_set_timeout+0x22>
    260a:	4c11      	ldr	r4, [pc, #68]	; (2650 <sys_clock_set_timeout+0x5c>)
    260c:	e003      	b.n	2616 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    260e:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    2612:	e7f4      	b.n	25fe <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2614:	2400      	movs	r4, #0
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2616:	f7ff fed1 	bl	23bc <z_nrf_rtc_timer_read>
    261a:	4b0e      	ldr	r3, [pc, #56]	; (2654 <sys_clock_set_timeout+0x60>)
    261c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2620:	1a80      	subs	r0, r0, r2
	if (unannounced >= COUNTER_HALF_SPAN) {
    2622:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2626:	d300      	bcc.n	262a <sys_clock_set_timeout+0x36>
		ticks = 0;
    2628:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    262a:	4404      	add	r4, r0
    262c:	3401      	adds	r4, #1
	if (cyc > MAX_CYCLES) {
    262e:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    2632:	d300      	bcc.n	2636 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    2634:	4c06      	ldr	r4, [pc, #24]	; (2650 <sys_clock_set_timeout+0x5c>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2636:	2000      	movs	r0, #0
    2638:	9001      	str	r0, [sp, #4]
    263a:	4907      	ldr	r1, [pc, #28]	; (2658 <sys_clock_set_timeout+0x64>)
    263c:	9100      	str	r1, [sp, #0]
    263e:	1912      	adds	r2, r2, r4
    2640:	f143 0300 	adc.w	r3, r3, #0
    2644:	f002 ff57 	bl	54f6 <compare_set>
}
    2648:	b002      	add	sp, #8
    264a:	bd10      	pop	{r4, pc}
    264c:	007ffffe 	.word	0x007ffffe
    2650:	007fffff 	.word	0x007fffff
    2654:	200000b0 	.word	0x200000b0
    2658:	00002349 	.word	0x00002349

0000265c <sys_clock_elapsed>:
{
    265c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    265e:	f7ff fead 	bl	23bc <z_nrf_rtc_timer_read>
    2662:	4b02      	ldr	r3, [pc, #8]	; (266c <sys_clock_elapsed+0x10>)
    2664:	681b      	ldr	r3, [r3, #0]
}
    2666:	1ac0      	subs	r0, r0, r3
    2668:	bd08      	pop	{r3, pc}
    266a:	bf00      	nop
    266c:	200000b0 	.word	0x200000b0

00002670 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
    2670:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2674:	4905      	ldr	r1, [pc, #20]	; (268c <__NVIC_SystemReset+0x1c>)
    2676:	68ca      	ldr	r2, [r1, #12]
    2678:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    267c:	4b04      	ldr	r3, [pc, #16]	; (2690 <__NVIC_SystemReset+0x20>)
    267e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2680:	60cb      	str	r3, [r1, #12]
    2682:	f3bf 8f4f 	dsb	sy
    __NOP();
    2686:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2688:	e7fd      	b.n	2686 <__NVIC_SystemReset+0x16>
    268a:	bf00      	nop
    268c:	e000ed00 	.word	0xe000ed00
    2690:	05fa0004 	.word	0x05fa0004

00002694 <nrf52_errata_12>:
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    2694:	4b06      	ldr	r3, [pc, #24]	; (26b0 <nrf52_errata_12+0x1c>)
    2696:	681b      	ldr	r3, [r3, #0]
    2698:	f1b3 3fff 	cmp.w	r3, #4294967295
    269c:	d003      	beq.n	26a6 <nrf52_errata_12+0x12>
                var2 = *(uint32_t *)0x10000134ul;
            }
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    269e:	2b06      	cmp	r3, #6
    26a0:	d004      	beq.n	26ac <nrf52_errata_12+0x18>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    26a2:	2000      	movs	r0, #0
    26a4:	4770      	bx	lr
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    26a6:	4b03      	ldr	r3, [pc, #12]	; (26b4 <nrf52_errata_12+0x20>)
    26a8:	781b      	ldrb	r3, [r3, #0]
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    26aa:	e7f8      	b.n	269e <nrf52_errata_12+0xa>
                        return true;
    26ac:	2001      	movs	r0, #1
    #endif
}
    26ae:	4770      	bx	lr
    26b0:	10000130 	.word	0x10000130
    26b4:	f0000fe0 	.word	0xf0000fe0

000026b8 <nrf52_errata_16>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    26b8:	4b09      	ldr	r3, [pc, #36]	; (26e0 <nrf52_errata_16+0x28>)
    26ba:	781a      	ldrb	r2, [r3, #0]
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    26bc:	3308      	adds	r3, #8
    26be:	681b      	ldr	r3, [r3, #0]
    26c0:	f3c3 1303 	ubfx	r3, r3, #4, #4
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    26c4:	2a06      	cmp	r2, #6
    26c6:	d001      	beq.n	26cc <nrf52_errata_16+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    26c8:	2000      	movs	r0, #0
    26ca:	4770      	bx	lr
                switch(var2)
    26cc:	3b03      	subs	r3, #3
    26ce:	2b00      	cmp	r3, #0
    26d0:	d804      	bhi.n	26dc <nrf52_errata_16+0x24>
    26d2:	e8df f003 	tbb	[pc, r3]
    26d6:	01          	.byte	0x01
    26d7:	00          	.byte	0x00
            if (var1 == 0x06)
    26d8:	2001      	movs	r0, #1
    26da:	4770      	bx	lr
                        return false;
    26dc:	2000      	movs	r0, #0
    #endif
}
    26de:	4770      	bx	lr
    26e0:	f0000fe0 	.word	0xf0000fe0

000026e4 <nrf52_errata_31>:
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    26e4:	4b08      	ldr	r3, [pc, #32]	; (2708 <nrf52_errata_31+0x24>)
    26e6:	681b      	ldr	r3, [r3, #0]
    26e8:	f1b3 3fff 	cmp.w	r3, #4294967295
    26ec:	d005      	beq.n	26fa <nrf52_errata_31+0x16>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    26ee:	2b06      	cmp	r3, #6
    26f0:	d006      	beq.n	2700 <nrf52_errata_31+0x1c>
                        return true;
                }
            }
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    26f2:	2b0a      	cmp	r3, #10
    26f4:	d006      	beq.n	2704 <nrf52_errata_31+0x20>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    26f6:	2000      	movs	r0, #0
    26f8:	4770      	bx	lr
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    26fa:	4b04      	ldr	r3, [pc, #16]	; (270c <nrf52_errata_31+0x28>)
    26fc:	781b      	ldrb	r3, [r3, #0]
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    26fe:	e7f6      	b.n	26ee <nrf52_errata_31+0xa>
                        return true;
    2700:	2001      	movs	r0, #1
    2702:	4770      	bx	lr
                        return true;
    2704:	2001      	movs	r0, #1
    #endif
}
    2706:	4770      	bx	lr
    2708:	10000130 	.word	0x10000130
    270c:	f0000fe0 	.word	0xf0000fe0

00002710 <nrf52_errata_32>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2710:	4b09      	ldr	r3, [pc, #36]	; (2738 <nrf52_errata_32+0x28>)
    2712:	781a      	ldrb	r2, [r3, #0]
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2714:	3308      	adds	r3, #8
    2716:	681b      	ldr	r3, [r3, #0]
    2718:	f3c3 1303 	ubfx	r3, r3, #4, #4
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    271c:	2a06      	cmp	r2, #6
    271e:	d001      	beq.n	2724 <nrf52_errata_32+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    2720:	2000      	movs	r0, #0
    2722:	4770      	bx	lr
                switch(var2)
    2724:	3b03      	subs	r3, #3
    2726:	2b00      	cmp	r3, #0
    2728:	d804      	bhi.n	2734 <nrf52_errata_32+0x24>
    272a:	e8df f003 	tbb	[pc, r3]
    272e:	01          	.byte	0x01
    272f:	00          	.byte	0x00
            if (var1 == 0x06)
    2730:	2001      	movs	r0, #1
    2732:	4770      	bx	lr
                        return false;
    2734:	2000      	movs	r0, #0
    #endif
}
    2736:	4770      	bx	lr
    2738:	f0000fe0 	.word	0xf0000fe0

0000273c <nrf52_errata_36>:
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    273c:	4b08      	ldr	r3, [pc, #32]	; (2760 <nrf52_errata_36+0x24>)
    273e:	681b      	ldr	r3, [r3, #0]
    2740:	f1b3 3fff 	cmp.w	r3, #4294967295
    2744:	d005      	beq.n	2752 <nrf52_errata_36+0x16>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2746:	2b06      	cmp	r3, #6
    2748:	d006      	beq.n	2758 <nrf52_errata_36+0x1c>
                        return true;
                }
            }
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    274a:	2b0a      	cmp	r3, #10
    274c:	d006      	beq.n	275c <nrf52_errata_36+0x20>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    274e:	2000      	movs	r0, #0
    2750:	4770      	bx	lr
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2752:	4b04      	ldr	r3, [pc, #16]	; (2764 <nrf52_errata_36+0x28>)
    2754:	781b      	ldrb	r3, [r3, #0]
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2756:	e7f6      	b.n	2746 <nrf52_errata_36+0xa>
                        return true;
    2758:	2001      	movs	r0, #1
    275a:	4770      	bx	lr
                        return true;
    275c:	2001      	movs	r0, #1
    #endif
}
    275e:	4770      	bx	lr
    2760:	10000130 	.word	0x10000130
    2764:	f0000fe0 	.word	0xf0000fe0

00002768 <nrf52_errata_37>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2768:	4b09      	ldr	r3, [pc, #36]	; (2790 <nrf52_errata_37+0x28>)
    276a:	781a      	ldrb	r2, [r3, #0]
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    276c:	3308      	adds	r3, #8
    276e:	681b      	ldr	r3, [r3, #0]
    2770:	f3c3 1303 	ubfx	r3, r3, #4, #4
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2774:	2a06      	cmp	r2, #6
    2776:	d001      	beq.n	277c <nrf52_errata_37+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    2778:	2000      	movs	r0, #0
    277a:	4770      	bx	lr
                switch(var2)
    277c:	3b03      	subs	r3, #3
    277e:	2b00      	cmp	r3, #0
    2780:	d804      	bhi.n	278c <nrf52_errata_37+0x24>
    2782:	e8df f003 	tbb	[pc, r3]
    2786:	01          	.byte	0x01
    2787:	00          	.byte	0x00
            if (var1 == 0x06)
    2788:	2001      	movs	r0, #1
    278a:	4770      	bx	lr
                        return false;
    278c:	2000      	movs	r0, #0
    #endif
}
    278e:	4770      	bx	lr
    2790:	f0000fe0 	.word	0xf0000fe0

00002794 <nrf52_errata_57>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2794:	4b09      	ldr	r3, [pc, #36]	; (27bc <nrf52_errata_57+0x28>)
    2796:	781a      	ldrb	r2, [r3, #0]
            uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2798:	3308      	adds	r3, #8
    279a:	681b      	ldr	r3, [r3, #0]
    279c:	f3c3 1303 	ubfx	r3, r3, #4, #4
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    27a0:	2a06      	cmp	r2, #6
    27a2:	d001      	beq.n	27a8 <nrf52_errata_57+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    27a4:	2000      	movs	r0, #0
    27a6:	4770      	bx	lr
                switch(var2)
    27a8:	3b03      	subs	r3, #3
    27aa:	2b00      	cmp	r3, #0
    27ac:	d804      	bhi.n	27b8 <nrf52_errata_57+0x24>
    27ae:	e8df f003 	tbb	[pc, r3]
    27b2:	01          	.byte	0x01
    27b3:	00          	.byte	0x00
            if (var1 == 0x06)
    27b4:	2001      	movs	r0, #1
    27b6:	4770      	bx	lr
                        return false;
    27b8:	2000      	movs	r0, #0
    #endif
}
    27ba:	4770      	bx	lr
    27bc:	f0000fe0 	.word	0xf0000fe0

000027c0 <nrf52_errata_66>:
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    27c0:	4b0f      	ldr	r3, [pc, #60]	; (2800 <nrf52_errata_66+0x40>)
    27c2:	681a      	ldr	r2, [r3, #0]
    27c4:	f1b2 3fff 	cmp.w	r2, #4294967295
    27c8:	d007      	beq.n	27da <nrf52_errata_66+0x1a>
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
            }
            else
            {
                var1 = *(uint32_t *)0x10000130ul;
                var2 = *(uint32_t *)0x10000134ul;
    27ca:	4b0e      	ldr	r3, [pc, #56]	; (2804 <nrf52_errata_66+0x44>)
    27cc:	681b      	ldr	r3, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    27ce:	2a06      	cmp	r2, #6
    27d0:	d00a      	beq.n	27e8 <nrf52_errata_66+0x28>
                        return true;
                }
            }
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    27d2:	2a0a      	cmp	r2, #10
    27d4:	d012      	beq.n	27fc <nrf52_errata_66+0x3c>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    27d6:	2000      	movs	r0, #0
    27d8:	4770      	bx	lr
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    27da:	4b0b      	ldr	r3, [pc, #44]	; (2808 <nrf52_errata_66+0x48>)
    27dc:	781a      	ldrb	r2, [r3, #0]
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    27de:	3308      	adds	r3, #8
    27e0:	681b      	ldr	r3, [r3, #0]
    27e2:	f3c3 1303 	ubfx	r3, r3, #4, #4
    27e6:	e7f2      	b.n	27ce <nrf52_errata_66+0xe>
                switch(var2)
    27e8:	3b03      	subs	r3, #3
    27ea:	2b01      	cmp	r3, #1
    27ec:	d804      	bhi.n	27f8 <nrf52_errata_66+0x38>
    27ee:	e8df f003 	tbb	[pc, r3]
    27f2:	0101      	.short	0x0101
            if (var1 == 0x06)
    27f4:	2000      	movs	r0, #0
    27f6:	4770      	bx	lr
                        return true;
    27f8:	2001      	movs	r0, #1
    27fa:	4770      	bx	lr
                        return true;
    27fc:	2001      	movs	r0, #1
    #endif
}
    27fe:	4770      	bx	lr
    2800:	10000130 	.word	0x10000130
    2804:	10000134 	.word	0x10000134
    2808:	f0000fe0 	.word	0xf0000fe0

0000280c <nrf52_errata_108>:
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    280c:	4b06      	ldr	r3, [pc, #24]	; (2828 <nrf52_errata_108+0x1c>)
    280e:	681b      	ldr	r3, [r3, #0]
    2810:	f1b3 3fff 	cmp.w	r3, #4294967295
    2814:	d003      	beq.n	281e <nrf52_errata_108+0x12>
                var2 = *(uint32_t *)0x10000134ul;
            }
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2816:	2b06      	cmp	r3, #6
    2818:	d004      	beq.n	2824 <nrf52_errata_108+0x18>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    281a:	2000      	movs	r0, #0
    281c:	4770      	bx	lr
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    281e:	4b03      	ldr	r3, [pc, #12]	; (282c <nrf52_errata_108+0x20>)
    2820:	781b      	ldrb	r3, [r3, #0]
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    2822:	e7f8      	b.n	2816 <nrf52_errata_108+0xa>
                        return true;
    2824:	2001      	movs	r0, #1
    #endif
}
    2826:	4770      	bx	lr
    2828:	10000130 	.word	0x10000130
    282c:	f0000fe0 	.word	0xf0000fe0

00002830 <nrf52_errata_136>:
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1;
            uint32_t var2;

            if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    2830:	4b08      	ldr	r3, [pc, #32]	; (2854 <nrf52_errata_136+0x24>)
    2832:	681b      	ldr	r3, [r3, #0]
    2834:	f1b3 3fff 	cmp.w	r3, #4294967295
    2838:	d005      	beq.n	2846 <nrf52_errata_136+0x16>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    283a:	2b06      	cmp	r3, #6
    283c:	d006      	beq.n	284c <nrf52_errata_136+0x1c>
                        return true;
                }
            }
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    283e:	2b0a      	cmp	r3, #10
    2840:	d006      	beq.n	2850 <nrf52_errata_136+0x20>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    2842:	2000      	movs	r0, #0
    2844:	4770      	bx	lr
                var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    2846:	4b04      	ldr	r3, [pc, #16]	; (2858 <nrf52_errata_136+0x28>)
    2848:	781b      	ldrb	r3, [r3, #0]
                var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    284a:	e7f6      	b.n	283a <nrf52_errata_136+0xa>
                        return true;
    284c:	2001      	movs	r0, #1
    284e:	4770      	bx	lr
                        return true;
    2850:	2001      	movs	r0, #1
    #endif
}
    2852:	4770      	bx	lr
    2854:	10000130 	.word	0x10000130
    2858:	f0000fe0 	.word	0xf0000fe0

0000285c <nrf52_errata_182>:
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    285c:	4b08      	ldr	r3, [pc, #32]	; (2880 <nrf52_errata_182+0x24>)
    285e:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2860:	4a08      	ldr	r2, [pc, #32]	; (2884 <nrf52_errata_182+0x28>)
    2862:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    2864:	2b06      	cmp	r3, #6
    2866:	d001      	beq.n	286c <nrf52_errata_182+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    2868:	2000      	movs	r0, #0
    286a:	4770      	bx	lr
                switch(var2)
    286c:	2a05      	cmp	r2, #5
    286e:	d803      	bhi.n	2878 <nrf52_errata_182+0x1c>
    2870:	2a03      	cmp	r2, #3
    2872:	d303      	bcc.n	287c <nrf52_errata_182+0x20>
    2874:	2000      	movs	r0, #0
    2876:	4770      	bx	lr
                        return true;
    2878:	2001      	movs	r0, #1
    287a:	4770      	bx	lr
                        return true;
    287c:	2001      	movs	r0, #1
    #endif
}
    287e:	4770      	bx	lr
    2880:	10000130 	.word	0x10000130
    2884:	10000134 	.word	0x10000134

00002888 <nrf52_errata_217>:
        return false;
    #else
        #if defined (NRF52805_XXAA) || defined (DEVELOP_IN_NRF52805)\
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2888:	4b06      	ldr	r3, [pc, #24]	; (28a4 <nrf52_errata_217+0x1c>)
    288a:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    288c:	4a06      	ldr	r2, [pc, #24]	; (28a8 <nrf52_errata_217+0x20>)
    288e:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    2890:	2b0a      	cmp	r3, #10
    2892:	d001      	beq.n	2898 <nrf52_errata_217+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    2894:	2000      	movs	r0, #0
    2896:	4770      	bx	lr
                switch(var2)
    2898:	2a01      	cmp	r2, #1
    289a:	d001      	beq.n	28a0 <nrf52_errata_217+0x18>
                        return false;
    289c:	2000      	movs	r0, #0
    289e:	4770      	bx	lr
                        return true;
    28a0:	2001      	movs	r0, #1
    #endif
}
    28a2:	4770      	bx	lr
    28a4:	10000130 	.word	0x10000130
    28a8:	10000134 	.word	0x10000134

000028ac <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    28ac:	4b0c      	ldr	r3, [pc, #48]	; (28e0 <nrf52_configuration_249+0x34>)
    28ae:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    28b0:	4a0c      	ldr	r2, [pc, #48]	; (28e4 <nrf52_configuration_249+0x38>)
    28b2:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)
            if (var1 == 0x06)
    28b4:	2b06      	cmp	r3, #6
    28b6:	d003      	beq.n	28c0 <nrf52_configuration_249+0x14>
                        return true;
                }
            }
        #endif
        #if defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)
            if (var1 == 0x0A)
    28b8:	2b0a      	cmp	r3, #10
    28ba:	d007      	beq.n	28cc <nrf52_configuration_249+0x20>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    28bc:	2000      	movs	r0, #0
    28be:	4770      	bx	lr
                switch(var2)
    28c0:	2a06      	cmp	r2, #6
    28c2:	d807      	bhi.n	28d4 <nrf52_configuration_249+0x28>
    28c4:	2a03      	cmp	r2, #3
    28c6:	d307      	bcc.n	28d8 <nrf52_configuration_249+0x2c>
    28c8:	2000      	movs	r0, #0
    28ca:	4770      	bx	lr
                switch(var2)
    28cc:	2a01      	cmp	r2, #1
    28ce:	d805      	bhi.n	28dc <nrf52_configuration_249+0x30>
    28d0:	2000      	movs	r0, #0
    28d2:	4770      	bx	lr
                        return true;
    28d4:	2001      	movs	r0, #1
    28d6:	4770      	bx	lr
                        return true;
    28d8:	2001      	movs	r0, #1
    28da:	4770      	bx	lr
                        return true;
    28dc:	2001      	movs	r0, #1
    #endif
}
    28de:	4770      	bx	lr
    28e0:	10000130 	.word	0x10000130
    28e4:	10000134 	.word	0x10000134

000028e8 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    28e8:	4b02      	ldr	r3, [pc, #8]	; (28f4 <nvmc_wait+0xc>)
    28ea:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    28ee:	2b00      	cmp	r3, #0
    28f0:	d0fa      	beq.n	28e8 <nvmc_wait>
}
    28f2:	4770      	bx	lr
    28f4:	4001e000 	.word	0x4001e000

000028f8 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    28f8:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    28fa:	4b03      	ldr	r3, [pc, #12]	; (2908 <nvmc_config+0x10>)
    28fc:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    2900:	f7ff fff2 	bl	28e8 <nvmc_wait>
}
    2904:	bd08      	pop	{r3, pc}
    2906:	bf00      	nop
    2908:	4001e000 	.word	0x4001e000

0000290c <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    290c:	4b01      	ldr	r3, [pc, #4]	; (2914 <SystemCoreClockUpdate+0x8>)
    290e:	4a02      	ldr	r2, [pc, #8]	; (2918 <SystemCoreClockUpdate+0xc>)
    2910:	601a      	str	r2, [r3, #0]
}
    2912:	4770      	bx	lr
    2914:	2000001c 	.word	0x2000001c
    2918:	03d09000 	.word	0x03d09000

0000291c <SystemInit>:

void SystemInit(void)
{
    291c:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_12_ENABLE_WORKAROUND
        /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_12()){
    291e:	f7ff feb9 	bl	2694 <nrf52_errata_12>
    2922:	b128      	cbz	r0, 2930 <SystemInit+0x14>
            *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    2924:	4b89      	ldr	r3, [pc, #548]	; (2b4c <SystemInit+0x230>)
    2926:	681b      	ldr	r3, [r3, #0]
    2928:	f3c3 2304 	ubfx	r3, r3, #8, #5
    292c:	4a88      	ldr	r2, [pc, #544]	; (2b50 <SystemInit+0x234>)
    292e:	6013      	str	r3, [r2, #0]
    #endif

    #if NRF52_ERRATA_16_ENABLE_WORKAROUND
        /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_16()){
    2930:	f7ff fec2 	bl	26b8 <nrf52_errata_16>
    2934:	b110      	cbz	r0, 293c <SystemInit+0x20>
            *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    2936:	4b87      	ldr	r3, [pc, #540]	; (2b54 <SystemInit+0x238>)
    2938:	4a87      	ldr	r2, [pc, #540]	; (2b58 <SystemInit+0x23c>)
    293a:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_31_ENABLE_WORKAROUND
        /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_31()){
    293c:	f7ff fed2 	bl	26e4 <nrf52_errata_31>
    2940:	b128      	cbz	r0, 294e <SystemInit+0x32>
            *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    2942:	4b86      	ldr	r3, [pc, #536]	; (2b5c <SystemInit+0x240>)
    2944:	681b      	ldr	r3, [r3, #0]
    2946:	f3c3 3342 	ubfx	r3, r3, #13, #3
    294a:	4a85      	ldr	r2, [pc, #532]	; (2b60 <SystemInit+0x244>)
    294c:	6013      	str	r3, [r2, #0]
    #endif

    #if NRF52_ERRATA_32_ENABLE_WORKAROUND
        /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp */
        if (nrf52_errata_32()){
    294e:	f7ff fedf 	bl	2710 <nrf52_errata_32>
    2952:	b120      	cbz	r0, 295e <SystemInit+0x42>
            CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    2954:	4a83      	ldr	r2, [pc, #524]	; (2b64 <SystemInit+0x248>)
    2956:	68d3      	ldr	r3, [r2, #12]
    2958:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    295c:	60d3      	str	r3, [r2, #12]
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    295e:	f7ff feed 	bl	273c <nrf52_errata_36>
    2962:	b140      	cbz	r0, 2976 <SystemInit+0x5a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2964:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2968:	2200      	movs	r2, #0
    296a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    296e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2972:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_37_ENABLE_WORKAROUND
        /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_37()){
    2976:	f7ff fef7 	bl	2768 <nrf52_errata_37>
    297a:	b110      	cbz	r0, 2982 <SystemInit+0x66>
            *(volatile uint32_t *)0x400005A0 = 0x3;
    297c:	4b7a      	ldr	r3, [pc, #488]	; (2b68 <SystemInit+0x24c>)
    297e:	2203      	movs	r2, #3
    2980:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_57_ENABLE_WORKAROUND
        /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_57()){
    2982:	f7ff ff07 	bl	2794 <nrf52_errata_57>
    2986:	b158      	cbz	r0, 29a0 <SystemInit+0x84>
            *(volatile uint32_t *)0x40005610 = 0x00000005;
    2988:	4b78      	ldr	r3, [pc, #480]	; (2b6c <SystemInit+0x250>)
    298a:	2205      	movs	r2, #5
    298c:	601a      	str	r2, [r3, #0]
            *(volatile uint32_t *)0x40005688 = 0x00000001;
    298e:	3378      	adds	r3, #120	; 0x78
    2990:	2201      	movs	r2, #1
    2992:	601a      	str	r2, [r3, #0]
            *(volatile uint32_t *)0x40005618 = 0x00000000;
    2994:	3b70      	subs	r3, #112	; 0x70
    2996:	2200      	movs	r2, #0
    2998:	601a      	str	r2, [r3, #0]
            *(volatile uint32_t *)0x40005614 = 0x0000003F;
    299a:	3b04      	subs	r3, #4
    299c:	223f      	movs	r2, #63	; 0x3f
    299e:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    29a0:	f7ff ff0e 	bl	27c0 <nrf52_errata_66>
    29a4:	2800      	cmp	r0, #0
    29a6:	d046      	beq.n	2a36 <SystemInit+0x11a>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    29a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    29ac:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    29b0:	4b6f      	ldr	r3, [pc, #444]	; (2b70 <SystemInit+0x254>)
    29b2:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    29b6:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    29ba:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    29be:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    29c2:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    29c6:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    29ca:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    29ce:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    29d2:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    29d6:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    29da:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    29de:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    29e2:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    29e6:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    29ea:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    29ee:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    29f2:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    29f6:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    29fa:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    29fe:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2a02:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2a06:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2a0a:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2a0e:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2a12:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2a16:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2a1a:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    2a1e:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2a22:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2a26:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2a2a:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2a2e:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2a32:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_108_ENABLE_WORKAROUND
        /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_108()){
    2a36:	f7ff fee9 	bl	280c <nrf52_errata_108>
    2a3a:	b128      	cbz	r0, 2a48 <SystemInit+0x12c>
            *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    2a3c:	4b4d      	ldr	r3, [pc, #308]	; (2b74 <SystemInit+0x258>)
    2a3e:	681b      	ldr	r3, [r3, #0]
    2a40:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    2a44:	4a4c      	ldr	r2, [pc, #304]	; (2b78 <SystemInit+0x25c>)
    2a46:	6013      	str	r3, [r2, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2a48:	f7ff fef2 	bl	2830 <nrf52_errata_136>
    2a4c:	b160      	cbz	r0, 2a68 <SystemInit+0x14c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2a4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a52:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2a56:	f013 0f01 	tst.w	r3, #1
    2a5a:	d005      	beq.n	2a68 <SystemInit+0x14c>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2a5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a60:	f06f 0201 	mvn.w	r2, #1
    2a64:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    #endif

    #if NRF52_ERRATA_182_ENABLE_WORKAROUND
        /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_182()){
    2a68:	f7ff fef8 	bl	285c <nrf52_errata_182>
    2a6c:	b120      	cbz	r0, 2a78 <SystemInit+0x15c>
            *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    2a6e:	4a43      	ldr	r2, [pc, #268]	; (2b7c <SystemInit+0x260>)
    2a70:	6813      	ldr	r3, [r2, #0]
    2a72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2a76:	6013      	str	r3, [r2, #0]
    #endif

    #if NRF52_ERRATA_217_ENABLE_WORKAROUND
        /* Workaround for Errata 217 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_217()){
    2a78:	f7ff ff06 	bl	2888 <nrf52_errata_217>
    2a7c:	b120      	cbz	r0, 2a88 <SystemInit+0x16c>
            *(volatile uint32_t *)0x40000EE4ul |= 0x0000000Ful;
    2a7e:	4a3e      	ldr	r2, [pc, #248]	; (2b78 <SystemInit+0x25c>)
    2a80:	6813      	ldr	r3, [r2, #0]
    2a82:	f043 030f 	orr.w	r3, r3, #15
    2a86:	6013      	str	r3, [r2, #0]
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2a88:	f7ff ff10 	bl	28ac <nrf52_configuration_249>
    2a8c:	b138      	cbz	r0, 2a9e <SystemInit+0x182>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2a8e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2a92:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2a96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a9a:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558
    #endif

    nrf52_handle_approtect();

    #if NRF52_CONFIGURATION_249_ENABLE && (defined(NRF52805_XXAA) || defined(NRF52810_XXAA) || defined(NRF52811_XXAA))
        if (nrf52_configuration_249() && (NRF_UICR->NRFMDK[0] == 0xFFFFFFFF || NRF_UICR->NRFMDK[1] == 0xFFFFFFFF))
    2a9e:	f7ff ff05 	bl	28ac <nrf52_configuration_249>
    2aa2:	b168      	cbz	r0, 2ac0 <SystemInit+0x1a4>
    2aa4:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2aa8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    2aac:	f1b3 3fff 	cmp.w	r3, #4294967295
    2ab0:	d01a      	beq.n	2ae8 <SystemInit+0x1cc>
    2ab2:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2ab6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2aba:	f1b3 3fff 	cmp.w	r3, #4294967295
    2abe:	d013      	beq.n	2ae8 <SystemInit+0x1cc>

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2ac0:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2ac4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2ac8:	2b00      	cmp	r3, #0
    2aca:	db1f      	blt.n	2b0c <SystemInit+0x1f0>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2acc:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2ad0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2ad4:	2b00      	cmp	r3, #0
    2ad6:	db19      	blt.n	2b0c <SystemInit+0x1f0>

    /* When developing for nRF52810 on an nRF52832, or nRF52811 on an nRF52840,
        make sure NFC pins are mapped as GPIO. */
    #if    defined (DEVELOP_IN_NRF52832) && defined(NRF52810_XXAA) \
        || defined (DEVELOP_IN_NRF52840) && defined(NRF52811_XXAA)
        if ((*((uint32_t *)0x1000120C) & (1 << 0)) != 0){
    2ad8:	4b29      	ldr	r3, [pc, #164]	; (2b80 <SystemInit+0x264>)
    2ada:	681b      	ldr	r3, [r3, #0]
    2adc:	f013 0f01 	tst.w	r3, #1
    2ae0:	d127      	bne.n	2b32 <SystemInit+0x216>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    2ae2:	f7ff ff13 	bl	290c <SystemCoreClockUpdate>
}
    2ae6:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    2ae8:	2001      	movs	r0, #1
    2aea:	f7ff ff05 	bl	28f8 <nvmc_config>
            NRF_UICR->NRFMDK[0] = 0;
    2aee:	f04f 2510 	mov.w	r5, #268439552	; 0x10001000
    2af2:	2400      	movs	r4, #0
    2af4:	f8c5 4100 	str.w	r4, [r5, #256]	; 0x100
            nvmc_wait();
    2af8:	f7ff fef6 	bl	28e8 <nvmc_wait>
            NRF_UICR->NRFMDK[1] = 0;
    2afc:	f8c5 4104 	str.w	r4, [r5, #260]	; 0x104
            nvmc_wait();
    2b00:	f7ff fef2 	bl	28e8 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    2b04:	4620      	mov	r0, r4
    2b06:	f7ff fef7 	bl	28f8 <nvmc_config>
    2b0a:	e7d9      	b.n	2ac0 <SystemInit+0x1a4>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    2b0c:	2001      	movs	r0, #1
    2b0e:	f7ff fef3 	bl	28f8 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2b12:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    2b16:	2515      	movs	r5, #21
    2b18:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    2b1c:	f7ff fee4 	bl	28e8 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2b20:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    2b24:	f7ff fee0 	bl	28e8 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    2b28:	2000      	movs	r0, #0
    2b2a:	f7ff fee5 	bl	28f8 <nvmc_config>
            NVIC_SystemReset();
    2b2e:	f7ff fd9f 	bl	2670 <__NVIC_SystemReset>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    2b32:	2001      	movs	r0, #1
    2b34:	f7ff fee0 	bl	28f8 <nvmc_config>
            *((uint32_t *)0x1000120C) = 0;
    2b38:	2400      	movs	r4, #0
    2b3a:	4b11      	ldr	r3, [pc, #68]	; (2b80 <SystemInit+0x264>)
    2b3c:	601c      	str	r4, [r3, #0]
            nvmc_wait();
    2b3e:	f7ff fed3 	bl	28e8 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    2b42:	4620      	mov	r0, r4
    2b44:	f7ff fed8 	bl	28f8 <nvmc_config>
            NVIC_SystemReset();
    2b48:	f7ff fd92 	bl	2670 <__NVIC_SystemReset>
    2b4c:	10000324 	.word	0x10000324
    2b50:	40013540 	.word	0x40013540
    2b54:	4007c074 	.word	0x4007c074
    2b58:	baadf00d 	.word	0xbaadf00d
    2b5c:	10000244 	.word	0x10000244
    2b60:	4000053c 	.word	0x4000053c
    2b64:	e000edf0 	.word	0xe000edf0
    2b68:	400005a0 	.word	0x400005a0
    2b6c:	40005610 	.word	0x40005610
    2b70:	4000c000 	.word	0x4000c000
    2b74:	10000258 	.word	0x10000258
    2b78:	40000ee4 	.word	0x40000ee4
    2b7c:	4000173c 	.word	0x4000173c
    2b80:	1000120c 	.word	0x1000120c

00002b84 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2b84:	b430      	push	{r4, r5}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    2b86:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2b88:	fab4 f384 	clz	r3, r4
        if (idx < 0) {
    2b8c:	f1d3 031f 	rsbs	r3, r3, #31
    2b90:	d415      	bmi.n	2bbe <nrfx_flag32_alloc+0x3a>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2b92:	2201      	movs	r2, #1
    2b94:	409a      	lsls	r2, r3
    2b96:	ea24 0202 	bic.w	r2, r4, r2
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2b9a:	f3bf 8f5b 	dmb	ish
    2b9e:	e850 5f00 	ldrex	r5, [r0]
    2ba2:	42a5      	cmp	r5, r4
    2ba4:	d104      	bne.n	2bb0 <nrfx_flag32_alloc+0x2c>
    2ba6:	e840 2c00 	strex	ip, r2, [r0]
    2baa:	f1bc 0f00 	cmp.w	ip, #0
    2bae:	d1f6      	bne.n	2b9e <nrfx_flag32_alloc+0x1a>
    2bb0:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2bb4:	d1e7      	bne.n	2b86 <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    2bb6:	700b      	strb	r3, [r1, #0]

    return NRFX_SUCCESS;
    2bb8:	4802      	ldr	r0, [pc, #8]	; (2bc4 <nrfx_flag32_alloc+0x40>)
}
    2bba:	bc30      	pop	{r4, r5}
    2bbc:	4770      	bx	lr
            return NRFX_ERROR_NO_MEM;
    2bbe:	4802      	ldr	r0, [pc, #8]	; (2bc8 <nrfx_flag32_alloc+0x44>)
    2bc0:	e7fb      	b.n	2bba <nrfx_flag32_alloc+0x36>
    2bc2:	bf00      	nop
    2bc4:	0bad0000 	.word	0x0bad0000
    2bc8:	0bad0002 	.word	0x0bad0002

00002bcc <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    2bcc:	b410      	push	{r4}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2bce:	6803      	ldr	r3, [r0, #0]
    2bd0:	460c      	mov	r4, r1
    2bd2:	fa23 f101 	lsr.w	r1, r3, r1
    2bd6:	f011 0f01 	tst.w	r1, #1
    2bda:	d114      	bne.n	2c06 <nrfx_flag32_free+0x3a>
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    2bdc:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2bde:	2301      	movs	r3, #1
    2be0:	40a3      	lsls	r3, r4
    2be2:	4313      	orrs	r3, r2
    2be4:	f3bf 8f5b 	dmb	ish
    2be8:	e850 1f00 	ldrex	r1, [r0]
    2bec:	4291      	cmp	r1, r2
    2bee:	d104      	bne.n	2bfa <nrfx_flag32_free+0x2e>
    2bf0:	e840 3c00 	strex	ip, r3, [r0]
    2bf4:	f1bc 0f00 	cmp.w	ip, #0
    2bf8:	d1f6      	bne.n	2be8 <nrfx_flag32_free+0x1c>
    2bfa:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2bfe:	d1ed      	bne.n	2bdc <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    2c00:	4802      	ldr	r0, [pc, #8]	; (2c0c <nrfx_flag32_free+0x40>)
}
    2c02:	bc10      	pop	{r4}
    2c04:	4770      	bx	lr
        return NRFX_ERROR_INVALID_PARAM;
    2c06:	4802      	ldr	r0, [pc, #8]	; (2c10 <nrfx_flag32_free+0x44>)
    2c08:	e7fb      	b.n	2c02 <nrfx_flag32_free+0x36>
    2c0a:	bf00      	nop
    2c0c:	0bad0000 	.word	0x0bad0000
    2c10:	0bad0004 	.word	0x0bad0004

00002c14 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2c14:	4b06      	ldr	r3, [pc, #24]	; (2c30 <nrfx_clock_init+0x1c>)
    2c16:	791b      	ldrb	r3, [r3, #4]
    2c18:	b93b      	cbnz	r3, 2c2a <nrfx_clock_init+0x16>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    2c1a:	4b05      	ldr	r3, [pc, #20]	; (2c30 <nrfx_clock_init+0x1c>)
    2c1c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2c1e:	2201      	movs	r2, #1
    2c20:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    2c22:	2200      	movs	r2, #0
    2c24:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2c26:	4803      	ldr	r0, [pc, #12]	; (2c34 <nrfx_clock_init+0x20>)
    2c28:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2c2a:	4803      	ldr	r0, [pc, #12]	; (2c38 <nrfx_clock_init+0x24>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2c2c:	4770      	bx	lr
    2c2e:	bf00      	nop
    2c30:	200002cc 	.word	0x200002cc
    2c34:	0bad0000 	.word	0x0bad0000
    2c38:	0bad000c 	.word	0x0bad000c

00002c3c <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2c3c:	b110      	cbz	r0, 2c44 <nrfx_clock_start+0x8>
    2c3e:	2801      	cmp	r0, #1
    2c40:	d025      	beq.n	2c8e <nrfx_clock_start+0x52>
    2c42:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2c44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2c48:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2c4c:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2c50:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    2c54:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    2c58:	d111      	bne.n	2c7e <nrfx_clock_start+0x42>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2c5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c5e:	2200      	movs	r2, #0
    2c60:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c64:	4b0f      	ldr	r3, [pc, #60]	; (2ca4 <nrfx_clock_start+0x68>)
    2c66:	2200      	movs	r2, #0
    2c68:	601a      	str	r2, [r3, #0]
    2c6a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2c6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c70:	2202      	movs	r2, #2
    2c72:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c76:	3308      	adds	r3, #8
    2c78:	2201      	movs	r2, #1
    2c7a:	601a      	str	r2, [r3, #0]
}
    2c7c:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    2c7e:	2b01      	cmp	r3, #1
    2c80:	d1eb      	bne.n	2c5a <nrfx_clock_start+0x1e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2c82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c86:	2201      	movs	r2, #1
    2c88:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    2c8c:	e7ea      	b.n	2c64 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c8e:	4b06      	ldr	r3, [pc, #24]	; (2ca8 <nrfx_clock_start+0x6c>)
    2c90:	2200      	movs	r2, #0
    2c92:	601a      	str	r2, [r3, #0]
    2c94:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2c96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c9a:	2201      	movs	r2, #1
    2c9c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ca0:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    2ca2:	4770      	bx	lr
    2ca4:	40000104 	.word	0x40000104
    2ca8:	40000100 	.word	0x40000100

00002cac <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    2cac:	b530      	push	{r4, r5, lr}
    2cae:	b083      	sub	sp, #12
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2cb0:	4604      	mov	r4, r0
    2cb2:	b118      	cbz	r0, 2cbc <nrfx_clock_stop+0x10>
    2cb4:	2801      	cmp	r0, #1
    2cb6:	d013      	beq.n	2ce0 <nrfx_clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2cb8:	b003      	add	sp, #12
    2cba:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    2cbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cc0:	2202      	movs	r2, #2
    2cc2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cc6:	f503 7382 	add.w	r3, r3, #260	; 0x104
    2cca:	2200      	movs	r2, #0
    2ccc:	601a      	str	r2, [r3, #0]
    2cce:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2cd0:	4b39      	ldr	r3, [pc, #228]	; (2db8 <nrfx_clock_stop+0x10c>)
    2cd2:	2201      	movs	r2, #1
    2cd4:	601a      	str	r2, [r3, #0]
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    2cd6:	2c01      	cmp	r4, #1
    2cd8:	d00f      	beq.n	2cfa <nrfx_clock_stop+0x4e>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2cda:	f242 7510 	movw	r5, #10000	; 0x2710
    2cde:	e052      	b.n	2d86 <nrfx_clock_stop+0xda>
    p_reg->INTENCLR = mask;
    2ce0:	2301      	movs	r3, #1
    2ce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2ce6:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cea:	f502 7280 	add.w	r2, r2, #256	; 0x100
    2cee:	2100      	movs	r1, #0
    2cf0:	6011      	str	r1, [r2, #0]
    2cf2:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2cf4:	4a31      	ldr	r2, [pc, #196]	; (2dbc <nrfx_clock_stop+0x110>)
    2cf6:	6013      	str	r3, [r2, #0]
}
    2cf8:	e7ed      	b.n	2cd6 <nrfx_clock_stop+0x2a>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    2cfa:	2301      	movs	r3, #1
    2cfc:	f88d 3007 	strb.w	r3, [sp, #7]
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    2d00:	f242 7510 	movw	r5, #10000	; 0x2710
    2d04:	e018      	b.n	2d38 <nrfx_clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d0a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2d0e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    2d12:	f8cd 3007 	str.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d16:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    2d1a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2d1e:	d120      	bne.n	2d62 <nrfx_clock_stop+0xb6>
    return false;
    2d20:	2300      	movs	r3, #0
    2d22:	2b00      	cmp	r3, #0
    2d24:	d042      	beq.n	2dac <nrfx_clock_stop+0x100>
    2d26:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2d2a:	2b01      	cmp	r3, #1
    2d2c:	d13e      	bne.n	2dac <nrfx_clock_stop+0x100>
    2d2e:	2001      	movs	r0, #1
    2d30:	f002 fc01 	bl	5536 <nrfx_busy_wait>
    2d34:	3d01      	subs	r5, #1
    2d36:	d039      	beq.n	2dac <nrfx_clock_stop+0x100>
    switch (domain)
    2d38:	2c00      	cmp	r4, #0
    2d3a:	d0e4      	beq.n	2d06 <nrfx_clock_stop+0x5a>
    2d3c:	2c01      	cmp	r4, #1
    2d3e:	d001      	beq.n	2d44 <nrfx_clock_stop+0x98>
    2d40:	2300      	movs	r3, #0
    2d42:	e7ee      	b.n	2d22 <nrfx_clock_stop+0x76>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2d44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d48:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    2d4c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    2d50:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2d54:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    2d58:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2d5c:	d103      	bne.n	2d66 <nrfx_clock_stop+0xba>
    return false;
    2d5e:	2300      	movs	r3, #0
    2d60:	e7df      	b.n	2d22 <nrfx_clock_stop+0x76>
                return true;
    2d62:	2301      	movs	r3, #1
    2d64:	e7dd      	b.n	2d22 <nrfx_clock_stop+0x76>
                return true;
    2d66:	2301      	movs	r3, #1
    2d68:	e7db      	b.n	2d22 <nrfx_clock_stop+0x76>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d6e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    2d72:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2d76:	d115      	bne.n	2da4 <nrfx_clock_stop+0xf8>
    return false;
    2d78:	2300      	movs	r3, #0
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2d7a:	b1bb      	cbz	r3, 2dac <nrfx_clock_stop+0x100>
    2d7c:	2001      	movs	r0, #1
    2d7e:	f002 fbda 	bl	5536 <nrfx_busy_wait>
    2d82:	3d01      	subs	r5, #1
    2d84:	d012      	beq.n	2dac <nrfx_clock_stop+0x100>
    switch (domain)
    2d86:	2c00      	cmp	r4, #0
    2d88:	d0ef      	beq.n	2d6a <nrfx_clock_stop+0xbe>
    2d8a:	2c01      	cmp	r4, #1
    2d8c:	d001      	beq.n	2d92 <nrfx_clock_stop+0xe6>
    2d8e:	2300      	movs	r3, #0
    2d90:	e7f3      	b.n	2d7a <nrfx_clock_stop+0xce>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2d92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d96:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    2d9a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2d9e:	d103      	bne.n	2da8 <nrfx_clock_stop+0xfc>
    return false;
    2da0:	2300      	movs	r3, #0
    2da2:	e7ea      	b.n	2d7a <nrfx_clock_stop+0xce>
                return true;
    2da4:	2301      	movs	r3, #1
    2da6:	e7e8      	b.n	2d7a <nrfx_clock_stop+0xce>
                return true;
    2da8:	2301      	movs	r3, #1
    2daa:	e7e6      	b.n	2d7a <nrfx_clock_stop+0xce>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    2dac:	2c01      	cmp	r4, #1
    2dae:	d183      	bne.n	2cb8 <nrfx_clock_stop+0xc>
            m_clock_cb.hfclk_started = false;
    2db0:	4b03      	ldr	r3, [pc, #12]	; (2dc0 <nrfx_clock_stop+0x114>)
    2db2:	2200      	movs	r2, #0
    2db4:	715a      	strb	r2, [r3, #5]
    2db6:	e77f      	b.n	2cb8 <nrfx_clock_stop+0xc>
    2db8:	4000000c 	.word	0x4000000c
    2dbc:	40000004 	.word	0x40000004
    2dc0:	200002cc 	.word	0x200002cc

00002dc4 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2dc4:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2dc6:	4b1b      	ldr	r3, [pc, #108]	; (2e34 <nrfx_power_clock_irq_handler+0x70>)
    2dc8:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2dca:	b183      	cbz	r3, 2dee <nrfx_power_clock_irq_handler+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2dcc:	4b19      	ldr	r3, [pc, #100]	; (2e34 <nrfx_power_clock_irq_handler+0x70>)
    2dce:	2200      	movs	r2, #0
    2dd0:	601a      	str	r2, [r3, #0]
    2dd2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    2dd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2dd8:	2201      	movs	r2, #1
    2dda:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2dde:	4b16      	ldr	r3, [pc, #88]	; (2e38 <nrfx_power_clock_irq_handler+0x74>)
    2de0:	795b      	ldrb	r3, [r3, #5]
    2de2:	b923      	cbnz	r3, 2dee <nrfx_power_clock_irq_handler+0x2a>
        {
            m_clock_cb.hfclk_started = true;
    2de4:	4b14      	ldr	r3, [pc, #80]	; (2e38 <nrfx_power_clock_irq_handler+0x74>)
    2de6:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2de8:	681b      	ldr	r3, [r3, #0]
    2dea:	2000      	movs	r0, #0
    2dec:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2dee:	4b13      	ldr	r3, [pc, #76]	; (2e3c <nrfx_power_clock_irq_handler+0x78>)
    2df0:	681b      	ldr	r3, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2df2:	b19b      	cbz	r3, 2e1c <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2df4:	4b11      	ldr	r3, [pc, #68]	; (2e3c <nrfx_power_clock_irq_handler+0x78>)
    2df6:	2200      	movs	r2, #0
    2df8:	601a      	str	r2, [r3, #0]
    2dfa:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2dfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e00:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2e04:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2e08:	f012 0f03 	tst.w	r2, #3
    2e0c:	d107      	bne.n	2e1e <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2e0e:	2301      	movs	r3, #1
    2e10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2e14:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2e18:	3208      	adds	r2, #8
    2e1a:	6013      	str	r3, [r2, #0]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2e1c:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    2e1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e22:	2202      	movs	r2, #2
    2e24:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2e28:	4b03      	ldr	r3, [pc, #12]	; (2e38 <nrfx_power_clock_irq_handler+0x74>)
    2e2a:	681b      	ldr	r3, [r3, #0]
    2e2c:	2001      	movs	r0, #1
    2e2e:	4798      	blx	r3
}
    2e30:	e7f4      	b.n	2e1c <nrfx_power_clock_irq_handler+0x58>
    2e32:	bf00      	nop
    2e34:	40000100 	.word	0x40000100
    2e38:	200002cc 	.word	0x200002cc
    2e3c:	40000104 	.word	0x40000104

00002e40 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2e40:	3008      	adds	r0, #8
    2e42:	4b03      	ldr	r3, [pc, #12]	; (2e50 <pin_in_use+0x10>)
    2e44:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e48:	f000 0001 	and.w	r0, r0, #1
    2e4c:	4770      	bx	lr
    2e4e:	bf00      	nop
    2e50:	20000020 	.word	0x20000020

00002e54 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2e54:	3008      	adds	r0, #8
    2e56:	4b03      	ldr	r3, [pc, #12]	; (2e64 <pin_in_use_by_te+0x10>)
    2e58:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e5c:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2e60:	4770      	bx	lr
    2e62:	bf00      	nop
    2e64:	20000020 	.word	0x20000020

00002e68 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    2e68:	3008      	adds	r0, #8
    2e6a:	4b04      	ldr	r3, [pc, #16]	; (2e7c <pin_has_trigger+0x14>)
    2e6c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e70:	f010 001c 	ands.w	r0, r0, #28
    2e74:	bf18      	it	ne
    2e76:	2001      	movne	r0, #1
    2e78:	4770      	bx	lr
    2e7a:	bf00      	nop
    2e7c:	20000020 	.word	0x20000020

00002e80 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2e80:	3008      	adds	r0, #8
    2e82:	4b03      	ldr	r3, [pc, #12]	; (2e90 <pin_is_output+0x10>)
    2e84:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e88:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2e8c:	4770      	bx	lr
    2e8e:	bf00      	nop
    2e90:	20000020 	.word	0x20000020

00002e94 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2e94:	3008      	adds	r0, #8
    2e96:	4b02      	ldr	r3, [pc, #8]	; (2ea0 <pin_te_get+0xc>)
    2e98:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2e9c:	0b40      	lsrs	r0, r0, #13
    2e9e:	4770      	bx	lr
    2ea0:	20000020 	.word	0x20000020

00002ea4 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2ea4:	2200      	movs	r2, #0
    2ea6:	e004      	b.n	2eb2 <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2ea8:	f04f 33ff 	mov.w	r3, #4294967295
    2eac:	4283      	cmp	r3, r0
    2eae:	d00f      	beq.n	2ed0 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2eb0:	3201      	adds	r2, #1
    2eb2:	2a1f      	cmp	r2, #31
    2eb4:	d80a      	bhi.n	2ecc <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2eb6:	f102 0308 	add.w	r3, r2, #8
    2eba:	4906      	ldr	r1, [pc, #24]	; (2ed4 <handler_in_use+0x30>)
    2ebc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    2ec0:	f413 7f80 	tst.w	r3, #256	; 0x100
    2ec4:	d0f0      	beq.n	2ea8 <handler_in_use+0x4>
    2ec6:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2eca:	e7ef      	b.n	2eac <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    2ecc:	2000      	movs	r0, #0
    2ece:	4770      	bx	lr
            return true;
    2ed0:	2001      	movs	r0, #1
}
    2ed2:	4770      	bx	lr
    2ed4:	20000020 	.word	0x20000020

00002ed8 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2ed8:	2300      	movs	r3, #0
    2eda:	b113      	cbz	r3, 2ee2 <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    2edc:	f04f 30ff 	mov.w	r0, #4294967295
}
    2ee0:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2ee2:	4a07      	ldr	r2, [pc, #28]	; (2f00 <find_handler+0x28>)
    2ee4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    2ee8:	4282      	cmp	r2, r0
    2eea:	d001      	beq.n	2ef0 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2eec:	3301      	adds	r3, #1
    2eee:	e7f4      	b.n	2eda <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2ef0:	4a03      	ldr	r2, [pc, #12]	; (2f00 <find_handler+0x28>)
    2ef2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    2ef6:	6852      	ldr	r2, [r2, #4]
    2ef8:	428a      	cmp	r2, r1
    2efa:	d1f7      	bne.n	2eec <find_handler+0x14>
            return i;
    2efc:	4618      	mov	r0, r3
    2efe:	4770      	bx	lr
    2f00:	20000020 	.word	0x20000020

00002f04 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2f04:	3008      	adds	r0, #8
    2f06:	4b06      	ldr	r3, [pc, #24]	; (2f20 <channel_handler_get+0x1c>)
    2f08:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    2f0c:	f410 7f80 	tst.w	r0, #256	; 0x100
    2f10:	d004      	beq.n	2f1c <channel_handler_get+0x18>
    2f12:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    2f16:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    2f1a:	4770      	bx	lr
        return NULL;
    2f1c:	2000      	movs	r0, #0
}
    2f1e:	4770      	bx	lr
    2f20:	20000020 	.word	0x20000020

00002f24 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2f24:	b570      	push	{r4, r5, r6, lr}
    2f26:	4604      	mov	r4, r0
    2f28:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    2f2a:	f7ff ffeb 	bl	2f04 <channel_handler_get>

    if (handler)
    2f2e:	b120      	cbz	r0, 2f3a <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    2f30:	6806      	ldr	r6, [r0, #0]
    2f32:	6842      	ldr	r2, [r0, #4]
    2f34:	4629      	mov	r1, r5
    2f36:	4620      	mov	r0, r4
    2f38:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    2f3a:	4b04      	ldr	r3, [pc, #16]	; (2f4c <call_handler+0x28>)
    2f3c:	689b      	ldr	r3, [r3, #8]
    2f3e:	b123      	cbz	r3, 2f4a <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2f40:	4a02      	ldr	r2, [pc, #8]	; (2f4c <call_handler+0x28>)
    2f42:	68d2      	ldr	r2, [r2, #12]
    2f44:	4629      	mov	r1, r5
    2f46:	4620      	mov	r0, r4
    2f48:	4798      	blx	r3
    }
}
    2f4a:	bd70      	pop	{r4, r5, r6, pc}
    2f4c:	20000020 	.word	0x20000020

00002f50 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2f50:	f100 0208 	add.w	r2, r0, #8
    2f54:	4b0e      	ldr	r3, [pc, #56]	; (2f90 <release_handler+0x40>)
    2f56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2f5a:	f413 7f80 	tst.w	r3, #256	; 0x100
    2f5e:	d016      	beq.n	2f8e <release_handler+0x3e>
{
    2f60:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2f62:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2f66:	4610      	mov	r0, r2
    2f68:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2f6c:	4a08      	ldr	r2, [pc, #32]	; (2f90 <release_handler+0x40>)
    2f6e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    2f72:	4620      	mov	r0, r4
    2f74:	f7ff ff96 	bl	2ea4 <handler_in_use>
    2f78:	b100      	cbz	r0, 2f7c <release_handler+0x2c>
}
    2f7a:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    2f7c:	4804      	ldr	r0, [pc, #16]	; (2f90 <release_handler+0x40>)
    2f7e:	2300      	movs	r3, #0
    2f80:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2f84:	4621      	mov	r1, r4
    2f86:	3054      	adds	r0, #84	; 0x54
    2f88:	f7ff fe20 	bl	2bcc <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    2f8c:	e7f5      	b.n	2f7a <release_handler+0x2a>
    2f8e:	4770      	bx	lr
    2f90:	20000020 	.word	0x20000020

00002f94 <pin_handler_trigger_uninit>:
{
    2f94:	b510      	push	{r4, lr}
    2f96:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    2f98:	f7ff ff5c 	bl	2e54 <pin_in_use_by_te>
    2f9c:	b140      	cbz	r0, 2fb0 <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2f9e:	4620      	mov	r0, r4
    2fa0:	f7ff ff78 	bl	2e94 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2fa4:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    2fa8:	4b06      	ldr	r3, [pc, #24]	; (2fc4 <pin_handler_trigger_uninit+0x30>)
    2faa:	2200      	movs	r2, #0
    2fac:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    2fb0:	4620      	mov	r0, r4
    2fb2:	f7ff ffcd 	bl	2f50 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2fb6:	3408      	adds	r4, #8
    2fb8:	4b03      	ldr	r3, [pc, #12]	; (2fc8 <pin_handler_trigger_uninit+0x34>)
    2fba:	2200      	movs	r2, #0
    2fbc:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    2fc0:	bd10      	pop	{r4, pc}
    2fc2:	bf00      	nop
    2fc4:	40006000 	.word	0x40006000
    2fc8:	20000020 	.word	0x20000020

00002fcc <pin_handler_set>:
{
    2fcc:	b570      	push	{r4, r5, r6, lr}
    2fce:	b082      	sub	sp, #8
    2fd0:	4606      	mov	r6, r0
    2fd2:	460c      	mov	r4, r1
    2fd4:	4615      	mov	r5, r2
    release_handler(pin);
    2fd6:	f7ff ffbb 	bl	2f50 <release_handler>
    if (!handler)
    2fda:	b324      	cbz	r4, 3026 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    2fdc:	4629      	mov	r1, r5
    2fde:	4620      	mov	r0, r4
    2fe0:	f7ff ff7a 	bl	2ed8 <find_handler>
    if (handler_id < 0)
    2fe4:	1e03      	subs	r3, r0, #0
    2fe6:	db13      	blt.n	3010 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    2fe8:	4a10      	ldr	r2, [pc, #64]	; (302c <pin_handler_set+0x60>)
    2fea:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2fee:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    2ff2:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2ff4:	025b      	lsls	r3, r3, #9
    2ff6:	b29b      	uxth	r3, r3
    2ff8:	f106 0008 	add.w	r0, r6, #8
    2ffc:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    3000:	430b      	orrs	r3, r1
    3002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3006:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    300a:	4809      	ldr	r0, [pc, #36]	; (3030 <pin_handler_set+0x64>)
}
    300c:	b002      	add	sp, #8
    300e:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3010:	f10d 0107 	add.w	r1, sp, #7
    3014:	4807      	ldr	r0, [pc, #28]	; (3034 <pin_handler_set+0x68>)
    3016:	f7ff fdb5 	bl	2b84 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    301a:	4b05      	ldr	r3, [pc, #20]	; (3030 <pin_handler_set+0x64>)
    301c:	4298      	cmp	r0, r3
    301e:	d1f5      	bne.n	300c <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    3020:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3024:	e7e0      	b.n	2fe8 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    3026:	4802      	ldr	r0, [pc, #8]	; (3030 <pin_handler_set+0x64>)
    3028:	e7f0      	b.n	300c <pin_handler_set+0x40>
    302a:	bf00      	nop
    302c:	20000020 	.word	0x20000020
    3030:	0bad0000 	.word	0x0bad0000
    3034:	20000074 	.word	0x20000074

00003038 <port_event_handle>:
    }
    return false;
}

static void port_event_handle(void)
{
    3038:	b5f0      	push	{r4, r5, r6, r7, lr}
    303a:	b083      	sub	sp, #12
    for (i = start_port; i < (start_port + length); i++)
    303c:	2300      	movs	r3, #0
    303e:	a801      	add	r0, sp, #4
    3040:	e008      	b.n	3054 <port_event_handle+0x1c>
        *p_masks = gpio_regs[i]->LATCH;
    3042:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    3046:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    304a:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    304e:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    3052:	3301      	adds	r3, #1
    3054:	2b00      	cmp	r3, #0
    3056:	d0f4      	beq.n	3042 <port_event_handle+0xa>
    3058:	e038      	b.n	30cc <port_event_handle+0x94>
    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);

    do {
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
        {
            while (latch[i])
    305a:	ab02      	add	r3, sp, #8
    305c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    3060:	f853 0c04 	ldr.w	r0, [r3, #-4]
    3064:	b338      	cbz	r0, 30b6 <port_event_handle+0x7e>
            {
                uint32_t pin = NRF_CTZ(latch[i]);
    3066:	fa90 f0a0 	rbit	r0, r0
    306a:	fab0 f080 	clz	r0, r0

                /* Convert to absolute value. */
                pin += 32 * i;
    306e:	eb00 1045 	add.w	r0, r0, r5, lsl #5
                nrf_gpio_pin_sense_t sense;
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3072:	f100 0208 	add.w	r2, r0, #8
    3076:	4b17      	ldr	r3, [pc, #92]	; (30d4 <port_event_handle+0x9c>)
    3078:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    307c:	08c6      	lsrs	r6, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    307e:	f000 0307 	and.w	r3, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    3082:	af01      	add	r7, sp, #4
    3084:	2401      	movs	r4, #1
    3086:	fa04 f203 	lsl.w	r2, r4, r3
    308a:	5dbb      	ldrb	r3, [r7, r6]
    308c:	ea23 0302 	bic.w	r3, r3, r2
    3090:	55bb      	strb	r3, [r7, r6]
    *p_pin = pin_number & 0x1F;
    3092:	f000 071f 	and.w	r7, r0, #31
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3096:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    309a:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
    309e:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]

                nrf_bitmask_bit_clear(pin, latch);
                sense = nrf_gpio_pin_sense_get(pin);

                next_sense_cond_call_handler(pin, trigger, sense);
    30a2:	f3c2 4201 	ubfx	r2, r2, #16, #2
    30a6:	f3c1 0182 	ubfx	r1, r1, #2, #3
    30aa:	f002 fa6e 	bl	558a <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    30ae:	40bc      	lsls	r4, r7
    30b0:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    30b4:	e7d1      	b.n	305a <port_event_handle+0x22>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    30b6:	3501      	adds	r5, #1
    30b8:	2d00      	cmp	r5, #0
    30ba:	d0ce      	beq.n	305a <port_event_handle+0x22>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    30bc:	4b06      	ldr	r3, [pc, #24]	; (30d8 <port_event_handle+0xa0>)
    30be:	2200      	movs	r2, #0
    30c0:	601a      	str	r2, [r3, #0]
    30c2:	681b      	ldr	r3, [r3, #0]
        }

        /* All pins have been handled, clear PORT, check latch again in case
         * something came between deciding to exit and clearing PORT event. */
        nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
    } while (latch_pending_read_and_check(latch));
    30c4:	a801      	add	r0, sp, #4
    30c6:	f002 faae 	bl	5626 <latch_pending_read_and_check>
    30ca:	b108      	cbz	r0, 30d0 <port_event_handle+0x98>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    30cc:	2500      	movs	r5, #0
    30ce:	e7f3      	b.n	30b8 <port_event_handle+0x80>
}
    30d0:	b003      	add	sp, #12
    30d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30d4:	20000020 	.word	0x20000020
    30d8:	4000617c 	.word	0x4000617c

000030dc <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    30dc:	b538      	push	{r3, r4, r5, lr}
    30de:	4604      	mov	r4, r0
    while (mask)
    30e0:	b1cc      	cbz	r4, 3116 <gpiote_evt_handle+0x3a>
    {
        uint32_t ch = NRF_CTZ(mask);
    30e2:	fa94 f3a4 	rbit	r3, r4
    30e6:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    30ea:	2201      	movs	r2, #1
    30ec:	409a      	lsls	r2, r3
    30ee:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    30f2:	4a09      	ldr	r2, [pc, #36]	; (3118 <gpiote_evt_handle+0x3c>)
    30f4:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    30f8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    30fc:	f3c5 2504 	ubfx	r5, r5, #8, #5
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3100:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3104:	f3c0 4001 	ubfx	r0, r0, #16, #2
    3108:	f002 fa38 	bl	557c <gpiote_polarity_to_trigger>
    310c:	4601      	mov	r1, r0
    310e:	4628      	mov	r0, r5
    3110:	f7ff ff08 	bl	2f24 <call_handler>
    3114:	e7e4      	b.n	30e0 <gpiote_evt_handle+0x4>
    }
}
    3116:	bd38      	pop	{r3, r4, r5, pc}
    3118:	40006000 	.word	0x40006000

0000311c <nrfx_gpiote_input_configure>:
{
    311c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3120:	4604      	mov	r4, r0
    3122:	4615      	mov	r5, r2
    3124:	461e      	mov	r6, r3
    if (p_input_config)
    3126:	b359      	cbz	r1, 3180 <nrfx_gpiote_input_configure+0x64>
    3128:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    312a:	f002 fa11 	bl	5550 <pin_is_task_output>
    312e:	2800      	cmp	r0, #0
    3130:	f040 8094 	bne.w	325c <nrfx_gpiote_input_configure+0x140>
    *p_pin = pin_number & 0x1F;
    3134:	f004 021f 	and.w	r2, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3138:	f502 71e0 	add.w	r1, r2, #448	; 0x1c0
    313c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3140:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3144:	2f00      	cmp	r7, #0
    3146:	d03c      	beq.n	31c2 <nrfx_gpiote_input_configure+0xa6>
    3148:	210c      	movs	r1, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    314a:	f041 0103 	orr.w	r1, r1, #3
    cnf &= ~to_update;
    314e:	ea23 0301 	bic.w	r3, r3, r1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3152:	2f00      	cmp	r7, #0
    3154:	d037      	beq.n	31c6 <nrfx_gpiote_input_configure+0xaa>
    3156:	7839      	ldrb	r1, [r7, #0]
    3158:	0089      	lsls	r1, r1, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    315a:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    315c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3160:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    3164:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3168:	4a40      	ldr	r2, [pc, #256]	; (326c <nrfx_gpiote_input_configure+0x150>)
    316a:	f104 0108 	add.w	r1, r4, #8
    316e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3172:	f023 0302 	bic.w	r3, r3, #2
    3176:	b29b      	uxth	r3, r3
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3178:	f043 0301 	orr.w	r3, r3, #1
    317c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    3180:	b1b5      	cbz	r5, 31b0 <nrfx_gpiote_input_configure+0x94>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3182:	f895 8000 	ldrb.w	r8, [r5]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3186:	f8d5 9004 	ldr.w	r9, [r5, #4]
        if (pin_is_output(pin))
    318a:	4620      	mov	r0, r4
    318c:	f7ff fe78 	bl	2e80 <pin_is_output>
    3190:	b1d8      	cbz	r0, 31ca <nrfx_gpiote_input_configure+0xae>
            if (use_evt)
    3192:	f1b9 0f00 	cmp.w	r9, #0
    3196:	d163      	bne.n	3260 <nrfx_gpiote_input_configure+0x144>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3198:	4b34      	ldr	r3, [pc, #208]	; (326c <nrfx_gpiote_input_configure+0x150>)
    319a:	f104 0208 	add.w	r2, r4, #8
    319e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
    31a2:	f020 001c 	bic.w	r0, r0, #28
    31a6:	b280      	uxth	r0, r0
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    31a8:	ea40 0088 	orr.w	r0, r0, r8, lsl #2
    31ac:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
    if (p_handler_config)
    31b0:	2e00      	cmp	r6, #0
    31b2:	d059      	beq.n	3268 <nrfx_gpiote_input_configure+0x14c>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    31b4:	6872      	ldr	r2, [r6, #4]
    31b6:	6831      	ldr	r1, [r6, #0]
    31b8:	4620      	mov	r0, r4
    31ba:	f7ff ff07 	bl	2fcc <pin_handler_set>
}
    31be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    31c2:	2100      	movs	r1, #0
    31c4:	e7c1      	b.n	314a <nrfx_gpiote_input_configure+0x2e>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    31c6:	2100      	movs	r1, #0
    31c8:	e7c7      	b.n	315a <nrfx_gpiote_input_configure+0x3e>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    31ca:	4b28      	ldr	r3, [pc, #160]	; (326c <nrfx_gpiote_input_configure+0x150>)
    31cc:	f104 0208 	add.w	r2, r4, #8
    31d0:	f833 7012 	ldrh.w	r7, [r3, r2, lsl #1]
    31d4:	f027 0720 	bic.w	r7, r7, #32
    31d8:	04ff      	lsls	r7, r7, #19
    31da:	0cff      	lsrs	r7, r7, #19
    31dc:	f823 7012 	strh.w	r7, [r3, r2, lsl #1]
            if (use_evt)
    31e0:	f1b9 0f00 	cmp.w	r9, #0
    31e4:	d0d8      	beq.n	3198 <nrfx_gpiote_input_configure+0x7c>
                if (!edge)
    31e6:	f1b8 0f03 	cmp.w	r8, #3
    31ea:	d83b      	bhi.n	3264 <nrfx_gpiote_input_configure+0x148>
                uint8_t ch = *p_trigger_config->p_in_channel;
    31ec:	686b      	ldr	r3, [r5, #4]
    31ee:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    31f0:	f1b8 0f00 	cmp.w	r8, #0
    31f4:	d106      	bne.n	3204 <nrfx_gpiote_input_configure+0xe8>
    p_reg->CONFIG[idx] = 0;
    31f6:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    31fa:	4b1d      	ldr	r3, [pc, #116]	; (3270 <nrfx_gpiote_input_configure+0x154>)
    31fc:	2200      	movs	r2, #0
    31fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3202:	e7c9      	b.n	3198 <nrfx_gpiote_input_configure+0x7c>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    3204:	4640      	mov	r0, r8
    3206:	f002 f9ba 	bl	557e <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    320a:	4b19      	ldr	r3, [pc, #100]	; (3270 <nrfx_gpiote_input_configure+0x154>)
    320c:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    3210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    3214:	f021 0103 	bic.w	r1, r1, #3
    3218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    321c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    3220:	f421 3147 	bic.w	r1, r1, #203776	; 0x31c00
    3224:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    3228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    322c:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    3230:	0221      	lsls	r1, r4, #8
    3232:	f401 51f8 	and.w	r1, r1, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    3236:	0400      	lsls	r0, r0, #16
    3238:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    323c:	4301      	orrs	r1, r0
    323e:	ea4c 0101 	orr.w	r1, ip, r1
    3242:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3246:	036d      	lsls	r5, r5, #13
    3248:	b2ad      	uxth	r5, r5
    324a:	f104 0308 	add.w	r3, r4, #8
    324e:	432f      	orrs	r7, r5
    3250:	f047 0720 	orr.w	r7, r7, #32
    3254:	4a05      	ldr	r2, [pc, #20]	; (326c <nrfx_gpiote_input_configure+0x150>)
    3256:	f822 7013 	strh.w	r7, [r2, r3, lsl #1]
    325a:	e79d      	b.n	3198 <nrfx_gpiote_input_configure+0x7c>
            return NRFX_ERROR_INVALID_PARAM;
    325c:	4805      	ldr	r0, [pc, #20]	; (3274 <nrfx_gpiote_input_configure+0x158>)
    325e:	e7ae      	b.n	31be <nrfx_gpiote_input_configure+0xa2>
                return NRFX_ERROR_INVALID_PARAM;
    3260:	4804      	ldr	r0, [pc, #16]	; (3274 <nrfx_gpiote_input_configure+0x158>)
    3262:	e7ac      	b.n	31be <nrfx_gpiote_input_configure+0xa2>
                    return NRFX_ERROR_INVALID_PARAM;
    3264:	4803      	ldr	r0, [pc, #12]	; (3274 <nrfx_gpiote_input_configure+0x158>)
    3266:	e7aa      	b.n	31be <nrfx_gpiote_input_configure+0xa2>
        err = NRFX_SUCCESS;
    3268:	4803      	ldr	r0, [pc, #12]	; (3278 <nrfx_gpiote_input_configure+0x15c>)
    326a:	e7a8      	b.n	31be <nrfx_gpiote_input_configure+0xa2>
    326c:	20000020 	.word	0x20000020
    3270:	40006000 	.word	0x40006000
    3274:	0bad0004 	.word	0x0bad0004
    3278:	0bad0000 	.word	0x0bad0000

0000327c <nrfx_gpiote_output_configure>:
{
    327c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    327e:	4604      	mov	r4, r0
    3280:	4616      	mov	r6, r2
    if (p_config)
    3282:	2900      	cmp	r1, #0
    3284:	d04d      	beq.n	3322 <nrfx_gpiote_output_configure+0xa6>
    3286:	460d      	mov	r5, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3288:	f002 f971 	bl	556e <pin_is_input>
    328c:	b128      	cbz	r0, 329a <nrfx_gpiote_output_configure+0x1e>
    328e:	4620      	mov	r0, r4
    3290:	f7ff fde0 	bl	2e54 <pin_in_use_by_te>
    3294:	2800      	cmp	r0, #0
    3296:	f040 8096 	bne.w	33c6 <nrfx_gpiote_output_configure+0x14a>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    329a:	4620      	mov	r0, r4
    329c:	f7ff fde4 	bl	2e68 <pin_has_trigger>
    32a0:	b118      	cbz	r0, 32aa <nrfx_gpiote_output_configure+0x2e>
    32a2:	786b      	ldrb	r3, [r5, #1]
    32a4:	2b01      	cmp	r3, #1
    32a6:	f000 8090 	beq.w	33ca <nrfx_gpiote_output_configure+0x14e>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    32aa:	1ca8      	adds	r0, r5, #2
    *p_pin = pin_number & 0x1F;
    32ac:	f004 021f 	and.w	r2, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    32b0:	f502 71e0 	add.w	r1, r2, #448	; 0x1c0
    32b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    32b8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    32bc:	1c6f      	adds	r7, r5, #1
    32be:	d074      	beq.n	33aa <nrfx_gpiote_output_configure+0x12e>
    32c0:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    32c2:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    32c6:	2800      	cmp	r0, #0
    32c8:	d071      	beq.n	33ae <nrfx_gpiote_output_configure+0x132>
    32ca:	f04f 0c0c 	mov.w	ip, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    32ce:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    32d2:	2d00      	cmp	r5, #0
    32d4:	d06e      	beq.n	33b4 <nrfx_gpiote_output_configure+0x138>
    32d6:	f44f 6ce0 	mov.w	ip, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    32da:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    32de:	ea21 0103 	bic.w	r1, r1, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    32e2:	2f00      	cmp	r7, #0
    32e4:	d069      	beq.n	33ba <nrfx_gpiote_output_configure+0x13e>
    32e6:	786b      	ldrb	r3, [r5, #1]
    32e8:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    32ea:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    32ee:	2800      	cmp	r0, #0
    32f0:	d065      	beq.n	33be <nrfx_gpiote_output_configure+0x142>
    32f2:	78a8      	ldrb	r0, [r5, #2]
    32f4:	0080      	lsls	r0, r0, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    32f6:	4303      	orrs	r3, r0
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    32f8:	2d00      	cmp	r5, #0
    32fa:	d062      	beq.n	33c2 <nrfx_gpiote_output_configure+0x146>
    32fc:	7828      	ldrb	r0, [r5, #0]
    32fe:	0200      	lsls	r0, r0, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3300:	4303      	orrs	r3, r0
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3302:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    3304:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3308:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    330c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3310:	4a32      	ldr	r2, [pc, #200]	; (33dc <nrfx_gpiote_output_configure+0x160>)
    3312:	f104 0108 	add.w	r1, r4, #8
    3316:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    331a:	f043 0303 	orr.w	r3, r3, #3
    331e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    3322:	2e00      	cmp	r6, #0
    3324:	d053      	beq.n	33ce <nrfx_gpiote_output_configure+0x152>
        if (pin_is_input(pin))
    3326:	4620      	mov	r0, r4
    3328:	f002 f921 	bl	556e <pin_is_input>
    332c:	2800      	cmp	r0, #0
    332e:	d150      	bne.n	33d2 <nrfx_gpiote_output_configure+0x156>
        uint32_t ch = p_task_config->task_ch;
    3330:	7832      	ldrb	r2, [r6, #0]
    p_reg->CONFIG[idx] = 0;
    3332:	f502 71a2 	add.w	r1, r2, #324	; 0x144
    3336:	4b2a      	ldr	r3, [pc, #168]	; (33e0 <nrfx_gpiote_output_configure+0x164>)
    3338:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    333c:	4927      	ldr	r1, [pc, #156]	; (33dc <nrfx_gpiote_output_configure+0x160>)
    333e:	f104 0008 	add.w	r0, r4, #8
    3342:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
    3346:	f023 0320 	bic.w	r3, r3, #32
    334a:	04db      	lsls	r3, r3, #19
    334c:	0cdb      	lsrs	r3, r3, #19
    334e:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3352:	7871      	ldrb	r1, [r6, #1]
    3354:	2900      	cmp	r1, #0
    3356:	d03e      	beq.n	33d6 <nrfx_gpiote_output_configure+0x15a>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3358:	f896 c002 	ldrb.w	ip, [r6, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    335c:	4d20      	ldr	r5, [pc, #128]	; (33e0 <nrfx_gpiote_output_configure+0x164>)
    335e:	f502 76a2 	add.w	r6, r2, #324	; 0x144
    3362:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
    3366:	f420 1098 	bic.w	r0, r0, #1245184	; 0x130000
    336a:	f420 50f8 	bic.w	r0, r0, #7936	; 0x1f00
    336e:	f845 0026 	str.w	r0, [r5, r6, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3372:	f855 7026 	ldr.w	r7, [r5, r6, lsl #2]
    3376:	0220      	lsls	r0, r4, #8
    3378:	f400 50f8 	and.w	r0, r0, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    337c:	0409      	lsls	r1, r1, #16
    337e:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3382:	4301      	orrs	r1, r0
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3384:	ea4f 500c 	mov.w	r0, ip, lsl #20
    3388:	f400 1080 	and.w	r0, r0, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    338c:	4301      	orrs	r1, r0
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    338e:	4339      	orrs	r1, r7
    3390:	f845 1026 	str.w	r1, [r5, r6, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3394:	0352      	lsls	r2, r2, #13
    3396:	b292      	uxth	r2, r2
    3398:	3408      	adds	r4, #8
    339a:	431a      	orrs	r2, r3
    339c:	f042 0220 	orr.w	r2, r2, #32
    33a0:	4b0e      	ldr	r3, [pc, #56]	; (33dc <nrfx_gpiote_output_configure+0x160>)
    33a2:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    return NRFX_SUCCESS;
    33a6:	480f      	ldr	r0, [pc, #60]	; (33e4 <nrfx_gpiote_output_configure+0x168>)
    33a8:	e012      	b.n	33d0 <nrfx_gpiote_output_configure+0x154>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    33aa:	2300      	movs	r3, #0
    33ac:	e789      	b.n	32c2 <nrfx_gpiote_output_configure+0x46>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    33ae:	f04f 0c00 	mov.w	ip, #0
    33b2:	e78c      	b.n	32ce <nrfx_gpiote_output_configure+0x52>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    33b4:	f04f 0c00 	mov.w	ip, #0
    33b8:	e78f      	b.n	32da <nrfx_gpiote_output_configure+0x5e>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    33ba:	2300      	movs	r3, #0
    33bc:	e795      	b.n	32ea <nrfx_gpiote_output_configure+0x6e>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    33be:	2000      	movs	r0, #0
    33c0:	e799      	b.n	32f6 <nrfx_gpiote_output_configure+0x7a>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    33c2:	2000      	movs	r0, #0
    33c4:	e79c      	b.n	3300 <nrfx_gpiote_output_configure+0x84>
    33c6:	4808      	ldr	r0, [pc, #32]	; (33e8 <nrfx_gpiote_output_configure+0x16c>)
    33c8:	e002      	b.n	33d0 <nrfx_gpiote_output_configure+0x154>
    33ca:	4807      	ldr	r0, [pc, #28]	; (33e8 <nrfx_gpiote_output_configure+0x16c>)
    33cc:	e000      	b.n	33d0 <nrfx_gpiote_output_configure+0x154>
    33ce:	4805      	ldr	r0, [pc, #20]	; (33e4 <nrfx_gpiote_output_configure+0x168>)
}
    33d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            return NRFX_ERROR_INVALID_PARAM;
    33d2:	4805      	ldr	r0, [pc, #20]	; (33e8 <nrfx_gpiote_output_configure+0x16c>)
    33d4:	e7fc      	b.n	33d0 <nrfx_gpiote_output_configure+0x154>
    return NRFX_SUCCESS;
    33d6:	4803      	ldr	r0, [pc, #12]	; (33e4 <nrfx_gpiote_output_configure+0x168>)
    33d8:	e7fa      	b.n	33d0 <nrfx_gpiote_output_configure+0x154>
    33da:	bf00      	nop
    33dc:	20000020 	.word	0x20000020
    33e0:	40006000 	.word	0x40006000
    33e4:	0bad0000 	.word	0x0bad0000
    33e8:	0bad0004 	.word	0x0bad0004

000033ec <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    33ec:	4b01      	ldr	r3, [pc, #4]	; (33f4 <nrfx_gpiote_global_callback_set+0x8>)
    33ee:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    33f0:	60d9      	str	r1, [r3, #12]
}
    33f2:	4770      	bx	lr
    33f4:	20000020 	.word	0x20000020

000033f8 <nrfx_gpiote_channel_get>:
{
    33f8:	b538      	push	{r3, r4, r5, lr}
    33fa:	4604      	mov	r4, r0
    33fc:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    33fe:	f7ff fd29 	bl	2e54 <pin_in_use_by_te>
    3402:	b140      	cbz	r0, 3416 <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3404:	f104 0008 	add.w	r0, r4, #8
    3408:	4b04      	ldr	r3, [pc, #16]	; (341c <nrfx_gpiote_channel_get+0x24>)
    340a:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    340e:	0b5b      	lsrs	r3, r3, #13
    3410:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    3412:	4803      	ldr	r0, [pc, #12]	; (3420 <nrfx_gpiote_channel_get+0x28>)
}
    3414:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3416:	4803      	ldr	r0, [pc, #12]	; (3424 <nrfx_gpiote_channel_get+0x2c>)
    3418:	e7fc      	b.n	3414 <nrfx_gpiote_channel_get+0x1c>
    341a:	bf00      	nop
    341c:	20000020 	.word	0x20000020
    3420:	0bad0000 	.word	0x0bad0000
    3424:	0bad0004 	.word	0x0bad0004

00003428 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3428:	4b0f      	ldr	r3, [pc, #60]	; (3468 <nrfx_gpiote_init+0x40>)
    342a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
    342e:	b10b      	cbz	r3, 3434 <nrfx_gpiote_init+0xc>
        return err_code;
    3430:	480e      	ldr	r0, [pc, #56]	; (346c <nrfx_gpiote_init+0x44>)
}
    3432:	4770      	bx	lr
{
    3434:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3436:	4c0c      	ldr	r4, [pc, #48]	; (3468 <nrfx_gpiote_init+0x40>)
    3438:	2240      	movs	r2, #64	; 0x40
    343a:	2100      	movs	r1, #0
    343c:	f104 0010 	add.w	r0, r4, #16
    3440:	f001 fc2b 	bl	4c9a <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3444:	2006      	movs	r0, #6
    3446:	f7fd fef5 	bl	1234 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    344a:	4b09      	ldr	r3, [pc, #36]	; (3470 <nrfx_gpiote_init+0x48>)
    344c:	2200      	movs	r2, #0
    344e:	601a      	str	r2, [r3, #0]
    3450:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3452:	4b08      	ldr	r3, [pc, #32]	; (3474 <nrfx_gpiote_init+0x4c>)
    3454:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3458:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    345c:	2301      	movs	r3, #1
    345e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3462:	6563      	str	r3, [r4, #84]	; 0x54
    return err_code;
    3464:	4804      	ldr	r0, [pc, #16]	; (3478 <nrfx_gpiote_init+0x50>)
}
    3466:	bd10      	pop	{r4, pc}
    3468:	20000020 	.word	0x20000020
    346c:	0bad0005 	.word	0x0bad0005
    3470:	4000617c 	.word	0x4000617c
    3474:	40006000 	.word	0x40006000
    3478:	0bad0000 	.word	0x0bad0000

0000347c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    347c:	4b03      	ldr	r3, [pc, #12]	; (348c <nrfx_gpiote_is_init+0x10>)
    347e:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    3482:	3800      	subs	r0, #0
    3484:	bf18      	it	ne
    3486:	2001      	movne	r0, #1
    3488:	4770      	bx	lr
    348a:	bf00      	nop
    348c:	20000020 	.word	0x20000020

00003490 <nrfx_gpiote_channel_free>:
{
    3490:	b508      	push	{r3, lr}
    3492:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3494:	4801      	ldr	r0, [pc, #4]	; (349c <nrfx_gpiote_channel_free+0xc>)
    3496:	f7ff fb99 	bl	2bcc <nrfx_flag32_free>
}
    349a:	bd08      	pop	{r3, pc}
    349c:	20000070 	.word	0x20000070

000034a0 <nrfx_gpiote_channel_alloc>:
{
    34a0:	b508      	push	{r3, lr}
    34a2:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    34a4:	4801      	ldr	r0, [pc, #4]	; (34ac <nrfx_gpiote_channel_alloc+0xc>)
    34a6:	f7ff fb6d 	bl	2b84 <nrfx_flag32_alloc>
}
    34aa:	bd08      	pop	{r3, pc}
    34ac:	20000070 	.word	0x20000070

000034b0 <nrfx_gpiote_trigger_enable>:
{
    34b0:	b538      	push	{r3, r4, r5, lr}
    34b2:	4604      	mov	r4, r0
    34b4:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    34b6:	f7ff fccd 	bl	2e54 <pin_in_use_by_te>
    34ba:	b308      	cbz	r0, 3500 <nrfx_gpiote_trigger_enable+0x50>
    34bc:	4620      	mov	r0, r4
    34be:	f002 f856 	bl	556e <pin_is_input>
    34c2:	b1e8      	cbz	r0, 3500 <nrfx_gpiote_trigger_enable+0x50>
        uint8_t ch = pin_te_get(pin);
    34c4:	4620      	mov	r0, r4
    34c6:	f7ff fce5 	bl	2e94 <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    34ca:	0083      	lsls	r3, r0, #2
    34cc:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    34d0:	b29b      	uxth	r3, r3
    34d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    34d6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    34da:	2200      	movs	r2, #0
    34dc:	601a      	str	r2, [r3, #0]
    34de:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    34e0:	4a1d      	ldr	r2, [pc, #116]	; (3558 <nrfx_gpiote_trigger_enable+0xa8>)
    34e2:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    34e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    34ea:	f043 0301 	orr.w	r3, r3, #1
    34ee:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    34f2:	b365      	cbz	r5, 354e <nrfx_gpiote_trigger_enable+0x9e>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    34f4:	2301      	movs	r3, #1
    34f6:	fa03 f000 	lsl.w	r0, r3, r0
    p_reg->INTENSET = mask;
    34fa:	f8c2 0304 	str.w	r0, [r2, #772]	; 0x304
}
    34fe:	e026      	b.n	354e <nrfx_gpiote_trigger_enable+0x9e>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3500:	f104 0308 	add.w	r3, r4, #8
    3504:	4a15      	ldr	r2, [pc, #84]	; (355c <nrfx_gpiote_trigger_enable+0xac>)
    3506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    350a:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    350e:	2b04      	cmp	r3, #4
    3510:	d00e      	beq.n	3530 <nrfx_gpiote_trigger_enable+0x80>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3512:	2b05      	cmp	r3, #5
    3514:	d01c      	beq.n	3550 <nrfx_gpiote_trigger_enable+0xa0>
    *p_pin = pin_number & 0x1F;
    3516:	f004 031f 	and.w	r3, r4, #31
    return p_reg->IN;
    351a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    351e:	f8d2 2510 	ldr.w	r2, [r2, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3522:	fa22 f303 	lsr.w	r3, r2, r3
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3526:	f013 0f01 	tst.w	r3, #1
    352a:	d013      	beq.n	3554 <nrfx_gpiote_trigger_enable+0xa4>
    352c:	2103      	movs	r1, #3
    352e:	e000      	b.n	3532 <nrfx_gpiote_trigger_enable+0x82>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3530:	2103      	movs	r1, #3
    *p_pin = pin_number & 0x1F;
    3532:	f004 041f 	and.w	r4, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3536:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    353a:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    353e:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
    cnf &= ~to_update;
    3542:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3546:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    354a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
}
    354e:	bd38      	pop	{r3, r4, r5, pc}
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3550:	2102      	movs	r1, #2
    3552:	e7ee      	b.n	3532 <nrfx_gpiote_trigger_enable+0x82>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3554:	2102      	movs	r1, #2
    3556:	e7ec      	b.n	3532 <nrfx_gpiote_trigger_enable+0x82>
    3558:	40006000 	.word	0x40006000
    355c:	20000020 	.word	0x20000020

00003560 <nrfx_gpiote_trigger_disable>:
{
    3560:	b510      	push	{r4, lr}
    3562:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3564:	f7ff fc76 	bl	2e54 <pin_in_use_by_te>
    3568:	b1a0      	cbz	r0, 3594 <nrfx_gpiote_trigger_disable+0x34>
    356a:	4620      	mov	r0, r4
    356c:	f001 ffff 	bl	556e <pin_is_input>
    3570:	b180      	cbz	r0, 3594 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    3572:	4620      	mov	r0, r4
    3574:	f7ff fc8e 	bl	2e94 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3578:	2201      	movs	r2, #1
    357a:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    357c:	4b0c      	ldr	r3, [pc, #48]	; (35b0 <nrfx_gpiote_trigger_disable+0x50>)
    357e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3582:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3586:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    358a:	f022 0203 	bic.w	r2, r2, #3
    358e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    3592:	e00b      	b.n	35ac <nrfx_gpiote_trigger_disable+0x4c>
    *p_pin = pin_number & 0x1F;
    3594:	f004 041f 	and.w	r4, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3598:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    359c:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    35a0:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
    cnf &= ~to_update;
    35a4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    35a8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
}
    35ac:	bd10      	pop	{r4, pc}
    35ae:	bf00      	nop
    35b0:	40006000 	.word	0x40006000

000035b4 <nrfx_gpiote_pin_uninit>:
{
    35b4:	b510      	push	{r4, lr}
    35b6:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    35b8:	f7ff fc42 	bl	2e40 <pin_in_use>
    35bc:	b908      	cbnz	r0, 35c2 <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    35be:	4809      	ldr	r0, [pc, #36]	; (35e4 <nrfx_gpiote_pin_uninit+0x30>)
}
    35c0:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    35c2:	4620      	mov	r0, r4
    35c4:	f7ff ffcc 	bl	3560 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    35c8:	4620      	mov	r0, r4
    35ca:	f7ff fce3 	bl	2f94 <pin_handler_trigger_uninit>
    *p_pin = pin_number & 0x1F;
    35ce:	f004 041f 	and.w	r4, r4, #31
    reg->PIN_CNF[pin_number] = cnf;
    35d2:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    35d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    35da:	2202      	movs	r2, #2
    35dc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    return NRFX_SUCCESS;
    35e0:	4801      	ldr	r0, [pc, #4]	; (35e8 <nrfx_gpiote_pin_uninit+0x34>)
    35e2:	e7ed      	b.n	35c0 <nrfx_gpiote_pin_uninit+0xc>
    35e4:	0bad0004 	.word	0x0bad0004
    35e8:	0bad0000 	.word	0x0bad0000

000035ec <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    35ec:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    35ee:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    35f0:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    35f4:	2100      	movs	r1, #0
    uint32_t status = 0;
    35f6:	460d      	mov	r5, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    35f8:	e003      	b.n	3602 <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    35fa:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    35fc:	3304      	adds	r3, #4
    35fe:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3600:	3101      	adds	r1, #1
    3602:	2907      	cmp	r1, #7
    3604:	d814      	bhi.n	3630 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3606:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    360a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    360e:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3610:	2a00      	cmp	r2, #0
    3612:	d0f2      	beq.n	35fa <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    3614:	4a0b      	ldr	r2, [pc, #44]	; (3644 <nrfx_gpiote_irq_handler+0x58>)
    3616:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    361a:	4210      	tst	r0, r2
    361c:	d0ed      	beq.n	35fa <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    361e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    3622:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3626:	2400      	movs	r4, #0
    3628:	6014      	str	r4, [r2, #0]
    362a:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    362c:	4305      	orrs	r5, r0
    362e:	e7e4      	b.n	35fa <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3630:	4b05      	ldr	r3, [pc, #20]	; (3648 <nrfx_gpiote_irq_handler+0x5c>)
    3632:	681b      	ldr	r3, [r3, #0]
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3634:	b91b      	cbnz	r3, 363e <nrfx_gpiote_irq_handler+0x52>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    3636:	4628      	mov	r0, r5
    3638:	f7ff fd50 	bl	30dc <gpiote_evt_handle>
}
    363c:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    363e:	f7ff fcfb 	bl	3038 <port_event_handle>
    3642:	e7f8      	b.n	3636 <nrfx_gpiote_irq_handler+0x4a>
    3644:	40006000 	.word	0x40006000
    3648:	4000617c 	.word	0x4000617c

0000364c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    364c:	b508      	push	{r3, lr}
    364e:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3650:	4801      	ldr	r0, [pc, #4]	; (3658 <nrfx_ppi_channel_alloc+0xc>)
    3652:	f7ff fa97 	bl	2b84 <nrfx_flag32_alloc>
}
    3656:	bd08      	pop	{r3, pc}
    3658:	2000007c 	.word	0x2000007c

0000365c <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    365c:	4b03      	ldr	r3, [pc, #12]	; (366c <z_device_state_init+0x10>)

	while (dev < __device_end) {
    365e:	4a04      	ldr	r2, [pc, #16]	; (3670 <z_device_state_init+0x14>)
    3660:	4293      	cmp	r3, r2
    3662:	d201      	bcs.n	3668 <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    3664:	3318      	adds	r3, #24
    3666:	e7fa      	b.n	365e <z_device_state_init+0x2>
	}
}
    3668:	4770      	bx	lr
    366a:	bf00      	nop
    366c:	00005a38 	.word	0x00005a38
    3670:	00005a80 	.word	0x00005a80

00003674 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    3674:	b570      	push	{r4, r5, r6, lr}
    3676:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3678:	4b11      	ldr	r3, [pc, #68]	; (36c0 <z_sys_init_run_level+0x4c>)
    367a:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    367e:	e009      	b.n	3694 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3680:	4240      	negs	r0, r0
    3682:	e017      	b.n	36b4 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3684:	68eb      	ldr	r3, [r5, #12]
    3686:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    3688:	68ea      	ldr	r2, [r5, #12]
    368a:	7853      	ldrb	r3, [r2, #1]
    368c:	f043 0301 	orr.w	r3, r3, #1
    3690:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3692:	3408      	adds	r4, #8
    3694:	1c73      	adds	r3, r6, #1
    3696:	4a0a      	ldr	r2, [pc, #40]	; (36c0 <z_sys_init_run_level+0x4c>)
    3698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    369c:	42a3      	cmp	r3, r4
    369e:	d90d      	bls.n	36bc <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    36a0:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    36a2:	6823      	ldr	r3, [r4, #0]
    36a4:	4628      	mov	r0, r5
    36a6:	4798      	blx	r3
		if (dev != NULL) {
    36a8:	2d00      	cmp	r5, #0
    36aa:	d0f2      	beq.n	3692 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    36ac:	2800      	cmp	r0, #0
    36ae:	d0eb      	beq.n	3688 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    36b0:	2800      	cmp	r0, #0
    36b2:	dbe5      	blt.n	3680 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    36b4:	28ff      	cmp	r0, #255	; 0xff
    36b6:	dde5      	ble.n	3684 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    36b8:	20ff      	movs	r0, #255	; 0xff
    36ba:	e7e3      	b.n	3684 <z_sys_init_run_level+0x10>
		}
	}
}
    36bc:	bd70      	pop	{r4, r5, r6, pc}
    36be:	bf00      	nop
    36c0:	00005cc0 	.word	0x00005cc0

000036c4 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    36c4:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    36c6:	4605      	mov	r5, r0
    36c8:	b328      	cbz	r0, 3716 <z_impl_device_get_binding+0x52>
    36ca:	7803      	ldrb	r3, [r0, #0]
    36cc:	b32b      	cbz	r3, 371a <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
    36ce:	4c14      	ldr	r4, [pc, #80]	; (3720 <z_impl_device_get_binding+0x5c>)
    36d0:	e000      	b.n	36d4 <z_impl_device_get_binding+0x10>
    36d2:	3418      	adds	r4, #24
    36d4:	4b13      	ldr	r3, [pc, #76]	; (3724 <z_impl_device_get_binding+0x60>)
    36d6:	429c      	cmp	r4, r3
    36d8:	d008      	beq.n	36ec <z_impl_device_get_binding+0x28>
		if (z_device_ready(dev) && (dev->name == name)) {
    36da:	4620      	mov	r0, r4
    36dc:	f001 ffbd 	bl	565a <z_device_ready>
    36e0:	2800      	cmp	r0, #0
    36e2:	d0f6      	beq.n	36d2 <z_impl_device_get_binding+0xe>
    36e4:	6823      	ldr	r3, [r4, #0]
    36e6:	42ab      	cmp	r3, r5
    36e8:	d1f3      	bne.n	36d2 <z_impl_device_get_binding+0xe>
    36ea:	e012      	b.n	3712 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
    36ec:	4c0c      	ldr	r4, [pc, #48]	; (3720 <z_impl_device_get_binding+0x5c>)
    36ee:	e000      	b.n	36f2 <z_impl_device_get_binding+0x2e>
    36f0:	3418      	adds	r4, #24
    36f2:	4b0c      	ldr	r3, [pc, #48]	; (3724 <z_impl_device_get_binding+0x60>)
    36f4:	429c      	cmp	r4, r3
    36f6:	d00b      	beq.n	3710 <z_impl_device_get_binding+0x4c>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    36f8:	4620      	mov	r0, r4
    36fa:	f001 ffae 	bl	565a <z_device_ready>
    36fe:	2800      	cmp	r0, #0
    3700:	d0f6      	beq.n	36f0 <z_impl_device_get_binding+0x2c>
    3702:	6821      	ldr	r1, [r4, #0]
    3704:	4628      	mov	r0, r5
    3706:	f001 fa9a 	bl	4c3e <strcmp>
    370a:	2800      	cmp	r0, #0
    370c:	d1f0      	bne.n	36f0 <z_impl_device_get_binding+0x2c>
    370e:	e000      	b.n	3712 <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
    3710:	2400      	movs	r4, #0
}
    3712:	4620      	mov	r0, r4
    3714:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
    3716:	4604      	mov	r4, r0
    3718:	e7fb      	b.n	3712 <z_impl_device_get_binding+0x4e>
    371a:	2400      	movs	r4, #0
    371c:	e7f9      	b.n	3712 <z_impl_device_get_binding+0x4e>
    371e:	bf00      	nop
    3720:	00005a38 	.word	0x00005a38
    3724:	00005a80 	.word	0x00005a80

00003728 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3728:	b5f0      	push	{r4, r5, r6, r7, lr}
    372a:	b089      	sub	sp, #36	; 0x24
    372c:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    372e:	4b15      	ldr	r3, [pc, #84]	; (3784 <init_idle_thread+0x5c>)
    3730:	25b0      	movs	r5, #176	; 0xb0
    3732:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    3736:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
    373a:	4e13      	ldr	r6, [pc, #76]	; (3788 <init_idle_thread+0x60>)
    373c:	eb06 1643 	add.w	r6, r6, r3, lsl #5

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    3740:	af06      	add	r7, sp, #24
    3742:	4603      	mov	r3, r0
    3744:	4a11      	ldr	r2, [pc, #68]	; (378c <init_idle_thread+0x64>)
    3746:	2108      	movs	r1, #8
    3748:	4638      	mov	r0, r7
    374a:	f000 ff9b 	bl	4684 <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    374e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3752:	480f      	ldr	r0, [pc, #60]	; (3790 <init_idle_thread+0x68>)
    3754:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    3758:	9705      	str	r7, [sp, #20]
    375a:	2301      	movs	r3, #1
    375c:	9304      	str	r3, [sp, #16]
    375e:	230f      	movs	r3, #15
    3760:	9303      	str	r3, [sp, #12]
    3762:	2300      	movs	r3, #0
    3764:	9302      	str	r3, [sp, #8]
    3766:	9301      	str	r3, [sp, #4]
    3768:	9400      	str	r4, [sp, #0]
    376a:	4b0a      	ldr	r3, [pc, #40]	; (3794 <init_idle_thread+0x6c>)
    376c:	f44f 7280 	mov.w	r2, #256	; 0x100
    3770:	4631      	mov	r1, r6
    3772:	4628      	mov	r0, r5
    3774:	f000 f8fc 	bl	3970 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3778:	7b6b      	ldrb	r3, [r5, #13]
    377a:	f023 0304 	bic.w	r3, r3, #4
    377e:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3780:	b009      	add	sp, #36	; 0x24
    3782:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3784:	200000b8 	.word	0x200000b8
    3788:	20000740 	.word	0x20000740
    378c:	00005cd8 	.word	0x00005cd8
    3790:	200002d4 	.word	0x200002d4
    3794:	00003ad5 	.word	0x00003ad5

00003798 <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    3798:	b570      	push	{r4, r5, r6, lr}
    379a:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    379c:	f000 fc90 	bl	40c0 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    37a0:	4d1b      	ldr	r5, [pc, #108]	; (3810 <prepare_multithreading+0x78>)
    37a2:	4b1c      	ldr	r3, [pc, #112]	; (3814 <prepare_multithreading+0x7c>)
    37a4:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    37a6:	4b1c      	ldr	r3, [pc, #112]	; (3818 <prepare_multithreading+0x80>)
    37a8:	9305      	str	r3, [sp, #20]
    37aa:	2301      	movs	r3, #1
    37ac:	9304      	str	r3, [sp, #16]
    37ae:	2400      	movs	r4, #0
    37b0:	9403      	str	r4, [sp, #12]
    37b2:	9402      	str	r4, [sp, #8]
    37b4:	9401      	str	r4, [sp, #4]
    37b6:	9400      	str	r4, [sp, #0]
    37b8:	4b18      	ldr	r3, [pc, #96]	; (381c <prepare_multithreading+0x84>)
    37ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
    37be:	4918      	ldr	r1, [pc, #96]	; (3820 <prepare_multithreading+0x88>)
    37c0:	4628      	mov	r0, r5
    37c2:	f000 f8d5 	bl	3970 <z_setup_new_thread>
    37c6:	4606      	mov	r6, r0
    37c8:	7b6b      	ldrb	r3, [r5, #13]
    37ca:	f023 0304 	bic.w	r3, r3, #4
    37ce:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    37d0:	4628      	mov	r0, r5
    37d2:	f001 ffc8 	bl	5766 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    37d6:	2c00      	cmp	r4, #0
    37d8:	dd02      	ble.n	37e0 <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    37da:	4630      	mov	r0, r6
    37dc:	b006      	add	sp, #24
    37de:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    37e0:	4620      	mov	r0, r4
    37e2:	f7ff ffa1 	bl	3728 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    37e6:	4b0f      	ldr	r3, [pc, #60]	; (3824 <prepare_multithreading+0x8c>)
    37e8:	22b0      	movs	r2, #176	; 0xb0
    37ea:	fb02 3204 	mla	r2, r2, r4, r3
    37ee:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    37f2:	4b08      	ldr	r3, [pc, #32]	; (3814 <prepare_multithreading+0x7c>)
    37f4:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    37f8:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    37fa:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    37fc:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    3800:	4a09      	ldr	r2, [pc, #36]	; (3828 <prepare_multithreading+0x90>)
    3802:	eb02 1241 	add.w	r2, r2, r1, lsl #5
    3806:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
    380a:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    380c:	3401      	adds	r4, #1
    380e:	e7e2      	b.n	37d6 <prepare_multithreading+0x3e>
    3810:	20000168 	.word	0x20000168
    3814:	200002d4 	.word	0x200002d4
    3818:	00005ce4 	.word	0x00005ce4
    381c:	0000382d 	.word	0x0000382d
    3820:	20000320 	.word	0x20000320
    3824:	200000b8 	.word	0x200000b8
    3828:	20000860 	.word	0x20000860

0000382c <bg_thread_main>:
{
    382c:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    382e:	4b0a      	ldr	r3, [pc, #40]	; (3858 <bg_thread_main+0x2c>)
    3830:	2201      	movs	r2, #1
    3832:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3834:	2002      	movs	r0, #2
    3836:	f7ff ff1d 	bl	3674 <z_sys_init_run_level>
	boot_banner();
    383a:	f000 fec9 	bl	45d0 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    383e:	2003      	movs	r0, #3
    3840:	f7ff ff18 	bl	3674 <z_sys_init_run_level>
	z_init_static_threads();
    3844:	f000 f8f8 	bl	3a38 <z_init_static_threads>
	main();
    3848:	f7fc fdb0 	bl	3ac <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    384c:	4a03      	ldr	r2, [pc, #12]	; (385c <bg_thread_main+0x30>)
    384e:	7b13      	ldrb	r3, [r2, #12]
    3850:	f023 0301 	bic.w	r3, r3, #1
    3854:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3856:	bd08      	pop	{r3, pc}
    3858:	20000311 	.word	0x20000311
    385c:	20000168 	.word	0x20000168

00003860 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    3860:	b508      	push	{r3, lr}
    3862:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3864:	4a01      	ldr	r2, [pc, #4]	; (386c <switch_to_main_thread+0xc>)
    3866:	4802      	ldr	r0, [pc, #8]	; (3870 <switch_to_main_thread+0x10>)
    3868:	f7fd fdda 	bl	1420 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    386c:	0000382d 	.word	0x0000382d
    3870:	20000168 	.word	0x20000168

00003874 <z_bss_zero>:
{
    3874:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    3876:	4803      	ldr	r0, [pc, #12]	; (3884 <z_bss_zero+0x10>)
    3878:	4a03      	ldr	r2, [pc, #12]	; (3888 <z_bss_zero+0x14>)
    387a:	1a12      	subs	r2, r2, r0
    387c:	2100      	movs	r1, #0
    387e:	f001 fa0c 	bl	4c9a <memset>
}
    3882:	bd08      	pop	{r3, pc}
    3884:	20000098 	.word	0x20000098
    3888:	20000314 	.word	0x20000314

0000388c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    388c:	b500      	push	{lr}
    388e:	b0ad      	sub	sp, #180	; 0xb4
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3890:	4b1b      	ldr	r3, [pc, #108]	; (3900 <z_cstart+0x74>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3892:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3896:	4c1b      	ldr	r4, [pc, #108]	; (3904 <z_cstart+0x78>)
    3898:	6963      	ldr	r3, [r4, #20]
    389a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    389e:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    38a0:	23e0      	movs	r3, #224	; 0xe0
    38a2:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    38a6:	2500      	movs	r5, #0
    38a8:	77e5      	strb	r5, [r4, #31]
    38aa:	7625      	strb	r5, [r4, #24]
    38ac:	7665      	strb	r5, [r4, #25]
    38ae:	76a5      	strb	r5, [r4, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    38b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    38b2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    38b6:	6263      	str	r3, [r4, #36]	; 0x24
    38b8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    38bc:	f7fd fefa 	bl	16b4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    38c0:	f7fd fc9a 	bl	11f8 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    38c4:	f04f 33ff 	mov.w	r3, #4294967295
    38c8:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    38ca:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    38cc:	f7fd fffc 	bl	18c8 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    38d0:	f7fd ff96 	bl	1800 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    38d4:	2401      	movs	r4, #1
    38d6:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    38da:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    38de:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    38e0:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    38e2:	4b09      	ldr	r3, [pc, #36]	; (3908 <z_cstart+0x7c>)
    38e4:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    38e8:	f7ff feb8 	bl	365c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    38ec:	4628      	mov	r0, r5
    38ee:	f7ff fec1 	bl	3674 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    38f2:	4620      	mov	r0, r4
    38f4:	f7ff febe 	bl	3674 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    38f8:	f7ff ff4e 	bl	3798 <prepare_multithreading>
    38fc:	f7ff ffb0 	bl	3860 <switch_to_main_thread>
    3900:	20001080 	.word	0x20001080
    3904:	e000ed00 	.word	0xe000ed00
    3908:	200002d4 	.word	0x200002d4

0000390c <z_thread_monitor_exit>:
	__asm__ volatile(
    390c:	f04f 0320 	mov.w	r3, #32
    3910:	f3ef 8111 	mrs	r1, BASEPRI
    3914:	f383 8812 	msr	BASEPRI_MAX, r3
    3918:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    391c:	4b0a      	ldr	r3, [pc, #40]	; (3948 <z_thread_monitor_exit+0x3c>)
    391e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3920:	4283      	cmp	r3, r0
    3922:	d104      	bne.n	392e <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    3924:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3926:	4b08      	ldr	r3, [pc, #32]	; (3948 <z_thread_monitor_exit+0x3c>)
    3928:	629a      	str	r2, [r3, #40]	; 0x28
    392a:	e007      	b.n	393c <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    392c:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    392e:	b113      	cbz	r3, 3936 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    3930:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    3932:	4282      	cmp	r2, r0
    3934:	d1fa      	bne.n	392c <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    3936:	b10b      	cbz	r3, 393c <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    3938:	6f02      	ldr	r2, [r0, #112]	; 0x70
    393a:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    393c:	f381 8811 	msr	BASEPRI, r1
    3940:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    3944:	4770      	bx	lr
    3946:	bf00      	nop
    3948:	200002d4 	.word	0x200002d4

0000394c <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    394c:	b538      	push	{r3, r4, r5, lr}
    394e:	4614      	mov	r4, r2
    3950:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3952:	ea54 0305 	orrs.w	r3, r4, r5
    3956:	d102      	bne.n	395e <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    3958:	f001 febe 	bl	56d8 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    395c:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    395e:	462b      	mov	r3, r5
    3960:	4902      	ldr	r1, [pc, #8]	; (396c <schedule_new_thread+0x20>)
    3962:	3018      	adds	r0, #24
    3964:	f000 fd08 	bl	4378 <z_add_timeout>
    3968:	e7f8      	b.n	395c <schedule_new_thread+0x10>
    396a:	bf00      	nop
    396c:	0000579f 	.word	0x0000579f

00003970 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3974:	b085      	sub	sp, #20
    3976:	4604      	mov	r4, r0
    3978:	460f      	mov	r7, r1
    397a:	4615      	mov	r5, r2
    397c:	461e      	mov	r6, r3
    397e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3982:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3986:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    398a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    398e:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    3992:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    3994:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    3996:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3998:	2204      	movs	r2, #4
    399a:	9911      	ldr	r1, [sp, #68]	; 0x44
    399c:	f001 fea0 	bl	56e0 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    39a0:	462a      	mov	r2, r5
    39a2:	4639      	mov	r1, r7
    39a4:	4620      	mov	r0, r4
    39a6:	f001 fe7f 	bl	56a8 <setup_thread_stack>
    39aa:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    39ac:	f8cd 8008 	str.w	r8, [sp, #8]
    39b0:	f8cd 9004 	str.w	r9, [sp, #4]
    39b4:	f8cd a000 	str.w	sl, [sp]
    39b8:	4633      	mov	r3, r6
    39ba:	4602      	mov	r2, r0
    39bc:	4639      	mov	r1, r7
    39be:	4620      	mov	r0, r4
    39c0:	f7fd fcde 	bl	1380 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    39c4:	2300      	movs	r3, #0
    39c6:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    39c8:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    39ca:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    39ce:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    39d2:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    39d6:	f04f 0320 	mov.w	r3, #32
    39da:	f3ef 8211 	mrs	r2, BASEPRI
    39de:	f383 8812 	msr	BASEPRI_MAX, r3
    39e2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    39e6:	4b13      	ldr	r3, [pc, #76]	; (3a34 <z_setup_new_thread+0xc4>)
    39e8:	6a99      	ldr	r1, [r3, #40]	; 0x28
    39ea:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    39ec:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    39ee:	f382 8811 	msr	BASEPRI, r2
    39f2:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    39f6:	f1bb 0f00 	cmp.w	fp, #0
    39fa:	d013      	beq.n	3a24 <z_setup_new_thread+0xb4>
		strncpy(new_thread->name, name,
    39fc:	221f      	movs	r2, #31
    39fe:	4659      	mov	r1, fp
    3a00:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3a04:	f001 f8ef 	bl	4be6 <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3a08:	2300      	movs	r3, #0
    3a0a:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3a0e:	4b09      	ldr	r3, [pc, #36]	; (3a34 <z_setup_new_thread+0xc4>)
    3a10:	689b      	ldr	r3, [r3, #8]
    3a12:	b15b      	cbz	r3, 3a2c <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3a14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3a18:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3a1c:	4628      	mov	r0, r5
    3a1e:	b005      	add	sp, #20
    3a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3a24:	2300      	movs	r3, #0
    3a26:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3a2a:	e7f0      	b.n	3a0e <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    3a2c:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3a30:	e7f4      	b.n	3a1c <z_setup_new_thread+0xac>
    3a32:	bf00      	nop
    3a34:	200002d4 	.word	0x200002d4

00003a38 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3a38:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    3a3c:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    3a3e:	4c23      	ldr	r4, [pc, #140]	; (3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>)
    3a40:	4b23      	ldr	r3, [pc, #140]	; (3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>)
    3a42:	429c      	cmp	r4, r3
    3a44:	d215      	bcs.n	3a72 <z_init_static_threads+0x3a>
		z_setup_new_thread(
    3a46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3a48:	9305      	str	r3, [sp, #20]
    3a4a:	6a23      	ldr	r3, [r4, #32]
    3a4c:	9304      	str	r3, [sp, #16]
    3a4e:	69e3      	ldr	r3, [r4, #28]
    3a50:	9303      	str	r3, [sp, #12]
    3a52:	69a3      	ldr	r3, [r4, #24]
    3a54:	9302      	str	r3, [sp, #8]
    3a56:	6963      	ldr	r3, [r4, #20]
    3a58:	9301      	str	r3, [sp, #4]
    3a5a:	6923      	ldr	r3, [r4, #16]
    3a5c:	9300      	str	r3, [sp, #0]
    3a5e:	68e3      	ldr	r3, [r4, #12]
    3a60:	68a2      	ldr	r2, [r4, #8]
    3a62:	6861      	ldr	r1, [r4, #4]
    3a64:	6820      	ldr	r0, [r4, #0]
    3a66:	f7ff ff83 	bl	3970 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3a6a:	6823      	ldr	r3, [r4, #0]
    3a6c:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3a6e:	3430      	adds	r4, #48	; 0x30
    3a70:	e7e6      	b.n	3a40 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3a72:	f000 f913 	bl	3c9c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3a76:	4c15      	ldr	r4, [pc, #84]	; (3acc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x34>)
    3a78:	e01b      	b.n	3ab2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    3a7a:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    3a7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3a80:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    3a84:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    3a88:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    3a8c:	03d8      	lsls	r0, r3, #15
    3a8e:	f240 35e7 	movw	r5, #999	; 0x3e7
    3a92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3a96:	2300      	movs	r3, #0
    3a98:	1940      	adds	r0, r0, r5
    3a9a:	f04f 0500 	mov.w	r5, #0
    3a9e:	eb45 0101 	adc.w	r1, r5, r1
    3aa2:	f7fc fb09 	bl	b8 <__aeabi_uldivmod>
    3aa6:	4602      	mov	r2, r0
    3aa8:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    3aaa:	4630      	mov	r0, r6
    3aac:	f7ff ff4e 	bl	394c <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    3ab0:	3430      	adds	r4, #48	; 0x30
    3ab2:	4b07      	ldr	r3, [pc, #28]	; (3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>)
    3ab4:	429c      	cmp	r4, r3
    3ab6:	d204      	bcs.n	3ac2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3ab8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3aba:	f1b3 3fff 	cmp.w	r3, #4294967295
    3abe:	d0f7      	beq.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
    3ac0:	e7db      	b.n	3a7a <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    3ac2:	f000 fa89 	bl	3fd8 <k_sched_unlock>
}
    3ac6:	b006      	add	sp, #24
    3ac8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    3acc:	20000094 	.word	0x20000094
    3ad0:	20000094 	.word	0x20000094

00003ad4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3ad4:	b508      	push	{r3, lr}
    3ad6:	e001      	b.n	3adc <idle+0x8>
	arch_cpu_idle();
    3ad8:	f7fd fb94 	bl	1204 <arch_cpu_idle>
	__asm__ volatile(
    3adc:	f04f 0220 	mov.w	r2, #32
    3ae0:	f3ef 8311 	mrs	r3, BASEPRI
    3ae4:	f382 8812 	msr	BASEPRI_MAX, r2
    3ae8:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3aec:	f001 ff3a 	bl	5964 <z_get_next_timeout_expiry>
    3af0:	4b03      	ldr	r3, [pc, #12]	; (3b00 <idle+0x2c>)
    3af2:	6198      	str	r0, [r3, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    3af4:	f7fd fac2 	bl	107c <pm_system_suspend>
    3af8:	2800      	cmp	r0, #0
    3afa:	d1ef      	bne.n	3adc <idle+0x8>
    3afc:	e7ec      	b.n	3ad8 <idle+0x4>
    3afe:	bf00      	nop
    3b00:	200002d4 	.word	0x200002d4

00003b04 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3b04:	b538      	push	{r3, r4, r5, lr}
    3b06:	4604      	mov	r4, r0
    3b08:	f04f 0320 	mov.w	r3, #32
    3b0c:	f3ef 8511 	mrs	r5, BASEPRI
    3b10:	f383 8812 	msr	BASEPRI_MAX, r3
    3b14:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3b18:	f001 fec0 	bl	589c <z_unpend_first_thread>

	if (thread != NULL) {
    3b1c:	b148      	cbz	r0, 3b32 <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3b1e:	2200      	movs	r2, #0
    3b20:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3b24:	f001 fe1f 	bl	5766 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3b28:	4629      	mov	r1, r5
    3b2a:	4807      	ldr	r0, [pc, #28]	; (3b48 <z_impl_k_sem_give+0x44>)
    3b2c:	f000 f89a 	bl	3c64 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3b30:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3b32:	68a3      	ldr	r3, [r4, #8]
    3b34:	68e2      	ldr	r2, [r4, #12]
    3b36:	4293      	cmp	r3, r2
    3b38:	d003      	beq.n	3b42 <z_impl_k_sem_give+0x3e>
    3b3a:	2201      	movs	r2, #1
    3b3c:	4413      	add	r3, r2
    3b3e:	60a3      	str	r3, [r4, #8]
}
    3b40:	e7f2      	b.n	3b28 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3b42:	2200      	movs	r2, #0
    3b44:	e7fa      	b.n	3b3c <z_impl_k_sem_give+0x38>
    3b46:	bf00      	nop
    3b48:	20000300 	.word	0x20000300

00003b4c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3b4c:	b530      	push	{r4, r5, lr}
    3b4e:	b083      	sub	sp, #12
    3b50:	461d      	mov	r5, r3
    3b52:	f04f 0320 	mov.w	r3, #32
    3b56:	f3ef 8111 	mrs	r1, BASEPRI
    3b5a:	f383 8812 	msr	BASEPRI_MAX, r3
    3b5e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3b62:	6883      	ldr	r3, [r0, #8]
    3b64:	b143      	cbz	r3, 3b78 <z_impl_k_sem_take+0x2c>
		sem->count--;
    3b66:	3b01      	subs	r3, #1
    3b68:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    3b6a:	f381 8811 	msr	BASEPRI, r1
    3b6e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3b72:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3b74:	b003      	add	sp, #12
    3b76:	bd30      	pop	{r4, r5, pc}
    3b78:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3b7a:	ea54 0305 	orrs.w	r3, r4, r5
    3b7e:	d006      	beq.n	3b8e <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3b80:	e9cd 4500 	strd	r4, r5, [sp]
    3b84:	4602      	mov	r2, r0
    3b86:	4805      	ldr	r0, [pc, #20]	; (3b9c <z_impl_k_sem_take+0x50>)
    3b88:	f000 f9d0 	bl	3f2c <z_pend_curr>
	return ret;
    3b8c:	e7f2      	b.n	3b74 <z_impl_k_sem_take+0x28>
    3b8e:	f381 8811 	msr	BASEPRI, r1
    3b92:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3b96:	f06f 000f 	mvn.w	r0, #15
    3b9a:	e7eb      	b.n	3b74 <z_impl_k_sem_take+0x28>
    3b9c:	20000300 	.word	0x20000300

00003ba0 <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    3ba0:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
    3ba6:	bf08      	it	eq
    3ba8:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    3bac:	d100      	bne.n	3bb0 <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    3bae:	bd38      	pop	{r3, r4, r5, pc}
    3bb0:	4902      	ldr	r1, [pc, #8]	; (3bbc <add_thread_timeout+0x1c>)
    3bb2:	3018      	adds	r0, #24
    3bb4:	f000 fbe0 	bl	4378 <z_add_timeout>
    3bb8:	e7f9      	b.n	3bae <add_thread_timeout+0xe>
    3bba:	bf00      	nop
    3bbc:	0000579f 	.word	0x0000579f

00003bc0 <z_reset_time_slice>:
{
    3bc0:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    3bc2:	4b08      	ldr	r3, [pc, #32]	; (3be4 <z_reset_time_slice+0x24>)
    3bc4:	681b      	ldr	r3, [r3, #0]
    3bc6:	b903      	cbnz	r3, 3bca <z_reset_time_slice+0xa>
}
    3bc8:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3bca:	f7fe fd47 	bl	265c <sys_clock_elapsed>
    3bce:	4603      	mov	r3, r0
    3bd0:	4a04      	ldr	r2, [pc, #16]	; (3be4 <z_reset_time_slice+0x24>)
    3bd2:	6810      	ldr	r0, [r2, #0]
    3bd4:	4403      	add	r3, r0
    3bd6:	4a04      	ldr	r2, [pc, #16]	; (3be8 <z_reset_time_slice+0x28>)
    3bd8:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    3bda:	2100      	movs	r1, #0
    3bdc:	f001 fed8 	bl	5990 <z_set_timeout_expiry>
}
    3be0:	e7f2      	b.n	3bc8 <z_reset_time_slice+0x8>
    3be2:	bf00      	nop
    3be4:	20000308 	.word	0x20000308
    3be8:	200002d4 	.word	0x200002d4

00003bec <k_sched_time_slice_set>:
{
    3bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3bf0:	4606      	mov	r6, r0
    3bf2:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    3bf4:	2300      	movs	r3, #0
	__asm__ volatile(
    3bf6:	f04f 0220 	mov.w	r2, #32
    3bfa:	f3ef 8711 	mrs	r7, BASEPRI
    3bfe:	f382 8812 	msr	BASEPRI_MAX, r2
    3c02:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    3c06:	e009      	b.n	3c1c <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    3c08:	4b13      	ldr	r3, [pc, #76]	; (3c58 <k_sched_time_slice_set+0x6c>)
    3c0a:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    3c0e:	f7ff ffd7 	bl	3bc0 <z_reset_time_slice>
	__asm__ volatile(
    3c12:	f387 8811 	msr	BASEPRI, r7
    3c16:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    3c1a:	2301      	movs	r3, #1
    3c1c:	b9cb      	cbnz	r3, 3c52 <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    3c1e:	2300      	movs	r3, #0
    3c20:	4a0e      	ldr	r2, [pc, #56]	; (3c5c <k_sched_time_slice_set+0x70>)
    3c22:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    3c24:	0c75      	lsrs	r5, r6, #17
    3c26:	03f4      	lsls	r4, r6, #15
    3c28:	f240 30e7 	movw	r0, #999	; 0x3e7
    3c2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3c30:	2300      	movs	r3, #0
    3c32:	1820      	adds	r0, r4, r0
    3c34:	f04f 0100 	mov.w	r1, #0
    3c38:	eb45 0101 	adc.w	r1, r5, r1
    3c3c:	f7fc fa3c 	bl	b8 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    3c40:	4b07      	ldr	r3, [pc, #28]	; (3c60 <k_sched_time_slice_set+0x74>)
    3c42:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3c44:	2e00      	cmp	r6, #0
    3c46:	dddf      	ble.n	3c08 <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    3c48:	2802      	cmp	r0, #2
    3c4a:	bfb8      	it	lt
    3c4c:	2002      	movlt	r0, #2
    3c4e:	6018      	str	r0, [r3, #0]
    3c50:	e7da      	b.n	3c08 <k_sched_time_slice_set+0x1c>
}
    3c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3c56:	bf00      	nop
    3c58:	20000304 	.word	0x20000304
    3c5c:	200002d4 	.word	0x200002d4
    3c60:	20000308 	.word	0x20000308

00003c64 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    3c64:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    3c66:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3c68:	b921      	cbnz	r1, 3c74 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3c6a:	f3ef 8305 	mrs	r3, IPSR
    3c6e:	b913      	cbnz	r3, 3c76 <z_reschedule+0x12>
    3c70:	2101      	movs	r1, #1
    3c72:	e000      	b.n	3c76 <z_reschedule+0x12>
    3c74:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    3c76:	f011 0f01 	tst.w	r1, #1
    3c7a:	d007      	beq.n	3c8c <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    3c7c:	4b06      	ldr	r3, [pc, #24]	; (3c98 <z_reschedule+0x34>)
    3c7e:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    3c80:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    3c82:	429a      	cmp	r2, r3
    3c84:	d002      	beq.n	3c8c <z_reschedule+0x28>
	ret = arch_swap(key);
    3c86:	f7fd fb23 	bl	12d0 <arch_swap>
		z_swap(lock, key);
    3c8a:	e003      	b.n	3c94 <z_reschedule+0x30>
    3c8c:	f380 8811 	msr	BASEPRI, r0
    3c90:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    3c94:	bd08      	pop	{r3, pc}
    3c96:	bf00      	nop
    3c98:	200002d4 	.word	0x200002d4

00003c9c <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    3c9c:	2300      	movs	r3, #0
	__asm__ volatile(
    3c9e:	f04f 0220 	mov.w	r2, #32
    3ca2:	f3ef 8111 	mrs	r1, BASEPRI
    3ca6:	f382 8812 	msr	BASEPRI_MAX, r2
    3caa:	f3bf 8f6f 	isb	sy
    3cae:	b953      	cbnz	r3, 3cc6 <k_sched_lock+0x2a>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3cb0:	4b05      	ldr	r3, [pc, #20]	; (3cc8 <k_sched_lock+0x2c>)
    3cb2:	689a      	ldr	r2, [r3, #8]
    3cb4:	7bd3      	ldrb	r3, [r2, #15]
    3cb6:	3b01      	subs	r3, #1
    3cb8:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3cba:	f381 8811 	msr	BASEPRI, r1
    3cbe:	f3bf 8f6f 	isb	sy
    3cc2:	2301      	movs	r3, #1
    3cc4:	e7f3      	b.n	3cae <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3cc6:	4770      	bx	lr
    3cc8:	200002d4 	.word	0x200002d4

00003ccc <update_cache>:
{
    3ccc:	b538      	push	{r3, r4, r5, lr}
    3cce:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    3cd0:	480f      	ldr	r0, [pc, #60]	; (3d10 <update_cache+0x44>)
    3cd2:	f001 fd41 	bl	5758 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3cd6:	4605      	mov	r5, r0
    3cd8:	b170      	cbz	r0, 3cf8 <update_cache+0x2c>
	if (preempt_ok != 0) {
    3cda:	b984      	cbnz	r4, 3cfe <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    3cdc:	4b0d      	ldr	r3, [pc, #52]	; (3d14 <update_cache+0x48>)
    3cde:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3ce0:	7b5a      	ldrb	r2, [r3, #13]
    3ce2:	f012 0f1f 	tst.w	r2, #31
    3ce6:	d10a      	bne.n	3cfe <update_cache+0x32>
 * @return true if node is linked into a list, false if it is not
 */

static inline bool sys_dnode_is_linked(const sys_dnode_t *node)
{
	return node->next != NULL;
    3ce8:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3cea:	b942      	cbnz	r2, 3cfe <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3cec:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    3cee:	2a7f      	cmp	r2, #127	; 0x7f
    3cf0:	d905      	bls.n	3cfe <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    3cf2:	4a08      	ldr	r2, [pc, #32]	; (3d14 <update_cache+0x48>)
    3cf4:	61d3      	str	r3, [r2, #28]
    3cf6:	e00a      	b.n	3d0e <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3cf8:	4b06      	ldr	r3, [pc, #24]	; (3d14 <update_cache+0x48>)
    3cfa:	68dd      	ldr	r5, [r3, #12]
    3cfc:	e7ed      	b.n	3cda <update_cache+0xe>
		if (thread != _current) {
    3cfe:	4b05      	ldr	r3, [pc, #20]	; (3d14 <update_cache+0x48>)
    3d00:	689b      	ldr	r3, [r3, #8]
    3d02:	42ab      	cmp	r3, r5
    3d04:	d001      	beq.n	3d0a <update_cache+0x3e>
			z_reset_time_slice();
    3d06:	f7ff ff5b 	bl	3bc0 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3d0a:	4b02      	ldr	r3, [pc, #8]	; (3d14 <update_cache+0x48>)
    3d0c:	61dd      	str	r5, [r3, #28]
}
    3d0e:	bd38      	pop	{r3, r4, r5, pc}
    3d10:	200002f4 	.word	0x200002f4
    3d14:	200002d4 	.word	0x200002d4

00003d18 <move_thread_to_end_of_prio_q>:
{
    3d18:	b538      	push	{r3, r4, r5, lr}
    3d1a:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    3d1c:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3d1e:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3d22:	2b00      	cmp	r3, #0
    3d24:	db28      	blt.n	3d78 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    3d26:	7b6b      	ldrb	r3, [r5, #13]
    3d28:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3d2c:	736b      	strb	r3, [r5, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3d2e:	4b1a      	ldr	r3, [pc, #104]	; (3d98 <move_thread_to_end_of_prio_q+0x80>)
    3d30:	f853 4f20 	ldr.w	r4, [r3, #32]!
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3d34:	429c      	cmp	r4, r3
    3d36:	d02d      	beq.n	3d94 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3d38:	b16c      	cbz	r4, 3d56 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3d3a:	4621      	mov	r1, r4
    3d3c:	4628      	mov	r0, r5
    3d3e:	f001 fce4 	bl	570a <z_sched_prio_cmp>
    3d42:	2800      	cmp	r0, #0
    3d44:	dc20      	bgt.n	3d88 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3d46:	b134      	cbz	r4, 3d56 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    3d48:	4b13      	ldr	r3, [pc, #76]	; (3d98 <move_thread_to_end_of_prio_q+0x80>)
    3d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3d4c:	429c      	cmp	r4, r3
    3d4e:	d002      	beq.n	3d56 <move_thread_to_end_of_prio_q+0x3e>
    3d50:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3d52:	2c00      	cmp	r4, #0
    3d54:	d1f0      	bne.n	3d38 <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    3d56:	4b10      	ldr	r3, [pc, #64]	; (3d98 <move_thread_to_end_of_prio_q+0x80>)
    3d58:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    3d5a:	f103 0120 	add.w	r1, r3, #32
    3d5e:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    3d60:	606a      	str	r2, [r5, #4]

	tail->next = node;
    3d62:	6015      	str	r5, [r2, #0]
	list->tail = node;
    3d64:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    3d66:	4b0c      	ldr	r3, [pc, #48]	; (3d98 <move_thread_to_end_of_prio_q+0x80>)
    3d68:	6898      	ldr	r0, [r3, #8]
    3d6a:	42a8      	cmp	r0, r5
    3d6c:	bf14      	ite	ne
    3d6e:	2000      	movne	r0, #0
    3d70:	2001      	moveq	r0, #1
    3d72:	f7ff ffab 	bl	3ccc <update_cache>
}
    3d76:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3d78:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3d7c:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3d7e:	4601      	mov	r1, r0
    3d80:	4806      	ldr	r0, [pc, #24]	; (3d9c <move_thread_to_end_of_prio_q+0x84>)
    3d82:	f001 fce1 	bl	5748 <z_priq_dumb_remove>
}
    3d86:	e7ce      	b.n	3d26 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3d88:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    3d8a:	606b      	str	r3, [r5, #4]
	node->next = successor;
    3d8c:	602c      	str	r4, [r5, #0]
	prev->next = node;
    3d8e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    3d90:	6065      	str	r5, [r4, #4]
}
    3d92:	e7e8      	b.n	3d66 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3d94:	2400      	movs	r4, #0
    3d96:	e7cf      	b.n	3d38 <move_thread_to_end_of_prio_q+0x20>
    3d98:	200002d4 	.word	0x200002d4
    3d9c:	200002f4 	.word	0x200002f4

00003da0 <z_time_slice>:
{
    3da0:	b510      	push	{r4, lr}
	__asm__ volatile(
    3da2:	f04f 0320 	mov.w	r3, #32
    3da6:	f3ef 8411 	mrs	r4, BASEPRI
    3daa:	f383 8812 	msr	BASEPRI_MAX, r3
    3dae:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3db2:	4b1c      	ldr	r3, [pc, #112]	; (3e24 <z_time_slice+0x84>)
    3db4:	689b      	ldr	r3, [r3, #8]
    3db6:	4a1c      	ldr	r2, [pc, #112]	; (3e28 <z_time_slice+0x88>)
    3db8:	6812      	ldr	r2, [r2, #0]
    3dba:	4293      	cmp	r3, r2
    3dbc:	d01d      	beq.n	3dfa <z_time_slice+0x5a>
	pending_current = NULL;
    3dbe:	4a1a      	ldr	r2, [pc, #104]	; (3e28 <z_time_slice+0x88>)
    3dc0:	2100      	movs	r1, #0
    3dc2:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    3dc4:	4a19      	ldr	r2, [pc, #100]	; (3e2c <z_time_slice+0x8c>)
    3dc6:	6812      	ldr	r2, [r2, #0]
    3dc8:	b322      	cbz	r2, 3e14 <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3dca:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    3dcc:	2a7f      	cmp	r2, #127	; 0x7f
    3dce:	d821      	bhi.n	3e14 <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    3dd0:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    3dd2:	f012 0f1f 	tst.w	r2, #31
    3dd6:	d11d      	bne.n	3e14 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3dd8:	f993 100e 	ldrsb.w	r1, [r3, #14]
    3ddc:	4a14      	ldr	r2, [pc, #80]	; (3e30 <z_time_slice+0x90>)
    3dde:	6812      	ldr	r2, [r2, #0]
    3de0:	4291      	cmp	r1, r2
    3de2:	db17      	blt.n	3e14 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    3de4:	4a13      	ldr	r2, [pc, #76]	; (3e34 <z_time_slice+0x94>)
    3de6:	4293      	cmp	r3, r2
    3de8:	d014      	beq.n	3e14 <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    3dea:	4a0e      	ldr	r2, [pc, #56]	; (3e24 <z_time_slice+0x84>)
    3dec:	6912      	ldr	r2, [r2, #16]
    3dee:	4282      	cmp	r2, r0
    3df0:	dd0a      	ble.n	3e08 <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    3df2:	1a10      	subs	r0, r2, r0
    3df4:	4b0b      	ldr	r3, [pc, #44]	; (3e24 <z_time_slice+0x84>)
    3df6:	6118      	str	r0, [r3, #16]
    3df8:	e00f      	b.n	3e1a <z_time_slice+0x7a>
		z_reset_time_slice();
    3dfa:	f7ff fee1 	bl	3bc0 <z_reset_time_slice>
	__asm__ volatile(
    3dfe:	f384 8811 	msr	BASEPRI, r4
    3e02:	f3bf 8f6f 	isb	sy
		return;
    3e06:	e00c      	b.n	3e22 <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    3e08:	4618      	mov	r0, r3
    3e0a:	f7ff ff85 	bl	3d18 <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    3e0e:	f7ff fed7 	bl	3bc0 <z_reset_time_slice>
    3e12:	e002      	b.n	3e1a <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    3e14:	4b03      	ldr	r3, [pc, #12]	; (3e24 <z_time_slice+0x84>)
    3e16:	2200      	movs	r2, #0
    3e18:	611a      	str	r2, [r3, #16]
    3e1a:	f384 8811 	msr	BASEPRI, r4
    3e1e:	f3bf 8f6f 	isb	sy
}
    3e22:	bd10      	pop	{r4, pc}
    3e24:	200002d4 	.word	0x200002d4
    3e28:	20000300 	.word	0x20000300
    3e2c:	20000308 	.word	0x20000308
    3e30:	20000304 	.word	0x20000304
    3e34:	200000b8 	.word	0x200000b8

00003e38 <ready_thread>:
{
    3e38:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    3e3a:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3e3c:	f990 200d 	ldrsb.w	r2, [r0, #13]
    3e40:	2a00      	cmp	r2, #0
    3e42:	db2d      	blt.n	3ea0 <ready_thread+0x68>
    3e44:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3e46:	f013 0f1f 	tst.w	r3, #31
    3e4a:	d105      	bne.n	3e58 <ready_thread+0x20>
	return node->next != NULL;
    3e4c:	6982      	ldr	r2, [r0, #24]
    3e4e:	b10a      	cbz	r2, 3e54 <ready_thread+0x1c>
    3e50:	2200      	movs	r2, #0
    3e52:	e002      	b.n	3e5a <ready_thread+0x22>
    3e54:	2201      	movs	r2, #1
    3e56:	e000      	b.n	3e5a <ready_thread+0x22>
    3e58:	2200      	movs	r2, #0
    3e5a:	b30a      	cbz	r2, 3ea0 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    3e5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3e60:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    3e62:	4b14      	ldr	r3, [pc, #80]	; (3eb4 <ready_thread+0x7c>)
    3e64:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3e68:	429d      	cmp	r5, r3
    3e6a:	d020      	beq.n	3eae <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3e6c:	b16d      	cbz	r5, 3e8a <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3e6e:	4629      	mov	r1, r5
    3e70:	4620      	mov	r0, r4
    3e72:	f001 fc4a 	bl	570a <z_sched_prio_cmp>
    3e76:	2800      	cmp	r0, #0
    3e78:	dc13      	bgt.n	3ea2 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3e7a:	b135      	cbz	r5, 3e8a <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    3e7c:	4b0d      	ldr	r3, [pc, #52]	; (3eb4 <ready_thread+0x7c>)
    3e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3e80:	429d      	cmp	r5, r3
    3e82:	d002      	beq.n	3e8a <ready_thread+0x52>
    3e84:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3e86:	2d00      	cmp	r5, #0
    3e88:	d1f0      	bne.n	3e6c <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    3e8a:	4b0a      	ldr	r3, [pc, #40]	; (3eb4 <ready_thread+0x7c>)
    3e8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    3e8e:	f103 0120 	add.w	r1, r3, #32
    3e92:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    3e94:	6062      	str	r2, [r4, #4]
	tail->next = node;
    3e96:	6014      	str	r4, [r2, #0]
	list->tail = node;
    3e98:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    3e9a:	2000      	movs	r0, #0
    3e9c:	f7ff ff16 	bl	3ccc <update_cache>
}
    3ea0:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    3ea2:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    3ea4:	6063      	str	r3, [r4, #4]
	node->next = successor;
    3ea6:	6025      	str	r5, [r4, #0]
	prev->next = node;
    3ea8:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3eaa:	606c      	str	r4, [r5, #4]
}
    3eac:	e7f5      	b.n	3e9a <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3eae:	2500      	movs	r5, #0
    3eb0:	e7dc      	b.n	3e6c <ready_thread+0x34>
    3eb2:	bf00      	nop
    3eb4:	200002d4 	.word	0x200002d4

00003eb8 <z_sched_start>:
{
    3eb8:	b510      	push	{r4, lr}
	__asm__ volatile(
    3eba:	f04f 0320 	mov.w	r3, #32
    3ebe:	f3ef 8411 	mrs	r4, BASEPRI
    3ec2:	f383 8812 	msr	BASEPRI_MAX, r3
    3ec6:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    3eca:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    3ecc:	f013 0f04 	tst.w	r3, #4
    3ed0:	d104      	bne.n	3edc <z_sched_start+0x24>
	__asm__ volatile(
    3ed2:	f384 8811 	msr	BASEPRI, r4
    3ed6:	f3bf 8f6f 	isb	sy
}
    3eda:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3edc:	f023 0304 	bic.w	r3, r3, #4
    3ee0:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    3ee2:	f7ff ffa9 	bl	3e38 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    3ee6:	4621      	mov	r1, r4
    3ee8:	4801      	ldr	r0, [pc, #4]	; (3ef0 <z_sched_start+0x38>)
    3eea:	f7ff febb 	bl	3c64 <z_reschedule>
    3eee:	e7f4      	b.n	3eda <z_sched_start+0x22>
    3ef0:	20000304 	.word	0x20000304

00003ef4 <unready_thread>:
{
    3ef4:	b510      	push	{r4, lr}
    3ef6:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    3ef8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3efa:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3efe:	2b00      	cmp	r3, #0
    3f00:	db08      	blt.n	3f14 <unready_thread+0x20>
	update_cache(thread == _current);
    3f02:	4b08      	ldr	r3, [pc, #32]	; (3f24 <unready_thread+0x30>)
    3f04:	6898      	ldr	r0, [r3, #8]
    3f06:	42a0      	cmp	r0, r4
    3f08:	bf14      	ite	ne
    3f0a:	2000      	movne	r0, #0
    3f0c:	2001      	moveq	r0, #1
    3f0e:	f7ff fedd 	bl	3ccc <update_cache>
}
    3f12:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3f14:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3f18:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3f1a:	4601      	mov	r1, r0
    3f1c:	4802      	ldr	r0, [pc, #8]	; (3f28 <unready_thread+0x34>)
    3f1e:	f001 fc13 	bl	5748 <z_priq_dumb_remove>
}
    3f22:	e7ee      	b.n	3f02 <unready_thread+0xe>
    3f24:	200002d4 	.word	0x200002d4
    3f28:	200002f4 	.word	0x200002f4

00003f2c <z_pend_curr>:
{
    3f2c:	b510      	push	{r4, lr}
    3f2e:	460c      	mov	r4, r1
    3f30:	4611      	mov	r1, r2
	pending_current = _current;
    3f32:	4b06      	ldr	r3, [pc, #24]	; (3f4c <z_pend_curr+0x20>)
    3f34:	6898      	ldr	r0, [r3, #8]
    3f36:	4b06      	ldr	r3, [pc, #24]	; (3f50 <z_pend_curr+0x24>)
    3f38:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    3f3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    3f3e:	f001 fc8c 	bl	585a <pend>
    3f42:	4620      	mov	r0, r4
    3f44:	f7fd f9c4 	bl	12d0 <arch_swap>
}
    3f48:	bd10      	pop	{r4, pc}
    3f4a:	bf00      	nop
    3f4c:	200002d4 	.word	0x200002d4
    3f50:	20000300 	.word	0x20000300

00003f54 <z_impl_k_thread_suspend>:
{
    3f54:	b538      	push	{r3, r4, r5, lr}
    3f56:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    3f58:	3018      	adds	r0, #24
    3f5a:	f001 fce5 	bl	5928 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    3f5e:	2300      	movs	r3, #0
	__asm__ volatile(
    3f60:	f04f 0220 	mov.w	r2, #32
    3f64:	f3ef 8511 	mrs	r5, BASEPRI
    3f68:	f382 8812 	msr	BASEPRI_MAX, r2
    3f6c:	f3bf 8f6f 	isb	sy
    3f70:	e010      	b.n	3f94 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    3f72:	7b63      	ldrb	r3, [r4, #13]
    3f74:	f043 0310 	orr.w	r3, r3, #16
    3f78:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    3f7a:	4b15      	ldr	r3, [pc, #84]	; (3fd0 <z_impl_k_thread_suspend+0x7c>)
    3f7c:	6898      	ldr	r0, [r3, #8]
    3f7e:	42a0      	cmp	r0, r4
    3f80:	bf14      	ite	ne
    3f82:	2000      	movne	r0, #0
    3f84:	2001      	moveq	r0, #1
    3f86:	f7ff fea1 	bl	3ccc <update_cache>
	__asm__ volatile(
    3f8a:	f385 8811 	msr	BASEPRI, r5
    3f8e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    3f92:	2301      	movs	r3, #1
    3f94:	b963      	cbnz	r3, 3fb0 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    3f96:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    3f98:	f994 300d 	ldrsb.w	r3, [r4, #13]
    3f9c:	2b00      	cmp	r3, #0
    3f9e:	dae8      	bge.n	3f72 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3fa0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3fa4:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3fa6:	4621      	mov	r1, r4
    3fa8:	480a      	ldr	r0, [pc, #40]	; (3fd4 <z_impl_k_thread_suspend+0x80>)
    3faa:	f001 fbcd 	bl	5748 <z_priq_dumb_remove>
}
    3fae:	e7e0      	b.n	3f72 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    3fb0:	4b07      	ldr	r3, [pc, #28]	; (3fd0 <z_impl_k_thread_suspend+0x7c>)
    3fb2:	689b      	ldr	r3, [r3, #8]
    3fb4:	42a3      	cmp	r3, r4
    3fb6:	d000      	beq.n	3fba <z_impl_k_thread_suspend+0x66>
}
    3fb8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    3fba:	f04f 0320 	mov.w	r3, #32
    3fbe:	f3ef 8011 	mrs	r0, BASEPRI
    3fc2:	f383 8812 	msr	BASEPRI_MAX, r3
    3fc6:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    3fca:	f001 fba8 	bl	571e <z_reschedule_irqlock>
    3fce:	e7f3      	b.n	3fb8 <z_impl_k_thread_suspend+0x64>
    3fd0:	200002d4 	.word	0x200002d4
    3fd4:	200002f4 	.word	0x200002f4

00003fd8 <k_sched_unlock>:

void k_sched_unlock(void)
{
    3fd8:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    3fda:	2300      	movs	r3, #0
    3fdc:	f04f 0220 	mov.w	r2, #32
    3fe0:	f3ef 8411 	mrs	r4, BASEPRI
    3fe4:	f382 8812 	msr	BASEPRI_MAX, r2
    3fe8:	f3bf 8f6f 	isb	sy
    3fec:	b96b      	cbnz	r3, 400a <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    3fee:	4b0c      	ldr	r3, [pc, #48]	; (4020 <k_sched_unlock+0x48>)
    3ff0:	689a      	ldr	r2, [r3, #8]
    3ff2:	7bd3      	ldrb	r3, [r2, #15]
    3ff4:	3301      	adds	r3, #1
    3ff6:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    3ff8:	2000      	movs	r0, #0
    3ffa:	f7ff fe67 	bl	3ccc <update_cache>
	__asm__ volatile(
    3ffe:	f384 8811 	msr	BASEPRI, r4
    4002:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4006:	2301      	movs	r3, #1
    4008:	e7f0      	b.n	3fec <k_sched_unlock+0x14>
	__asm__ volatile(
    400a:	f04f 0320 	mov.w	r3, #32
    400e:	f3ef 8011 	mrs	r0, BASEPRI
    4012:	f383 8812 	msr	BASEPRI_MAX, r3
    4016:	f3bf 8f6f 	isb	sy
    401a:	f001 fb80 	bl	571e <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    401e:	bd10      	pop	{r4, pc}
    4020:	200002d4 	.word	0x200002d4

00004024 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    4024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    4026:	7b43      	ldrb	r3, [r0, #13]
    4028:	f013 0f08 	tst.w	r3, #8
    402c:	d145      	bne.n	40ba <end_thread+0x96>
    402e:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4030:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4034:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    4038:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    403a:	f013 0f80 	tst.w	r3, #128	; 0x80
    403e:	d114      	bne.n	406a <end_thread+0x46>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4040:	68ab      	ldr	r3, [r5, #8]
    4042:	b15b      	cbz	r3, 405c <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4044:	4628      	mov	r0, r5
    4046:	f001 fb5e 	bl	5706 <pended_on_thread>
    404a:	4629      	mov	r1, r5
    404c:	f001 fb7c 	bl	5748 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4050:	7b6b      	ldrb	r3, [r5, #13]
    4052:	f023 0302 	bic.w	r3, r3, #2
    4056:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    4058:	2300      	movs	r3, #0
    405a:	60ab      	str	r3, [r5, #8]
    405c:	f105 0018 	add.w	r0, r5, #24
    4060:	f001 fc62 	bl	5928 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    4064:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4068:	e01c      	b.n	40a4 <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    406a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    406e:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4070:	4601      	mov	r1, r0
    4072:	4812      	ldr	r0, [pc, #72]	; (40bc <end_thread+0x98>)
    4074:	f001 fb68 	bl	5748 <z_priq_dumb_remove>
}
    4078:	e7e2      	b.n	4040 <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    407a:	4620      	mov	r0, r4
    407c:	f001 fb43 	bl	5706 <pended_on_thread>
    4080:	4621      	mov	r1, r4
    4082:	f001 fb61 	bl	5748 <z_priq_dumb_remove>
    4086:	7b63      	ldrb	r3, [r4, #13]
    4088:	f023 0302 	bic.w	r3, r3, #2
    408c:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    408e:	2600      	movs	r6, #0
    4090:	60a6      	str	r6, [r4, #8]
    4092:	f104 0018 	add.w	r0, r4, #24
    4096:	f001 fc47 	bl	5928 <z_abort_timeout>
    409a:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    409e:	4620      	mov	r0, r4
    40a0:	f7ff feca 	bl	3e38 <ready_thread>
	return list->head == list;
    40a4:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    40a6:	42bc      	cmp	r4, r7
    40a8:	d001      	beq.n	40ae <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    40aa:	2c00      	cmp	r4, #0
    40ac:	d1e5      	bne.n	407a <end_thread+0x56>
		update_cache(1);
    40ae:	2001      	movs	r0, #1
    40b0:	f7ff fe0c 	bl	3ccc <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    40b4:	4628      	mov	r0, r5
    40b6:	f7ff fc29 	bl	390c <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    40ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40bc:	200002f4 	.word	0x200002f4

000040c0 <z_sched_init>:
{
    40c0:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    40c2:	4804      	ldr	r0, [pc, #16]	; (40d4 <z_sched_init+0x14>)
    40c4:	f001 fc15 	bl	58f2 <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    40c8:	2100      	movs	r1, #0
    40ca:	4608      	mov	r0, r1
    40cc:	f7ff fd8e 	bl	3bec <k_sched_time_slice_set>
}
    40d0:	bd08      	pop	{r3, pc}
    40d2:	bf00      	nop
    40d4:	200002f0 	.word	0x200002f0

000040d8 <z_impl_k_yield>:
{
    40d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    40da:	f04f 0320 	mov.w	r3, #32
    40de:	f3ef 8611 	mrs	r6, BASEPRI
    40e2:	f383 8812 	msr	BASEPRI_MAX, r3
    40e6:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    40ea:	4c1c      	ldr	r4, [pc, #112]	; (415c <z_impl_k_yield+0x84>)
    40ec:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    40ee:	7b4b      	ldrb	r3, [r1, #13]
    40f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    40f4:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    40f6:	f104 0720 	add.w	r7, r4, #32
    40fa:	4638      	mov	r0, r7
    40fc:	f001 fb24 	bl	5748 <z_priq_dumb_remove>
	queue_thread(_current);
    4100:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4102:	7b6b      	ldrb	r3, [r5, #13]
    4104:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4108:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    410a:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    410c:	42bc      	cmp	r4, r7
    410e:	d023      	beq.n	4158 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4110:	b16c      	cbz	r4, 412e <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4112:	4621      	mov	r1, r4
    4114:	4628      	mov	r0, r5
    4116:	f001 faf8 	bl	570a <z_sched_prio_cmp>
    411a:	2800      	cmp	r0, #0
    411c:	dc16      	bgt.n	414c <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    411e:	b134      	cbz	r4, 412e <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    4120:	4b0e      	ldr	r3, [pc, #56]	; (415c <z_impl_k_yield+0x84>)
    4122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4124:	429c      	cmp	r4, r3
    4126:	d002      	beq.n	412e <z_impl_k_yield+0x56>
    4128:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    412a:	2c00      	cmp	r4, #0
    412c:	d1f0      	bne.n	4110 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    412e:	4b0b      	ldr	r3, [pc, #44]	; (415c <z_impl_k_yield+0x84>)
    4130:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4132:	f103 0120 	add.w	r1, r3, #32
    4136:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4138:	606a      	str	r2, [r5, #4]
	tail->next = node;
    413a:	6015      	str	r5, [r2, #0]
	list->tail = node;
    413c:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    413e:	2001      	movs	r0, #1
    4140:	f7ff fdc4 	bl	3ccc <update_cache>
    4144:	4630      	mov	r0, r6
    4146:	f7fd f8c3 	bl	12d0 <arch_swap>
}
    414a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    414c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    414e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4150:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4152:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4154:	6065      	str	r5, [r4, #4]
}
    4156:	e7f2      	b.n	413e <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4158:	2400      	movs	r4, #0
    415a:	e7d9      	b.n	4110 <z_impl_k_yield+0x38>
    415c:	200002d4 	.word	0x200002d4

00004160 <z_tick_sleep>:
{
    4160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4164:	4604      	mov	r4, r0
    4166:	460d      	mov	r5, r1
	if (ticks == 0) {
    4168:	ea54 0105 	orrs.w	r1, r4, r5
    416c:	d037      	beq.n	41de <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    416e:	f06f 0101 	mvn.w	r1, #1
    4172:	1a0a      	subs	r2, r1, r0
    4174:	f04f 31ff 	mov.w	r1, #4294967295
    4178:	eb61 0305 	sbc.w	r3, r1, r5
    417c:	2a01      	cmp	r2, #1
    417e:	f173 0300 	sbcs.w	r3, r3, #0
    4182:	db30      	blt.n	41e6 <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4184:	f06f 0601 	mvn.w	r6, #1
    4188:	1a36      	subs	r6, r6, r0
    418a:	f04f 0320 	mov.w	r3, #32
    418e:	f3ef 8811 	mrs	r8, BASEPRI
    4192:	f383 8812 	msr	BASEPRI_MAX, r3
    4196:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    419a:	4f16      	ldr	r7, [pc, #88]	; (41f4 <z_tick_sleep+0x94>)
    419c:	68b8      	ldr	r0, [r7, #8]
    419e:	4b16      	ldr	r3, [pc, #88]	; (41f8 <z_tick_sleep+0x98>)
    41a0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    41a2:	f7ff fea7 	bl	3ef4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    41a6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    41a8:	4622      	mov	r2, r4
    41aa:	462b      	mov	r3, r5
    41ac:	4913      	ldr	r1, [pc, #76]	; (41fc <z_tick_sleep+0x9c>)
    41ae:	3018      	adds	r0, #24
    41b0:	f000 f8e2 	bl	4378 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    41b4:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    41b6:	7b53      	ldrb	r3, [r2, #13]
    41b8:	f043 0310 	orr.w	r3, r3, #16
    41bc:	7353      	strb	r3, [r2, #13]
    41be:	4640      	mov	r0, r8
    41c0:	f7fd f886 	bl	12d0 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    41c4:	2500      	movs	r5, #0
    41c6:	f001 fc0e 	bl	59e6 <sys_clock_tick_get_32>
    41ca:	1a34      	subs	r4, r6, r0
    41cc:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    41d0:	2c01      	cmp	r4, #1
    41d2:	f175 0300 	sbcs.w	r3, r5, #0
    41d6:	da0a      	bge.n	41ee <z_tick_sleep+0x8e>
	return 0;
    41d8:	2000      	movs	r0, #0
}
    41da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    41de:	f7ff ff7b 	bl	40d8 <z_impl_k_yield>
		return 0;
    41e2:	2000      	movs	r0, #0
    41e4:	e7f9      	b.n	41da <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    41e6:	f001 fbfe 	bl	59e6 <sys_clock_tick_get_32>
    41ea:	1906      	adds	r6, r0, r4
    41ec:	e7cd      	b.n	418a <z_tick_sleep+0x2a>
		return ticks;
    41ee:	4620      	mov	r0, r4
    41f0:	e7f3      	b.n	41da <z_tick_sleep+0x7a>
    41f2:	bf00      	nop
    41f4:	200002d4 	.word	0x200002d4
    41f8:	20000300 	.word	0x20000300
    41fc:	0000579f 	.word	0x0000579f

00004200 <z_impl_k_sleep>:
{
    4200:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4202:	f1b1 3fff 	cmp.w	r1, #4294967295
    4206:	bf08      	it	eq
    4208:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    420c:	d01a      	beq.n	4244 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    420e:	f7ff ffa7 	bl	4160 <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    4212:	4604      	mov	r4, r0
    4214:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    4216:	0169      	lsls	r1, r5, #5
    4218:	0143      	lsls	r3, r0, #5
    421a:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    421e:	1a18      	subs	r0, r3, r0
    4220:	eb62 0305 	sbc.w	r3, r2, r5
    4224:	009a      	lsls	r2, r3, #2
    4226:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    422a:	0081      	lsls	r1, r0, #2
    422c:	4613      	mov	r3, r2
    422e:	1908      	adds	r0, r1, r4
    4230:	eb45 0303 	adc.w	r3, r5, r3
    4234:	00da      	lsls	r2, r3, #3
    4236:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    423a:	00c1      	lsls	r1, r0, #3
    423c:	0bc8      	lsrs	r0, r1, #15
    423e:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    4242:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    4244:	4b03      	ldr	r3, [pc, #12]	; (4254 <z_impl_k_sleep+0x54>)
    4246:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4248:	f7ff fe84 	bl	3f54 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    424c:	f04f 30ff 	mov.w	r0, #4294967295
    4250:	e7f7      	b.n	4242 <z_impl_k_sleep+0x42>
    4252:	bf00      	nop
    4254:	200002d4 	.word	0x200002d4

00004258 <z_impl_z_current_get>:
}
    4258:	4b01      	ldr	r3, [pc, #4]	; (4260 <z_impl_z_current_get+0x8>)
    425a:	6898      	ldr	r0, [r3, #8]
    425c:	4770      	bx	lr
    425e:	bf00      	nop
    4260:	200002d4 	.word	0x200002d4

00004264 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    4264:	b538      	push	{r3, r4, r5, lr}
    4266:	f04f 0320 	mov.w	r3, #32
    426a:	f3ef 8511 	mrs	r5, BASEPRI
    426e:	f383 8812 	msr	BASEPRI_MAX, r3
    4272:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4276:	7b43      	ldrb	r3, [r0, #13]
    4278:	f013 0f08 	tst.w	r3, #8
    427c:	d004      	beq.n	4288 <z_thread_abort+0x24>
	__asm__ volatile(
    427e:	f385 8811 	msr	BASEPRI, r5
    4282:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4286:	bd38      	pop	{r3, r4, r5, pc}
    4288:	4604      	mov	r4, r0
	end_thread(thread);
    428a:	f7ff fecb 	bl	4024 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    428e:	4b08      	ldr	r3, [pc, #32]	; (42b0 <z_thread_abort+0x4c>)
    4290:	689b      	ldr	r3, [r3, #8]
    4292:	42a3      	cmp	r3, r4
    4294:	d004      	beq.n	42a0 <z_thread_abort+0x3c>
    4296:	f385 8811 	msr	BASEPRI, r5
    429a:	f3bf 8f6f 	isb	sy
    429e:	e7f2      	b.n	4286 <z_thread_abort+0x22>
    42a0:	f3ef 8305 	mrs	r3, IPSR
    42a4:	2b00      	cmp	r3, #0
    42a6:	d1f6      	bne.n	4296 <z_thread_abort+0x32>
    42a8:	4628      	mov	r0, r5
    42aa:	f7fd f811 	bl	12d0 <arch_swap>
	return ret;
    42ae:	e7f2      	b.n	4296 <z_thread_abort+0x32>
    42b0:	200002d4 	.word	0x200002d4

000042b4 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    42b4:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    42b6:	4806      	ldr	r0, [pc, #24]	; (42d0 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    42b8:	4a06      	ldr	r2, [pc, #24]	; (42d4 <z_data_copy+0x20>)
    42ba:	1a12      	subs	r2, r2, r0
    42bc:	4906      	ldr	r1, [pc, #24]	; (42d8 <z_data_copy+0x24>)
    42be:	f000 fcc8 	bl	4c52 <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    42c2:	4a06      	ldr	r2, [pc, #24]	; (42dc <z_data_copy+0x28>)
    42c4:	4906      	ldr	r1, [pc, #24]	; (42e0 <z_data_copy+0x2c>)
    42c6:	4807      	ldr	r0, [pc, #28]	; (42e4 <z_data_copy+0x30>)
    42c8:	f000 fcc3 	bl	4c52 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    42cc:	bd08      	pop	{r3, pc}
    42ce:	bf00      	nop
    42d0:	20000000 	.word	0x20000000
    42d4:	20000094 	.word	0x20000094
    42d8:	00005d24 	.word	0x00005d24
    42dc:	00000000 	.word	0x00000000
    42e0:	00005d24 	.word	0x00005d24
    42e4:	20000000 	.word	0x20000000

000042e8 <first>:
	return list->head == list;
    42e8:	4b03      	ldr	r3, [pc, #12]	; (42f8 <first+0x10>)
    42ea:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    42ec:	4298      	cmp	r0, r3
    42ee:	d000      	beq.n	42f2 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    42f0:	4770      	bx	lr
    42f2:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    42f4:	e7fc      	b.n	42f0 <first+0x8>
    42f6:	bf00      	nop
    42f8:	20000080 	.word	0x20000080

000042fc <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    42fc:	b130      	cbz	r0, 430c <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    42fe:	4a04      	ldr	r2, [pc, #16]	; (4310 <next+0x14>)
    4300:	6852      	ldr	r2, [r2, #4]
    4302:	4290      	cmp	r0, r2
    4304:	d001      	beq.n	430a <next+0xe>
    4306:	6800      	ldr	r0, [r0, #0]
    4308:	4770      	bx	lr
    430a:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    430c:	4770      	bx	lr
    430e:	bf00      	nop
    4310:	20000080 	.word	0x20000080

00004314 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    4314:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4316:	4b04      	ldr	r3, [pc, #16]	; (4328 <elapsed+0x14>)
    4318:	681b      	ldr	r3, [r3, #0]
    431a:	b10b      	cbz	r3, 4320 <elapsed+0xc>
    431c:	2000      	movs	r0, #0
}
    431e:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4320:	f7fe f99c 	bl	265c <sys_clock_elapsed>
    4324:	e7fb      	b.n	431e <elapsed+0xa>
    4326:	bf00      	nop
    4328:	2000030c 	.word	0x2000030c

0000432c <next_timeout>:

static int32_t next_timeout(void)
{
    432c:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    432e:	f7ff ffdb 	bl	42e8 <first>
    4332:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4334:	f7ff ffee 	bl	4314 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    4338:	b18c      	cbz	r4, 435e <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    433a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    433e:	1a12      	subs	r2, r2, r0
    4340:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    4344:	2a01      	cmp	r2, #1
    4346:	f173 0100 	sbcs.w	r1, r3, #0
    434a:	db11      	blt.n	4370 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    434c:	4610      	mov	r0, r2
    434e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    4352:	f173 0300 	sbcs.w	r3, r3, #0
    4356:	db04      	blt.n	4362 <next_timeout+0x36>
    4358:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    435c:	e001      	b.n	4362 <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    435e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4362:	4b04      	ldr	r3, [pc, #16]	; (4374 <next_timeout+0x48>)
    4364:	691b      	ldr	r3, [r3, #16]
    4366:	b113      	cbz	r3, 436e <next_timeout+0x42>
    4368:	4283      	cmp	r3, r0
    436a:	da00      	bge.n	436e <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    436c:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    436e:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    4370:	2000      	movs	r0, #0
    4372:	e7f6      	b.n	4362 <next_timeout+0x36>
    4374:	200002d4 	.word	0x200002d4

00004378 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    4378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    437c:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    437e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4382:	bf08      	it	eq
    4384:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    4388:	f000 8096 	beq.w	44b8 <z_add_timeout+0x140>
    438c:	4682      	mov	sl, r0
    438e:	4614      	mov	r4, r2
    4390:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4392:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    4394:	2300      	movs	r3, #0
	__asm__ volatile(
    4396:	f04f 0220 	mov.w	r2, #32
    439a:	f3ef 8b11 	mrs	fp, BASEPRI
    439e:	f382 8812 	msr	BASEPRI_MAX, r2
    43a2:	f3bf 8f6f 	isb	sy
    43a6:	e02e      	b.n	4406 <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    43a8:	2201      	movs	r2, #1
    43aa:	2300      	movs	r3, #0
    43ac:	e04b      	b.n	4446 <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    43ae:	f7ff ffb1 	bl	4314 <elapsed>
    43b2:	1822      	adds	r2, r4, r0
    43b4:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    43b8:	3201      	adds	r2, #1
    43ba:	f143 0300 	adc.w	r3, r3, #0
    43be:	f8ca 2010 	str.w	r2, [sl, #16]
    43c2:	f8ca 3014 	str.w	r3, [sl, #20]
    43c6:	e042      	b.n	444e <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    43c8:	9b00      	ldr	r3, [sp, #0]
    43ca:	1ac2      	subs	r2, r0, r3
    43cc:	9b01      	ldr	r3, [sp, #4]
    43ce:	eb61 0303 	sbc.w	r3, r1, r3
    43d2:	f8cc 2010 	str.w	r2, [ip, #16]
    43d6:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    43da:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    43de:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    43e2:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    43e6:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    43ea:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    43ee:	f1bc 0f00 	cmp.w	ip, #0
    43f2:	d049      	beq.n	4488 <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    43f4:	f7ff ff78 	bl	42e8 <first>
    43f8:	4582      	cmp	sl, r0
    43fa:	d050      	beq.n	449e <z_add_timeout+0x126>
	__asm__ volatile(
    43fc:	f38b 8811 	msr	BASEPRI, fp
    4400:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4404:	2301      	movs	r3, #1
    4406:	2b00      	cmp	r3, #0
    4408:	d156      	bne.n	44b8 <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    440a:	f06f 0301 	mvn.w	r3, #1
    440e:	ebb3 0804 	subs.w	r8, r3, r4
    4412:	f04f 30ff 	mov.w	r0, #4294967295
    4416:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    441a:	f1b8 0f00 	cmp.w	r8, #0
    441e:	f179 0300 	sbcs.w	r3, r9, #0
    4422:	dbc4      	blt.n	43ae <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4424:	4a26      	ldr	r2, [pc, #152]	; (44c0 <z_add_timeout+0x148>)
    4426:	6813      	ldr	r3, [r2, #0]
    4428:	6852      	ldr	r2, [r2, #4]
    442a:	18e3      	adds	r3, r4, r3
    442c:	eb45 0202 	adc.w	r2, r5, r2
    4430:	f06f 0101 	mvn.w	r1, #1
    4434:	1ace      	subs	r6, r1, r3
    4436:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    443a:	4632      	mov	r2, r6
    443c:	463b      	mov	r3, r7
    443e:	2e01      	cmp	r6, #1
    4440:	f177 0100 	sbcs.w	r1, r7, #0
    4444:	dbb0      	blt.n	43a8 <z_add_timeout+0x30>
    4446:	f8ca 2010 	str.w	r2, [sl, #16]
    444a:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    444e:	f7ff ff4b 	bl	42e8 <first>
    4452:	4684      	mov	ip, r0
    4454:	f1bc 0f00 	cmp.w	ip, #0
    4458:	d0c9      	beq.n	43ee <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
    445a:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
    445e:	e9da 2304 	ldrd	r2, r3, [sl, #16]
    4462:	e9cd 2300 	strd	r2, r3, [sp]
    4466:	4282      	cmp	r2, r0
    4468:	418b      	sbcs	r3, r1
    446a:	dbad      	blt.n	43c8 <z_add_timeout+0x50>
			to->dticks -= t->dticks;
    446c:	9b00      	ldr	r3, [sp, #0]
    446e:	1a1a      	subs	r2, r3, r0
    4470:	9b01      	ldr	r3, [sp, #4]
    4472:	eb63 0301 	sbc.w	r3, r3, r1
    4476:	f8ca 2010 	str.w	r2, [sl, #16]
    447a:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    447e:	4660      	mov	r0, ip
    4480:	f7ff ff3c 	bl	42fc <next>
    4484:	4684      	mov	ip, r0
    4486:	e7e5      	b.n	4454 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
    4488:	4b0e      	ldr	r3, [pc, #56]	; (44c4 <z_add_timeout+0x14c>)
    448a:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    448c:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
    4490:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
    4494:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    4498:	f8c3 a004 	str.w	sl, [r3, #4]
}
    449c:	e7aa      	b.n	43f4 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    449e:	f7ff ff45 	bl	432c <next_timeout>

			if (next_time == 0 ||
    44a2:	4603      	mov	r3, r0
    44a4:	b118      	cbz	r0, 44ae <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
    44a6:	4a08      	ldr	r2, [pc, #32]	; (44c8 <z_add_timeout+0x150>)
    44a8:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    44aa:	4282      	cmp	r2, r0
    44ac:	d0a6      	beq.n	43fc <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
    44ae:	2100      	movs	r1, #0
    44b0:	4618      	mov	r0, r3
    44b2:	f7fe f89f 	bl	25f4 <sys_clock_set_timeout>
    44b6:	e7a1      	b.n	43fc <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    44b8:	b003      	add	sp, #12
    44ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    44be:	bf00      	nop
    44c0:	20000218 	.word	0x20000218
    44c4:	20000080 	.word	0x20000080
    44c8:	200002d4 	.word	0x200002d4

000044cc <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    44cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    44ce:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    44d0:	f7ff fc66 	bl	3da0 <z_time_slice>
	__asm__ volatile(
    44d4:	f04f 0320 	mov.w	r3, #32
    44d8:	f3ef 8511 	mrs	r5, BASEPRI
    44dc:	f383 8812 	msr	BASEPRI_MAX, r3
    44e0:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    44e4:	4b28      	ldr	r3, [pc, #160]	; (4588 <sys_clock_announce+0xbc>)
    44e6:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    44e8:	f7ff fefe 	bl	42e8 <first>
    44ec:	4604      	mov	r4, r0
    44ee:	b350      	cbz	r0, 4546 <sys_clock_announce+0x7a>
    44f0:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    44f4:	4b24      	ldr	r3, [pc, #144]	; (4588 <sys_clock_announce+0xbc>)
    44f6:	681b      	ldr	r3, [r3, #0]
    44f8:	17d9      	asrs	r1, r3, #31
    44fa:	42b3      	cmp	r3, r6
    44fc:	eb71 0207 	sbcs.w	r2, r1, r7
    4500:	db21      	blt.n	4546 <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4502:	4a22      	ldr	r2, [pc, #136]	; (458c <sys_clock_announce+0xc0>)
    4504:	e9d2 0100 	ldrd	r0, r1, [r2]
    4508:	1980      	adds	r0, r0, r6
    450a:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    450e:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    4512:	1b9b      	subs	r3, r3, r6
    4514:	4a1c      	ldr	r2, [pc, #112]	; (4588 <sys_clock_announce+0xbc>)
    4516:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    4518:	2200      	movs	r2, #0
    451a:	2300      	movs	r3, #0
    451c:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4520:	4620      	mov	r0, r4
    4522:	f001 f9ea 	bl	58fa <remove_timeout>
	__asm__ volatile(
    4526:	f385 8811 	msr	BASEPRI, r5
    452a:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    452e:	68a3      	ldr	r3, [r4, #8]
    4530:	4620      	mov	r0, r4
    4532:	4798      	blx	r3
	__asm__ volatile(
    4534:	f04f 0320 	mov.w	r3, #32
    4538:	f3ef 8511 	mrs	r5, BASEPRI
    453c:	f383 8812 	msr	BASEPRI_MAX, r3
    4540:	f3bf 8f6f 	isb	sy
    4544:	e7d0      	b.n	44e8 <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    4546:	b144      	cbz	r4, 455a <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4548:	4b0f      	ldr	r3, [pc, #60]	; (4588 <sys_clock_announce+0xbc>)
    454a:	6819      	ldr	r1, [r3, #0]
    454c:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    4550:	1a52      	subs	r2, r2, r1
    4552:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    4556:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    455a:	480c      	ldr	r0, [pc, #48]	; (458c <sys_clock_announce+0xc0>)
    455c:	490a      	ldr	r1, [pc, #40]	; (4588 <sys_clock_announce+0xbc>)
    455e:	680c      	ldr	r4, [r1, #0]
    4560:	e9d0 2300 	ldrd	r2, r3, [r0]
    4564:	1912      	adds	r2, r2, r4
    4566:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    456a:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    456e:	2400      	movs	r4, #0
    4570:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4572:	f7ff fedb 	bl	432c <next_timeout>
    4576:	4621      	mov	r1, r4
    4578:	f7fe f83c 	bl	25f4 <sys_clock_set_timeout>
	__asm__ volatile(
    457c:	f385 8811 	msr	BASEPRI, r5
    4580:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4586:	bf00      	nop
    4588:	2000030c 	.word	0x2000030c
    458c:	20000218 	.word	0x20000218

00004590 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4590:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    4592:	2100      	movs	r1, #0
	__asm__ volatile(
    4594:	f04f 0320 	mov.w	r3, #32
    4598:	f3ef 8411 	mrs	r4, BASEPRI
    459c:	f383 8812 	msr	BASEPRI_MAX, r3
    45a0:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    45a4:	2200      	movs	r2, #0
    45a6:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
    45a8:	b969      	cbnz	r1, 45c6 <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
    45aa:	f7fe f857 	bl	265c <sys_clock_elapsed>
    45ae:	4b07      	ldr	r3, [pc, #28]	; (45cc <sys_clock_tick_get+0x3c>)
    45b0:	e9d3 2300 	ldrd	r2, r3, [r3]
    45b4:	1812      	adds	r2, r2, r0
    45b6:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    45ba:	f384 8811 	msr	BASEPRI, r4
    45be:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    45c2:	2101      	movs	r1, #1
    45c4:	e7f0      	b.n	45a8 <sys_clock_tick_get+0x18>
	}
	return t;
}
    45c6:	4610      	mov	r0, r2
    45c8:	4619      	mov	r1, r3
    45ca:	bd10      	pop	{r4, pc}
    45cc:	20000218 	.word	0x20000218

000045d0 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    45d0:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    45d2:	4a03      	ldr	r2, [pc, #12]	; (45e0 <boot_banner+0x10>)
    45d4:	4903      	ldr	r1, [pc, #12]	; (45e4 <boot_banner+0x14>)
    45d6:	4804      	ldr	r0, [pc, #16]	; (45e8 <boot_banner+0x18>)
    45d8:	f000 f846 	bl	4668 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    45dc:	bd08      	pop	{r3, pc}
    45de:	bf00      	nop
    45e0:	00005ce8 	.word	0x00005ce8
    45e4:	00005cec 	.word	0x00005cec
    45e8:	00005cfc 	.word	0x00005cfc

000045ec <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    45ec:	4602      	mov	r2, r0
    45ee:	b158      	cbz	r0, 4608 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    45f0:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    45f2:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    45f6:	2b01      	cmp	r3, #1
    45f8:	d003      	beq.n	4602 <sys_notify_validate+0x16>
    45fa:	2b03      	cmp	r3, #3
    45fc:	d107      	bne.n	460e <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    45fe:	6803      	ldr	r3, [r0, #0]
    4600:	b143      	cbz	r3, 4614 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4602:	2000      	movs	r0, #0
    4604:	6090      	str	r0, [r2, #8]
    4606:	4770      	bx	lr
		return -EINVAL;
    4608:	f06f 0015 	mvn.w	r0, #21
    460c:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    460e:	f06f 0015 	mvn.w	r0, #21
    4612:	4770      	bx	lr
			rv = -EINVAL;
    4614:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4618:	4770      	bx	lr

0000461a <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    461a:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    461c:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    461e:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4622:	6081      	str	r1, [r0, #8]
	switch (method) {
    4624:	2a03      	cmp	r2, #3
    4626:	d103      	bne.n	4630 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4628:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    462a:	2200      	movs	r2, #0
    462c:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    462e:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    4630:	2000      	movs	r0, #0
    4632:	e7fa      	b.n	462a <sys_notify_finalize+0x10>

00004634 <arch_printk_char_out>:
}
    4634:	2000      	movs	r0, #0
    4636:	4770      	bx	lr

00004638 <str_out>:
{
    4638:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    463a:	680c      	ldr	r4, [r1, #0]
    463c:	b154      	cbz	r4, 4654 <str_out+0x1c>
    463e:	688a      	ldr	r2, [r1, #8]
    4640:	684b      	ldr	r3, [r1, #4]
    4642:	429a      	cmp	r2, r3
    4644:	da06      	bge.n	4654 <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
    4646:	3b01      	subs	r3, #1
    4648:	429a      	cmp	r2, r3
    464a:	d008      	beq.n	465e <str_out+0x26>
		ctx->str[ctx->count++] = c;
    464c:	1c53      	adds	r3, r2, #1
    464e:	608b      	str	r3, [r1, #8]
    4650:	54a0      	strb	r0, [r4, r2]
    4652:	e002      	b.n	465a <str_out+0x22>
		ctx->count++;
    4654:	688b      	ldr	r3, [r1, #8]
    4656:	3301      	adds	r3, #1
    4658:	608b      	str	r3, [r1, #8]
}
    465a:	bc10      	pop	{r4}
    465c:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
    465e:	1c53      	adds	r3, r2, #1
    4660:	608b      	str	r3, [r1, #8]
    4662:	2300      	movs	r3, #0
    4664:	54a3      	strb	r3, [r4, r2]
    4666:	e7f8      	b.n	465a <str_out+0x22>

00004668 <printk>:
{
    4668:	b40f      	push	{r0, r1, r2, r3}
    466a:	b500      	push	{lr}
    466c:	b083      	sub	sp, #12
    466e:	a904      	add	r1, sp, #16
    4670:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    4674:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    4676:	f7fb fedf 	bl	438 <vprintk>
}
    467a:	b003      	add	sp, #12
    467c:	f85d eb04 	ldr.w	lr, [sp], #4
    4680:	b004      	add	sp, #16
    4682:	4770      	bx	lr

00004684 <snprintk>:
{
    4684:	b40c      	push	{r2, r3}
    4686:	b500      	push	{lr}
    4688:	b083      	sub	sp, #12
    468a:	ab04      	add	r3, sp, #16
    468c:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    4690:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    4692:	f7fb fee1 	bl	458 <vsnprintk>
}
    4696:	b003      	add	sp, #12
    4698:	f85d eb04 	ldr.w	lr, [sp], #4
    469c:	b002      	add	sp, #8
    469e:	4770      	bx	lr

000046a0 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    46a0:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    46a4:	8b01      	ldrh	r1, [r0, #24]
    46a6:	f021 0107 	bic.w	r1, r1, #7
    46aa:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    46ac:	8301      	strh	r1, [r0, #24]
}
    46ae:	4770      	bx	lr

000046b0 <notify_monitors>:
{
    46b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    46b4:	4606      	mov	r6, r0
    46b6:	460f      	mov	r7, r1
    46b8:	4690      	mov	r8, r2
	return list->head;
    46ba:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    46bc:	b119      	cbz	r1, 46c6 <notify_monitors+0x16>
    46be:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    46c0:	b131      	cbz	r1, 46d0 <notify_monitors+0x20>
	return node->next;
    46c2:	680c      	ldr	r4, [r1, #0]
    46c4:	e004      	b.n	46d0 <notify_monitors+0x20>
    46c6:	460c      	mov	r4, r1
    46c8:	e002      	b.n	46d0 <notify_monitors+0x20>
    46ca:	4623      	mov	r3, r4
    46cc:	4621      	mov	r1, r4
    46ce:	461c      	mov	r4, r3
    46d0:	b159      	cbz	r1, 46ea <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    46d2:	684d      	ldr	r5, [r1, #4]
    46d4:	4643      	mov	r3, r8
    46d6:	463a      	mov	r2, r7
    46d8:	4630      	mov	r0, r6
    46da:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    46dc:	2c00      	cmp	r4, #0
    46de:	d0f4      	beq.n	46ca <notify_monitors+0x1a>
    46e0:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    46e2:	2c00      	cmp	r4, #0
    46e4:	d0f2      	beq.n	46cc <notify_monitors+0x1c>
	return node->next;
    46e6:	6823      	ldr	r3, [r4, #0]
    46e8:	e7f0      	b.n	46cc <notify_monitors+0x1c>
}
    46ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000046ee <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    46ee:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    46f0:	f013 0307 	ands.w	r3, r3, #7
    46f4:	d103      	bne.n	46fe <process_recheck+0x10>
	return list->head;
    46f6:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    46f8:	b10a      	cbz	r2, 46fe <process_recheck+0x10>
		evt = EVT_START;
    46fa:	2003      	movs	r0, #3
    46fc:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    46fe:	2b02      	cmp	r3, #2
    4700:	d003      	beq.n	470a <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    4702:	2b01      	cmp	r3, #1
    4704:	d006      	beq.n	4714 <process_recheck+0x26>
	int evt = EVT_NOP;
    4706:	2000      	movs	r0, #0
    4708:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    470a:	8b42      	ldrh	r2, [r0, #26]
    470c:	2a00      	cmp	r2, #0
    470e:	d1f8      	bne.n	4702 <process_recheck+0x14>
		evt = EVT_STOP;
    4710:	2004      	movs	r0, #4
    4712:	4770      	bx	lr
    4714:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    4716:	b10b      	cbz	r3, 471c <process_recheck+0x2e>
		evt = EVT_RESET;
    4718:	2005      	movs	r0, #5
}
    471a:	4770      	bx	lr
	int evt = EVT_NOP;
    471c:	2000      	movs	r0, #0
    471e:	4770      	bx	lr

00004720 <process_complete>:
{
    4720:	b538      	push	{r3, r4, r5, lr}
    4722:	4604      	mov	r4, r0
    4724:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4726:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    4728:	2a00      	cmp	r2, #0
    472a:	db07      	blt.n	473c <process_complete+0x1c>
    472c:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    4730:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    4732:	2a01      	cmp	r2, #1
    4734:	d90e      	bls.n	4754 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    4736:	2b04      	cmp	r3, #4
    4738:	d032      	beq.n	47a0 <process_complete+0x80>
}
    473a:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    473c:	e9d0 0100 	ldrd	r0, r1, [r0]
    4740:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    4744:	2300      	movs	r3, #0
    4746:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    4748:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    474a:	2101      	movs	r1, #1
    474c:	4620      	mov	r0, r4
    474e:	f7ff ffa7 	bl	46a0 <set_state>
    4752:	e7f2      	b.n	473a <process_complete+0x1a>
		*clients = mgr->clients;
    4754:	e9d0 0100 	ldrd	r0, r1, [r0]
    4758:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    475c:	2200      	movs	r2, #0
    475e:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    4760:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    4762:	2b06      	cmp	r3, #6
    4764:	d117      	bne.n	4796 <process_complete+0x76>
	return list->head;
    4766:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4768:	b13b      	cbz	r3, 477a <process_complete+0x5a>
				mgr->refs += 1U;
    476a:	8b62      	ldrh	r2, [r4, #26]
    476c:	3201      	adds	r2, #1
    476e:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
    4770:	2b00      	cmp	r3, #0
    4772:	d0f9      	beq.n	4768 <process_complete+0x48>
	return node->next;
    4774:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4776:	2b00      	cmp	r3, #0
    4778:	d1f6      	bne.n	4768 <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
    477a:	2102      	movs	r1, #2
    477c:	4620      	mov	r0, r4
    477e:	f7ff ff8f 	bl	46a0 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4782:	4620      	mov	r0, r4
    4784:	f7ff ffb3 	bl	46ee <process_recheck>
    4788:	2800      	cmp	r0, #0
    478a:	d0d6      	beq.n	473a <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    478c:	8b23      	ldrh	r3, [r4, #24]
    478e:	f043 0320 	orr.w	r3, r3, #32
    4792:	8323      	strh	r3, [r4, #24]
    4794:	e7d1      	b.n	473a <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    4796:	2100      	movs	r1, #0
    4798:	4620      	mov	r0, r4
    479a:	f7ff ff81 	bl	46a0 <set_state>
    479e:	e7f0      	b.n	4782 <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
    47a0:	2100      	movs	r1, #0
    47a2:	f7ff ff7d 	bl	46a0 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    47a6:	4620      	mov	r0, r4
    47a8:	f7ff ffa1 	bl	46ee <process_recheck>
    47ac:	2800      	cmp	r0, #0
    47ae:	d0c4      	beq.n	473a <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    47b0:	8b23      	ldrh	r3, [r4, #24]
    47b2:	f043 0320 	orr.w	r3, r3, #32
    47b6:	8323      	strh	r3, [r4, #24]
}
    47b8:	e7bf      	b.n	473a <process_complete+0x1a>

000047ba <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    47ba:	b158      	cbz	r0, 47d4 <validate_args+0x1a>
{
    47bc:	b510      	push	{r4, lr}
    47be:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    47c0:	b159      	cbz	r1, 47da <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    47c2:	1d08      	adds	r0, r1, #4
    47c4:	f7ff ff12 	bl	45ec <sys_notify_validate>
	if ((rv == 0)
    47c8:	b918      	cbnz	r0, 47d2 <validate_args+0x18>
	    && ((cli->notify.flags
    47ca:	68a3      	ldr	r3, [r4, #8]
    47cc:	f033 0303 	bics.w	r3, r3, #3
    47d0:	d106      	bne.n	47e0 <validate_args+0x26>
}
    47d2:	bd10      	pop	{r4, pc}
		return -EINVAL;
    47d4:	f06f 0015 	mvn.w	r0, #21
}
    47d8:	4770      	bx	lr
		return -EINVAL;
    47da:	f06f 0015 	mvn.w	r0, #21
    47de:	e7f8      	b.n	47d2 <validate_args+0x18>
		rv = -EINVAL;
    47e0:	f06f 0015 	mvn.w	r0, #21
    47e4:	e7f5      	b.n	47d2 <validate_args+0x18>

000047e6 <notify_one>:
{
    47e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    47ea:	4607      	mov	r7, r0
    47ec:	460c      	mov	r4, r1
    47ee:	4616      	mov	r6, r2
    47f0:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    47f2:	4619      	mov	r1, r3
    47f4:	1d20      	adds	r0, r4, #4
    47f6:	f7ff ff10 	bl	461a <sys_notify_finalize>
	if (cb) {
    47fa:	b128      	cbz	r0, 4808 <notify_one+0x22>
    47fc:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    47fe:	462b      	mov	r3, r5
    4800:	4632      	mov	r2, r6
    4802:	4621      	mov	r1, r4
    4804:	4638      	mov	r0, r7
    4806:	47c0      	blx	r8
}
    4808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000480c <notify_all>:
{
    480c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4810:	4681      	mov	r9, r0
    4812:	460c      	mov	r4, r1
    4814:	4690      	mov	r8, r2
    4816:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
    4818:	e005      	b.n	4826 <notify_all+0x1a>
	list->tail = node;
    481a:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
    481c:	463b      	mov	r3, r7
    481e:	4642      	mov	r2, r8
    4820:	4648      	mov	r0, r9
    4822:	f7ff ffe0 	bl	47e6 <notify_one>
	return list->head;
    4826:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    4828:	b129      	cbz	r1, 4836 <notify_all+0x2a>
	return node->next;
    482a:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    482c:	6025      	str	r5, [r4, #0]
	return list->tail;
    482e:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    4830:	428e      	cmp	r6, r1
    4832:	d1f3      	bne.n	481c <notify_all+0x10>
    4834:	e7f1      	b.n	481a <notify_all+0xe>
}
    4836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000483a <transition_complete>:
{
    483a:	b510      	push	{r4, lr}
	__asm__ volatile(
    483c:	f04f 0420 	mov.w	r4, #32
    4840:	f3ef 8211 	mrs	r2, BASEPRI
    4844:	f384 8812 	msr	BASEPRI_MAX, r4
    4848:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    484c:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    484e:	2101      	movs	r1, #1
    4850:	f7fb fe18 	bl	484 <process_event>
}
    4854:	bd10      	pop	{r4, pc}

00004856 <onoff_manager_init>:
	if ((mgr == NULL)
    4856:	4603      	mov	r3, r0
    4858:	b168      	cbz	r0, 4876 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    485a:	b179      	cbz	r1, 487c <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    485c:	680a      	ldr	r2, [r1, #0]
    485e:	b182      	cbz	r2, 4882 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    4860:	684a      	ldr	r2, [r1, #4]
    4862:	b18a      	cbz	r2, 4888 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4864:	2000      	movs	r0, #0
    4866:	6018      	str	r0, [r3, #0]
    4868:	6058      	str	r0, [r3, #4]
    486a:	6098      	str	r0, [r3, #8]
    486c:	60d8      	str	r0, [r3, #12]
    486e:	6158      	str	r0, [r3, #20]
    4870:	6198      	str	r0, [r3, #24]
    4872:	6119      	str	r1, [r3, #16]
	return 0;
    4874:	4770      	bx	lr
		return -EINVAL;
    4876:	f06f 0015 	mvn.w	r0, #21
    487a:	4770      	bx	lr
    487c:	f06f 0015 	mvn.w	r0, #21
    4880:	4770      	bx	lr
    4882:	f06f 0015 	mvn.w	r0, #21
    4886:	4770      	bx	lr
    4888:	f06f 0015 	mvn.w	r0, #21
}
    488c:	4770      	bx	lr

0000488e <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    488e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4890:	4604      	mov	r4, r0
    4892:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4894:	f7ff ff91 	bl	47ba <validate_args>

	if (rv < 0) {
    4898:	1e06      	subs	r6, r0, #0
    489a:	db37      	blt.n	490c <onoff_request+0x7e>
    489c:	f04f 0320 	mov.w	r3, #32
    48a0:	f3ef 8211 	mrs	r2, BASEPRI
    48a4:	f383 8812 	msr	BASEPRI_MAX, r3
    48a8:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    48ac:	8b25      	ldrh	r5, [r4, #24]
    48ae:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    48b2:	8b63      	ldrh	r3, [r4, #26]
    48b4:	f64f 71ff 	movw	r1, #65535	; 0xffff
    48b8:	428b      	cmp	r3, r1
    48ba:	d02f      	beq.n	491c <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    48bc:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    48be:	2d02      	cmp	r5, #2
    48c0:	d00c      	beq.n	48dc <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    48c2:	b18d      	cbz	r5, 48e8 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    48c4:	2d04      	cmp	r5, #4
    48c6:	d00f      	beq.n	48e8 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    48c8:	2d06      	cmp	r5, #6
    48ca:	d00d      	beq.n	48e8 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    48cc:	2d05      	cmp	r5, #5
    48ce:	d01f      	beq.n	4910 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    48d0:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    48d4:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    48d6:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    48d8:	4608      	mov	r0, r1
    48da:	e00a      	b.n	48f2 <onoff_request+0x64>
		mgr->refs += 1U;
    48dc:	3301      	adds	r3, #1
    48de:	8363      	strh	r3, [r4, #26]
		notify = true;
    48e0:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    48e2:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    48e4:	4618      	mov	r0, r3
    48e6:	e004      	b.n	48f2 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    48e8:	fab5 f385 	clz	r3, r5
    48ec:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    48ee:	2100      	movs	r1, #0
		add_client = true;
    48f0:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    48f2:	b128      	cbz	r0, 4900 <onoff_request+0x72>
	parent->next = child;
    48f4:	2000      	movs	r0, #0
    48f6:	6038      	str	r0, [r7, #0]
	return list->tail;
    48f8:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    48fa:	b1a8      	cbz	r0, 4928 <onoff_request+0x9a>
	parent->next = child;
    48fc:	6007      	str	r7, [r0, #0]
	list->tail = node;
    48fe:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    4900:	b9ab      	cbnz	r3, 492e <onoff_request+0xa0>
	__asm__ volatile(
    4902:	f382 8811 	msr	BASEPRI, r2
    4906:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    490a:	b9a9      	cbnz	r1, 4938 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    490c:	4630      	mov	r0, r6
    490e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    4910:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    4914:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    4916:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    4918:	4608      	mov	r0, r1
    491a:	e7ea      	b.n	48f2 <onoff_request+0x64>
		rv = -EAGAIN;
    491c:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    4920:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    4922:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    4924:	4608      	mov	r0, r1
    4926:	e7e4      	b.n	48f2 <onoff_request+0x64>
    4928:	6067      	str	r7, [r4, #4]
	list->head = node;
    492a:	6027      	str	r7, [r4, #0]
}
    492c:	e7e8      	b.n	4900 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    492e:	2102      	movs	r1, #2
    4930:	4620      	mov	r0, r4
    4932:	f7fb fda7 	bl	484 <process_event>
    4936:	e7e9      	b.n	490c <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    4938:	2300      	movs	r3, #0
    493a:	462a      	mov	r2, r5
    493c:	4639      	mov	r1, r7
    493e:	4620      	mov	r0, r4
    4940:	f7ff ff51 	bl	47e6 <notify_one>
    4944:	e7e2      	b.n	490c <onoff_request+0x7e>

00004946 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4946:	b508      	push	{r3, lr}
    4948:	4604      	mov	r4, r0
    494a:	4608      	mov	r0, r1
    494c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    494e:	461a      	mov	r2, r3
    4950:	47a0      	blx	r4
	return z_impl_z_current_get();
    4952:	f7ff fc81 	bl	4258 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    4956:	f7fc ff3d 	bl	17d4 <z_impl_k_thread_abort>

0000495a <extract_decimal>:
{
    495a:	b410      	push	{r4}
    495c:	4604      	mov	r4, r0
	const char *sp = *str;
    495e:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    4960:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    4962:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    4964:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    4968:	2909      	cmp	r1, #9
    496a:	d806      	bhi.n	497a <extract_decimal+0x20>
		val = 10U * val + *sp++ - '0';
    496c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4970:	3201      	adds	r2, #1
    4972:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    4976:	3830      	subs	r0, #48	; 0x30
    4978:	e7f3      	b.n	4962 <extract_decimal+0x8>
	*str = sp;
    497a:	6022      	str	r2, [r4, #0]
}
    497c:	bc10      	pop	{r4}
    497e:	4770      	bx	lr

00004980 <encode_uint>:
{
    4980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4984:	b083      	sub	sp, #12
    4986:	4604      	mov	r4, r0
    4988:	460d      	mov	r5, r1
    498a:	9201      	str	r2, [sp, #4]
    498c:	469a      	mov	sl, r3
    498e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    4992:	78d3      	ldrb	r3, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4994:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    4998:	2b6f      	cmp	r3, #111	; 0x6f
    499a:	d00f      	beq.n	49bc <encode_uint+0x3c>
    499c:	d906      	bls.n	49ac <encode_uint+0x2c>
    499e:	2b70      	cmp	r3, #112	; 0x70
    49a0:	d00f      	beq.n	49c2 <encode_uint+0x42>
    49a2:	2b78      	cmp	r3, #120	; 0x78
    49a4:	d110      	bne.n	49c8 <encode_uint+0x48>
		return 16;
    49a6:	f04f 0910 	mov.w	r9, #16
    49aa:	e026      	b.n	49fa <encode_uint+0x7a>
	switch (specifier) {
    49ac:	2b58      	cmp	r3, #88	; 0x58
    49ae:	d002      	beq.n	49b6 <encode_uint+0x36>
    49b0:	f04f 090a 	mov.w	r9, #10
    49b4:	e021      	b.n	49fa <encode_uint+0x7a>
		return 16;
    49b6:	f04f 0910 	mov.w	r9, #16
    49ba:	e01e      	b.n	49fa <encode_uint+0x7a>
		return 8;
    49bc:	f04f 0908 	mov.w	r9, #8
    49c0:	e01b      	b.n	49fa <encode_uint+0x7a>
		return 16;
    49c2:	f04f 0910 	mov.w	r9, #16
    49c6:	e018      	b.n	49fa <encode_uint+0x7a>
	switch (specifier) {
    49c8:	f04f 090a 	mov.w	r9, #10
	char *bp = bps + (bpe - bps);
    49cc:	e015      	b.n	49fa <encode_uint+0x7a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    49ce:	f1bb 0f19 	cmp.w	fp, #25
    49d2:	d820      	bhi.n	4a16 <encode_uint+0x96>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    49d4:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    49d6:	3237      	adds	r2, #55	; 0x37
    49d8:	b2d2      	uxtb	r2, r2
    49da:	f808 2d01 	strb.w	r2, [r8, #-1]!
		value /= radix;
    49de:	4632      	mov	r2, r6
    49e0:	463b      	mov	r3, r7
    49e2:	4620      	mov	r0, r4
    49e4:	4629      	mov	r1, r5
    49e6:	f7fb fb67 	bl	b8 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    49ea:	42bd      	cmp	r5, r7
    49ec:	bf08      	it	eq
    49ee:	42b4      	cmpeq	r4, r6
    49f0:	d315      	bcc.n	4a1e <encode_uint+0x9e>
    49f2:	45d0      	cmp	r8, sl
    49f4:	d913      	bls.n	4a1e <encode_uint+0x9e>
		value /= radix;
    49f6:	4604      	mov	r4, r0
    49f8:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    49fa:	464e      	mov	r6, r9
    49fc:	2700      	movs	r7, #0
    49fe:	464a      	mov	r2, r9
    4a00:	463b      	mov	r3, r7
    4a02:	4620      	mov	r0, r4
    4a04:	4629      	mov	r1, r5
    4a06:	f7fb fb57 	bl	b8 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a0a:	2a09      	cmp	r2, #9
    4a0c:	d8df      	bhi.n	49ce <encode_uint+0x4e>
    4a0e:	b2d2      	uxtb	r2, r2
    4a10:	3230      	adds	r2, #48	; 0x30
    4a12:	b2d2      	uxtb	r2, r2
    4a14:	e7e1      	b.n	49da <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4a16:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a18:	3257      	adds	r2, #87	; 0x57
    4a1a:	b2d2      	uxtb	r2, r2
    4a1c:	e7dd      	b.n	49da <encode_uint+0x5a>
	if (conv->flag_hash) {
    4a1e:	9b01      	ldr	r3, [sp, #4]
    4a20:	781b      	ldrb	r3, [r3, #0]
    4a22:	f013 0f20 	tst.w	r3, #32
    4a26:	d005      	beq.n	4a34 <encode_uint+0xb4>
		if (radix == 8) {
    4a28:	f1b9 0f08 	cmp.w	r9, #8
    4a2c:	d006      	beq.n	4a3c <encode_uint+0xbc>
		} else if (radix == 16) {
    4a2e:	f1b9 0f10 	cmp.w	r9, #16
    4a32:	d009      	beq.n	4a48 <encode_uint+0xc8>
}
    4a34:	4640      	mov	r0, r8
    4a36:	b003      	add	sp, #12
    4a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    4a3c:	9a01      	ldr	r2, [sp, #4]
    4a3e:	7893      	ldrb	r3, [r2, #2]
    4a40:	f043 0308 	orr.w	r3, r3, #8
    4a44:	7093      	strb	r3, [r2, #2]
    4a46:	e7f5      	b.n	4a34 <encode_uint+0xb4>
			conv->altform_0c = true;
    4a48:	9a01      	ldr	r2, [sp, #4]
    4a4a:	7893      	ldrb	r3, [r2, #2]
    4a4c:	f043 0310 	orr.w	r3, r3, #16
    4a50:	7093      	strb	r3, [r2, #2]
    4a52:	e7ef      	b.n	4a34 <encode_uint+0xb4>

00004a54 <outs>:
{
    4a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4a58:	4607      	mov	r7, r0
    4a5a:	460e      	mov	r6, r1
    4a5c:	4614      	mov	r4, r2
    4a5e:	4698      	mov	r8, r3
	size_t count = 0;
    4a60:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4a62:	e006      	b.n	4a72 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    4a64:	4631      	mov	r1, r6
    4a66:	f814 0b01 	ldrb.w	r0, [r4], #1
    4a6a:	47b8      	blx	r7
		if (rc < 0) {
    4a6c:	2800      	cmp	r0, #0
    4a6e:	db09      	blt.n	4a84 <outs+0x30>
		++count;
    4a70:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4a72:	4544      	cmp	r4, r8
    4a74:	d3f6      	bcc.n	4a64 <outs+0x10>
    4a76:	f1b8 0f00 	cmp.w	r8, #0
    4a7a:	d102      	bne.n	4a82 <outs+0x2e>
    4a7c:	7823      	ldrb	r3, [r4, #0]
    4a7e:	2b00      	cmp	r3, #0
    4a80:	d1f0      	bne.n	4a64 <outs+0x10>
	return (int)count;
    4a82:	4628      	mov	r0, r5
}
    4a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004a88 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    4a88:	4770      	bx	lr

00004a8a <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    4a8a:	2200      	movs	r2, #0
    4a8c:	6002      	str	r2, [r0, #0]
    4a8e:	6042      	str	r2, [r0, #4]
    4a90:	6082      	str	r2, [r0, #8]
}
    4a92:	4770      	bx	lr

00004a94 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4a94:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4a96:	f000 fded 	bl	5674 <z_fatal_error>
}
    4a9a:	bd08      	pop	{r3, pc}

00004a9c <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    4a9c:	b508      	push	{r3, lr}
    4a9e:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    4aa0:	6800      	ldr	r0, [r0, #0]
    4aa2:	f7ff fff7 	bl	4a94 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    4aa6:	bd08      	pop	{r3, pc}

00004aa8 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
    4aa8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4aaa:	2100      	movs	r1, #0
    4aac:	2001      	movs	r0, #1
    4aae:	f7ff fff1 	bl	4a94 <z_arm_fatal_error>
}
    4ab2:	bd08      	pop	{r3, pc}

00004ab4 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    4ab4:	b508      	push	{r3, lr}
	handler();
    4ab6:	f7fc fbf1 	bl	129c <z_SysNmiOnReset>
	z_arm_int_exit();
    4aba:	f7fc fce7 	bl	148c <z_arm_exc_exit>
}
    4abe:	bd08      	pop	{r3, pc}

00004ac0 <memory_fault_recoverable>:
}
    4ac0:	2000      	movs	r0, #0
    4ac2:	4770      	bx	lr

00004ac4 <debug_monitor>:
	*recoverable = false;
    4ac4:	2300      	movs	r3, #0
    4ac6:	700b      	strb	r3, [r1, #0]
}
    4ac8:	4770      	bx	lr

00004aca <fault_handle>:
{
    4aca:	b508      	push	{r3, lr}
	*recoverable = false;
    4acc:	2300      	movs	r3, #0
    4ace:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    4ad0:	1ecb      	subs	r3, r1, #3
    4ad2:	2b09      	cmp	r3, #9
    4ad4:	d81a      	bhi.n	4b0c <fault_handle+0x42>
    4ad6:	e8df f003 	tbb	[pc, r3]
    4ada:	0905      	.short	0x0905
    4adc:	1919110d 	.word	0x1919110d
    4ae0:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    4ae4:	4611      	mov	r1, r2
    4ae6:	f7fc fd59 	bl	159c <hard_fault>
		break;
    4aea:	e010      	b.n	4b0e <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    4aec:	2100      	movs	r1, #0
    4aee:	f7fc fd11 	bl	1514 <mem_manage_fault>
		break;
    4af2:	e00c      	b.n	4b0e <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    4af4:	2100      	movs	r1, #0
    4af6:	f7fc fcd7 	bl	14a8 <bus_fault>
		break;
    4afa:	e008      	b.n	4b0e <fault_handle+0x44>
		reason = usage_fault(esf);
    4afc:	f7fc fcf8 	bl	14f0 <usage_fault>
		break;
    4b00:	e005      	b.n	4b0e <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    4b02:	4611      	mov	r1, r2
    4b04:	f7ff ffde 	bl	4ac4 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4b08:	2000      	movs	r0, #0
		break;
    4b0a:	e000      	b.n	4b0e <fault_handle+0x44>
	*recoverable = false;
    4b0c:	2000      	movs	r0, #0
}
    4b0e:	bd08      	pop	{r3, pc}

00004b10 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    4b10:	6843      	ldr	r3, [r0, #4]
    4b12:	1e5a      	subs	r2, r3, #1
		&&
    4b14:	4213      	tst	r3, r2
    4b16:	d106      	bne.n	4b26 <mpu_partition_is_valid+0x16>
		&&
    4b18:	2b1f      	cmp	r3, #31
    4b1a:	d906      	bls.n	4b2a <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    4b1c:	6803      	ldr	r3, [r0, #0]
		&&
    4b1e:	421a      	tst	r2, r3
    4b20:	d005      	beq.n	4b2e <mpu_partition_is_valid+0x1e>
    4b22:	2000      	movs	r0, #0
    4b24:	4770      	bx	lr
    4b26:	2000      	movs	r0, #0
    4b28:	4770      	bx	lr
    4b2a:	2000      	movs	r0, #0
    4b2c:	4770      	bx	lr
    4b2e:	2001      	movs	r0, #1
}
    4b30:	4770      	bx	lr

00004b32 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    4b32:	2807      	cmp	r0, #7
    4b34:	d805      	bhi.n	4b42 <region_allocate_and_init+0x10>
{
    4b36:	b510      	push	{r4, lr}
    4b38:	4604      	mov	r4, r0
	region_init(index, region_conf);
    4b3a:	f7fc fe81 	bl	1840 <region_init>
	return index;
    4b3e:	4620      	mov	r0, r4
}
    4b40:	bd10      	pop	{r4, pc}
		return -EINVAL;
    4b42:	f06f 0015 	mvn.w	r0, #21
}
    4b46:	4770      	bx	lr

00004b48 <mpu_configure_region>:
{
    4b48:	b500      	push	{lr}
    4b4a:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    4b4c:	680b      	ldr	r3, [r1, #0]
    4b4e:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    4b50:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4b52:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    4b54:	2b20      	cmp	r3, #32
    4b56:	d912      	bls.n	4b7e <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    4b58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4b5c:	d811      	bhi.n	4b82 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    4b5e:	3b01      	subs	r3, #1
    4b60:	fab3 f383 	clz	r3, r3
    4b64:	f1c3 031f 	rsb	r3, r3, #31
    4b68:	005b      	lsls	r3, r3, #1
    4b6a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4b6e:	4313      	orrs	r3, r2
    4b70:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    4b72:	a901      	add	r1, sp, #4
    4b74:	f7ff ffdd 	bl	4b32 <region_allocate_and_init>
}
    4b78:	b005      	add	sp, #20
    4b7a:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    4b7e:	2308      	movs	r3, #8
    4b80:	e7f5      	b.n	4b6e <mpu_configure_region+0x26>
		return REGION_4G;
    4b82:	233e      	movs	r3, #62	; 0x3e
    4b84:	e7f3      	b.n	4b6e <mpu_configure_region+0x26>

00004b86 <mpu_configure_regions>:
{
    4b86:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4b8a:	4680      	mov	r8, r0
    4b8c:	460f      	mov	r7, r1
    4b8e:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
    4b90:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
    4b92:	2500      	movs	r5, #0
    4b94:	e009      	b.n	4baa <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    4b96:	4621      	mov	r1, r4
    4b98:	b2f0      	uxtb	r0, r6
    4b9a:	f7ff ffd5 	bl	4b48 <mpu_configure_region>
    4b9e:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
    4ba0:	f110 0f16 	cmn.w	r0, #22
    4ba4:	d014      	beq.n	4bd0 <mpu_configure_regions+0x4a>
		reg_index++;
    4ba6:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    4ba8:	3501      	adds	r5, #1
    4baa:	42bd      	cmp	r5, r7
    4bac:	da10      	bge.n	4bd0 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    4bae:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    4bb2:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    4bb6:	6862      	ldr	r2, [r4, #4]
    4bb8:	2a00      	cmp	r2, #0
    4bba:	d0f5      	beq.n	4ba8 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    4bbc:	f1b9 0f00 	cmp.w	r9, #0
    4bc0:	d0e9      	beq.n	4b96 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
    4bc2:	4620      	mov	r0, r4
    4bc4:	f7ff ffa4 	bl	4b10 <mpu_partition_is_valid>
		if (do_sanity_check &&
    4bc8:	2800      	cmp	r0, #0
    4bca:	d1e4      	bne.n	4b96 <mpu_configure_regions+0x10>
			return -EINVAL;
    4bcc:	f06f 0615 	mvn.w	r6, #21
}
    4bd0:	4630      	mov	r0, r6
    4bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004bd6 <arm_core_mpu_configure_static_mpu_regions>:
{
    4bd6:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    4bd8:	f7fc fe42 	bl	1860 <mpu_configure_static_mpu_regions>
}
    4bdc:	bd08      	pop	{r3, pc}

00004bde <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    4bde:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    4be0:	f7fc fe48 	bl	1874 <mpu_configure_dynamic_mpu_regions>
}
    4be4:	bd08      	pop	{r3, pc}

00004be6 <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    4be6:	4603      	mov	r3, r0
    4be8:	b1a2      	cbz	r2, 4c14 <strncpy+0x2e>
{
    4bea:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    4bec:	780c      	ldrb	r4, [r1, #0]
    4bee:	b12c      	cbz	r4, 4bfc <strncpy+0x16>
		*d = *s;
    4bf0:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    4bf4:	3101      	adds	r1, #1
		d++;
		n--;
    4bf6:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    4bf8:	2a00      	cmp	r2, #0
    4bfa:	d1f7      	bne.n	4bec <strncpy+0x6>
	}

	while (n > 0) {
    4bfc:	b122      	cbz	r2, 4c08 <strncpy+0x22>
		*d = '\0';
    4bfe:	2100      	movs	r1, #0
    4c00:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    4c04:	3a01      	subs	r2, #1
    4c06:	e7f9      	b.n	4bfc <strncpy+0x16>
	}

	return dest;
}
    4c08:	bc10      	pop	{r4}
    4c0a:	4770      	bx	lr
		*d = '\0';
    4c0c:	2100      	movs	r1, #0
    4c0e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4c12:	3a01      	subs	r2, #1
	while (n > 0) {
    4c14:	2a00      	cmp	r2, #0
    4c16:	d1f9      	bne.n	4c0c <strncpy+0x26>
    4c18:	4770      	bx	lr

00004c1a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4c1a:	4603      	mov	r3, r0
	size_t n = 0;
    4c1c:	2000      	movs	r0, #0

	while (*s != '\0') {
    4c1e:	781a      	ldrb	r2, [r3, #0]
    4c20:	b112      	cbz	r2, 4c28 <strlen+0xe>
		s++;
    4c22:	3301      	adds	r3, #1
		n++;
    4c24:	3001      	adds	r0, #1
    4c26:	e7fa      	b.n	4c1e <strlen+0x4>
	}

	return n;
}
    4c28:	4770      	bx	lr

00004c2a <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    4c2a:	4603      	mov	r3, r0
	size_t n = 0;
    4c2c:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    4c2e:	781a      	ldrb	r2, [r3, #0]
    4c30:	b122      	cbz	r2, 4c3c <strnlen+0x12>
    4c32:	4288      	cmp	r0, r1
    4c34:	d202      	bcs.n	4c3c <strnlen+0x12>
		s++;
    4c36:	3301      	adds	r3, #1
		n++;
    4c38:	3001      	adds	r0, #1
    4c3a:	e7f8      	b.n	4c2e <strnlen+0x4>
	}

	return n;
}
    4c3c:	4770      	bx	lr

00004c3e <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    4c3e:	7803      	ldrb	r3, [r0, #0]
    4c40:	780a      	ldrb	r2, [r1, #0]
    4c42:	4293      	cmp	r3, r2
    4c44:	d103      	bne.n	4c4e <strcmp+0x10>
    4c46:	b113      	cbz	r3, 4c4e <strcmp+0x10>
		s1++;
    4c48:	3001      	adds	r0, #1
		s2++;
    4c4a:	3101      	adds	r1, #1
    4c4c:	e7f7      	b.n	4c3e <strcmp>
	}

	return *s1 - *s2;
}
    4c4e:	1a98      	subs	r0, r3, r2
    4c50:	4770      	bx	lr

00004c52 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    4c52:	b410      	push	{r4}
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    4c54:	ea80 0301 	eor.w	r3, r0, r1
    4c58:	f013 0f03 	tst.w	r3, #3
    4c5c:	d001      	beq.n	4c62 <memcpy+0x10>
	unsigned char *d_byte = (unsigned char *)d;
    4c5e:	4603      	mov	r3, r0
    4c60:	e017      	b.n	4c92 <memcpy+0x40>
    4c62:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    4c64:	f013 0f03 	tst.w	r3, #3
    4c68:	d00b      	beq.n	4c82 <memcpy+0x30>
			if (n == 0) {
    4c6a:	b1a2      	cbz	r2, 4c96 <memcpy+0x44>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    4c6c:	f811 4b01 	ldrb.w	r4, [r1], #1
    4c70:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    4c74:	3a01      	subs	r2, #1
    4c76:	e7f5      	b.n	4c64 <memcpy+0x12>

		mem_word_t *d_word = (mem_word_t *)d_byte;
		const mem_word_t *s_word = (const mem_word_t *)s_byte;

		while (n >= sizeof(mem_word_t)) {
			*(d_word++) = *(s_word++);
    4c78:	f851 4b04 	ldr.w	r4, [r1], #4
    4c7c:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    4c80:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    4c82:	2a03      	cmp	r2, #3
    4c84:	d8f8      	bhi.n	4c78 <memcpy+0x26>
    4c86:	e004      	b.n	4c92 <memcpy+0x40>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    4c88:	f811 4b01 	ldrb.w	r4, [r1], #1
    4c8c:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    4c90:	3a01      	subs	r2, #1
	while (n > 0) {
    4c92:	2a00      	cmp	r2, #0
    4c94:	d1f8      	bne.n	4c88 <memcpy+0x36>
	}

	return d;
}
    4c96:	bc10      	pop	{r4}
    4c98:	4770      	bx	lr

00004c9a <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    4c9a:	b410      	push	{r4}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    4c9c:	b2cc      	uxtb	r4, r1
	unsigned char *d_byte = (unsigned char *)buf;
    4c9e:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    4ca0:	f013 0f03 	tst.w	r3, #3
    4ca4:	d004      	beq.n	4cb0 <memset+0x16>
		if (n == 0) {
    4ca6:	b19a      	cbz	r2, 4cd0 <memset+0x36>
			return buf;
		}
		*(d_byte++) = c_byte;
    4ca8:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    4cac:	3a01      	subs	r2, #1
    4cae:	e7f7      	b.n	4ca0 <memset+0x6>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    4cb0:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    4cb2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    4cb6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    4cba:	2a03      	cmp	r2, #3
    4cbc:	d906      	bls.n	4ccc <memset+0x32>
		*(d_word++) = c_word;
    4cbe:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    4cc2:	3a04      	subs	r2, #4
    4cc4:	e7f9      	b.n	4cba <memset+0x20>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    4cc6:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    4cca:	3a01      	subs	r2, #1
	while (n > 0) {
    4ccc:	2a00      	cmp	r2, #0
    4cce:	d1fa      	bne.n	4cc6 <memset+0x2c>
	}

	return buf;
}
    4cd0:	bc10      	pop	{r4}
    4cd2:	4770      	bx	lr

00004cd4 <_stdout_hook_default>:
}
    4cd4:	f04f 30ff 	mov.w	r0, #4294967295
    4cd8:	4770      	bx	lr

00004cda <nordicsemi_nrf52_init>:
	__asm__ volatile(
    4cda:	f04f 0220 	mov.w	r2, #32
    4cde:	f3ef 8311 	mrs	r3, BASEPRI
    4ce2:	f382 8812 	msr	BASEPRI_MAX, r2
    4ce6:	f3bf 8f6f 	isb	sy
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    4cea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4cee:	2101      	movs	r1, #1
    4cf0:	f8c2 1578 	str.w	r1, [r2, #1400]	; 0x578
	__asm__ volatile(
    4cf4:	f383 8811 	msr	BASEPRI, r3
    4cf8:	f3bf 8f6f 	isb	sy
}
    4cfc:	2000      	movs	r0, #0
    4cfe:	4770      	bx	lr

00004d00 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    4d00:	b084      	sub	sp, #16
    4d02:	ab04      	add	r3, sp, #16
    4d04:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    4d08:	f89d 3004 	ldrb.w	r3, [sp, #4]
    4d0c:	2b06      	cmp	r3, #6
    4d0e:	d001      	beq.n	4d14 <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    4d10:	b004      	add	sp, #16
    4d12:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    4d14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4d18:	2201      	movs	r2, #1
    4d1a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4d1e:	f3bf 8f4f 	dsb	sy
        __WFE();
    4d22:	bf20      	wfe
    while (true)
    4d24:	e7fd      	b.n	4d22 <pm_power_state_set+0x22>

00004d26 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    4d26:	b084      	sub	sp, #16
    4d28:	ab04      	add	r3, sp, #16
    4d2a:	e903 0007 	stmdb	r3, {r0, r1, r2}
    4d2e:	2300      	movs	r3, #0
    4d30:	f383 8811 	msr	BASEPRI, r3
    4d34:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4d38:	b004      	add	sp, #16
    4d3a:	4770      	bx	lr

00004d3c <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    4d3c:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    4d3e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    4d42:	0089      	lsls	r1, r1, #2
    4d44:	3138      	adds	r1, #56	; 0x38
}
    4d46:	4408      	add	r0, r1
    4d48:	4770      	bx	lr

00004d4a <get_sub_config>:
	const struct nrf_clock_control_config *config =
    4d4a:	6840      	ldr	r0, [r0, #4]
}
    4d4c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    4d50:	4770      	bx	lr

00004d52 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    4d52:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    4d54:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    4d58:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    4d5c:	4770      	bx	lr

00004d5e <get_status>:
{
    4d5e:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4d60:	b2c9      	uxtb	r1, r1
    4d62:	f7ff ffeb 	bl	4d3c <get_sub_data>
    4d66:	6880      	ldr	r0, [r0, #8]
}
    4d68:	f000 0007 	and.w	r0, r0, #7
    4d6c:	bd08      	pop	{r3, pc}

00004d6e <set_off_state>:
	__asm__ volatile(
    4d6e:	f04f 0320 	mov.w	r3, #32
    4d72:	f3ef 8211 	mrs	r2, BASEPRI
    4d76:	f383 8812 	msr	BASEPRI_MAX, r3
    4d7a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4d7e:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4d80:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    4d84:	d001      	beq.n	4d8a <set_off_state+0x1c>
    4d86:	428b      	cmp	r3, r1
    4d88:	d107      	bne.n	4d9a <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4d8a:	2301      	movs	r3, #1
    4d8c:	6003      	str	r3, [r0, #0]
	int err = 0;
    4d8e:	2000      	movs	r0, #0
	__asm__ volatile(
    4d90:	f382 8811 	msr	BASEPRI, r2
    4d94:	f3bf 8f6f 	isb	sy
}
    4d98:	4770      	bx	lr
		err = -EPERM;
    4d9a:	f04f 30ff 	mov.w	r0, #4294967295
    4d9e:	e7f7      	b.n	4d90 <set_off_state+0x22>

00004da0 <set_starting_state>:
{
    4da0:	b410      	push	{r4}
	__asm__ volatile(
    4da2:	f04f 0320 	mov.w	r3, #32
    4da6:	f3ef 8211 	mrs	r2, BASEPRI
    4daa:	f383 8812 	msr	BASEPRI_MAX, r3
    4dae:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4db2:	6803      	ldr	r3, [r0, #0]
    4db4:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4db8:	f003 0307 	and.w	r3, r3, #7
    4dbc:	2b01      	cmp	r3, #1
    4dbe:	d009      	beq.n	4dd4 <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
    4dc0:	428c      	cmp	r4, r1
    4dc2:	d00a      	beq.n	4dda <set_starting_state+0x3a>
		err = -EPERM;
    4dc4:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    4dc8:	f382 8811 	msr	BASEPRI, r2
    4dcc:	f3bf 8f6f 	isb	sy
}
    4dd0:	bc10      	pop	{r4}
    4dd2:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4dd4:	6001      	str	r1, [r0, #0]
	int err = 0;
    4dd6:	2000      	movs	r0, #0
    4dd8:	e7f6      	b.n	4dc8 <set_starting_state+0x28>
		err = -EALREADY;
    4dda:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4dde:	e7f3      	b.n	4dc8 <set_starting_state+0x28>

00004de0 <set_on_state>:
	__asm__ volatile(
    4de0:	f04f 0320 	mov.w	r3, #32
    4de4:	f3ef 8211 	mrs	r2, BASEPRI
    4de8:	f383 8812 	msr	BASEPRI_MAX, r3
    4dec:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4df0:	6803      	ldr	r3, [r0, #0]
    4df2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4df6:	f043 0302 	orr.w	r3, r3, #2
    4dfa:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4dfc:	f382 8811 	msr	BASEPRI, r2
    4e00:	f3bf 8f6f 	isb	sy
}
    4e04:	4770      	bx	lr

00004e06 <clkstarted_handle>:
{
    4e06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e08:	4606      	mov	r6, r0
    4e0a:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    4e0c:	f7ff ff96 	bl	4d3c <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    4e10:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    4e12:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    4e14:	2300      	movs	r3, #0
    4e16:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    4e1a:	f7ff ffe1 	bl	4de0 <set_on_state>
	if (callback) {
    4e1e:	b11d      	cbz	r5, 4e28 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    4e20:	463a      	mov	r2, r7
    4e22:	4621      	mov	r1, r4
    4e24:	4630      	mov	r0, r6
    4e26:	47a8      	blx	r5
}
    4e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004e2a <stop>:
{
    4e2a:	b570      	push	{r4, r5, r6, lr}
    4e2c:	4606      	mov	r6, r0
    4e2e:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    4e30:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4e32:	4621      	mov	r1, r4
    4e34:	f7ff ff82 	bl	4d3c <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    4e38:	4629      	mov	r1, r5
    4e3a:	3008      	adds	r0, #8
    4e3c:	f7ff ff97 	bl	4d6e <set_off_state>
	if (err < 0) {
    4e40:	2800      	cmp	r0, #0
    4e42:	db06      	blt.n	4e52 <stop+0x28>
	get_sub_config(dev, type)->stop();
    4e44:	4621      	mov	r1, r4
    4e46:	4630      	mov	r0, r6
    4e48:	f7ff ff7f 	bl	4d4a <get_sub_config>
    4e4c:	6843      	ldr	r3, [r0, #4]
    4e4e:	4798      	blx	r3
	return 0;
    4e50:	2000      	movs	r0, #0
}
    4e52:	bd70      	pop	{r4, r5, r6, pc}

00004e54 <api_stop>:
{
    4e54:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    4e56:	2280      	movs	r2, #128	; 0x80
    4e58:	f7ff ffe7 	bl	4e2a <stop>
}
    4e5c:	bd08      	pop	{r3, pc}

00004e5e <async_start>:
{
    4e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4e62:	4606      	mov	r6, r0
    4e64:	4690      	mov	r8, r2
    4e66:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    4e68:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4e6a:	4629      	mov	r1, r5
    4e6c:	f7ff ff66 	bl	4d3c <get_sub_data>
    4e70:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    4e72:	9906      	ldr	r1, [sp, #24]
    4e74:	3008      	adds	r0, #8
    4e76:	f7ff ff93 	bl	4da0 <set_starting_state>
	if (err < 0) {
    4e7a:	2800      	cmp	r0, #0
    4e7c:	db09      	blt.n	4e92 <async_start+0x34>
	subdata->cb = cb;
    4e7e:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    4e82:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    4e84:	4629      	mov	r1, r5
    4e86:	4630      	mov	r0, r6
    4e88:	f7ff ff5f 	bl	4d4a <get_sub_config>
    4e8c:	6803      	ldr	r3, [r0, #0]
    4e8e:	4798      	blx	r3
	return 0;
    4e90:	2000      	movs	r0, #0
}
    4e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004e96 <api_start>:
{
    4e96:	b510      	push	{r4, lr}
    4e98:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    4e9a:	2480      	movs	r4, #128	; 0x80
    4e9c:	9400      	str	r4, [sp, #0]
    4e9e:	f7ff ffde 	bl	4e5e <async_start>
}
    4ea2:	b002      	add	sp, #8
    4ea4:	bd10      	pop	{r4, pc}

00004ea6 <onoff_started_callback>:
{
    4ea6:	b510      	push	{r4, lr}
    4ea8:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    4eaa:	b2c9      	uxtb	r1, r1
    4eac:	f7ff ff51 	bl	4d52 <get_onoff_manager>
	notify(mgr, 0);
    4eb0:	2100      	movs	r1, #0
    4eb2:	47a0      	blx	r4
}
    4eb4:	bd10      	pop	{r4, pc}

00004eb6 <hfclk_start>:
{
    4eb6:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    4eb8:	2001      	movs	r0, #1
    4eba:	f7fd febf 	bl	2c3c <nrfx_clock_start>
}
    4ebe:	bd08      	pop	{r3, pc}

00004ec0 <lfclk_start>:
{
    4ec0:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4ec2:	2000      	movs	r0, #0
    4ec4:	f7fd feba 	bl	2c3c <nrfx_clock_start>
}
    4ec8:	bd08      	pop	{r3, pc}

00004eca <hfclk_stop>:
{
    4eca:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    4ecc:	2001      	movs	r0, #1
    4ece:	f7fd feed 	bl	2cac <nrfx_clock_stop>
}
    4ed2:	bd08      	pop	{r3, pc}

00004ed4 <lfclk_stop>:
{
    4ed4:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4ed6:	2000      	movs	r0, #0
    4ed8:	f7fd fee8 	bl	2cac <nrfx_clock_stop>
}
    4edc:	bd08      	pop	{r3, pc}

00004ede <blocking_start_callback>:
{
    4ede:	b508      	push	{r3, lr}
    4ee0:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4ee2:	f7fe fe0f 	bl	3b04 <z_impl_k_sem_give>
}
    4ee6:	bd08      	pop	{r3, pc}

00004ee8 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    4ee8:	f010 0f10 	tst.w	r0, #16
    4eec:	d104      	bne.n	4ef8 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    4eee:	f010 0f20 	tst.w	r0, #32
    4ef2:	d103      	bne.n	4efc <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    4ef4:	2000      	movs	r0, #0
    4ef6:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    4ef8:	2003      	movs	r0, #3
    4efa:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    4efc:	2001      	movs	r0, #1
}
    4efe:	4770      	bx	lr

00004f00 <gpio_nrfx_port_get_raw>:
	return port->config;
    4f00:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4f02:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4f04:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    4f08:	600b      	str	r3, [r1, #0]
}
    4f0a:	2000      	movs	r0, #0
    4f0c:	4770      	bx	lr

00004f0e <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    4f0e:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4f10:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    4f12:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    4f16:	4042      	eors	r2, r0
    4f18:	400a      	ands	r2, r1
    4f1a:	4042      	eors	r2, r0
    p_reg->OUT = value;
    4f1c:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    4f20:	2000      	movs	r0, #0
    4f22:	4770      	bx	lr

00004f24 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    4f24:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4f26:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    4f28:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    4f2c:	2000      	movs	r0, #0
    4f2e:	4770      	bx	lr

00004f30 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    4f30:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4f32:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    4f34:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    4f38:	2000      	movs	r0, #0
    4f3a:	4770      	bx	lr

00004f3c <gpio_nrfx_port_toggle_bits>:
	return port->config;
    4f3c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4f3e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    4f40:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    4f44:	404b      	eors	r3, r1
    p_reg->OUT = value;
    4f46:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    4f4a:	2000      	movs	r0, #0
    4f4c:	4770      	bx	lr

00004f4e <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    4f4e:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
    4f52:	d007      	beq.n	4f64 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4f54:	f5b1 2fc0 	cmp.w	r1, #393216	; 0x60000
    4f58:	d00d      	beq.n	4f76 <get_trigger+0x28>
    4f5a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
    4f5e:	d008      	beq.n	4f72 <get_trigger+0x24>
    4f60:	2001      	movs	r0, #1
}
    4f62:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    4f64:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
    4f68:	d001      	beq.n	4f6e <get_trigger+0x20>
    4f6a:	2005      	movs	r0, #5
    4f6c:	4770      	bx	lr
    4f6e:	2004      	movs	r0, #4
    4f70:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4f72:	2002      	movs	r0, #2
    4f74:	4770      	bx	lr
    4f76:	2003      	movs	r0, #3
    4f78:	4770      	bx	lr

00004f7a <gpio_nrfx_manage_callback>:
{
    4f7a:	b470      	push	{r4, r5, r6}
	return port->data;
    4f7c:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4f7e:	1d05      	adds	r5, r0, #4
	return list->head;
    4f80:	6843      	ldr	r3, [r0, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    4f82:	b1db      	cbz	r3, 4fbc <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    4f84:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4f86:	2400      	movs	r4, #0
    4f88:	e00a      	b.n	4fa0 <gpio_nrfx_manage_callback+0x26>
	return node->next;
    4f8a:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    4f8c:	6043      	str	r3, [r0, #4]
	return list->tail;
    4f8e:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    4f90:	42a1      	cmp	r1, r4
    4f92:	d10f      	bne.n	4fb4 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    4f94:	606b      	str	r3, [r5, #4]
}
    4f96:	e00d      	b.n	4fb4 <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    4f98:	606c      	str	r4, [r5, #4]
}
    4f9a:	e00b      	b.n	4fb4 <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4f9c:	461c      	mov	r4, r3
    4f9e:	681b      	ldr	r3, [r3, #0]
    4fa0:	b15b      	cbz	r3, 4fba <gpio_nrfx_manage_callback+0x40>
    4fa2:	429e      	cmp	r6, r3
    4fa4:	d1fa      	bne.n	4f9c <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
    4fa6:	2c00      	cmp	r4, #0
    4fa8:	d0ef      	beq.n	4f8a <gpio_nrfx_manage_callback+0x10>
	return node->next;
    4faa:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    4fac:	6023      	str	r3, [r4, #0]
	return list->tail;
    4fae:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    4fb0:	4299      	cmp	r1, r3
    4fb2:	d0f1      	beq.n	4f98 <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
    4fb4:	2300      	movs	r3, #0
    4fb6:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4fb8:	e000      	b.n	4fbc <gpio_nrfx_manage_callback+0x42>
			if (!set) {
    4fba:	b152      	cbz	r2, 4fd2 <gpio_nrfx_manage_callback+0x58>
				return -EINVAL;
			}
		}
	}

	if (set) {
    4fbc:	b162      	cbz	r2, 4fd8 <gpio_nrfx_manage_callback+0x5e>
	return list->head;
    4fbe:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
    4fc0:	600b      	str	r3, [r1, #0]
	list->head = node;
    4fc2:	6041      	str	r1, [r0, #4]
	return list->tail;
    4fc4:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    4fc6:	b10b      	cbz	r3, 4fcc <gpio_nrfx_manage_callback+0x52>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    4fc8:	2000      	movs	r0, #0
    4fca:	e006      	b.n	4fda <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    4fcc:	6069      	str	r1, [r5, #4]
    4fce:	2000      	movs	r0, #0
}
    4fd0:	e003      	b.n	4fda <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
    4fd2:	f06f 0015 	mvn.w	r0, #21
    4fd6:	e000      	b.n	4fda <gpio_nrfx_manage_callback+0x60>
	return 0;
    4fd8:	2000      	movs	r0, #0
}
    4fda:	bc70      	pop	{r4, r5, r6}
    4fdc:	4770      	bx	lr

00004fde <nrfx_gpio_handler>:
{
    4fde:	b570      	push	{r4, r5, r6, lr}
    *p_pin = pin_number & 0x1F;
    4fe0:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    4fe4:	0940      	lsrs	r0, r0, #5
    4fe6:	f7fc fec1 	bl	1d6c <get_dev>
	if (port == NULL) {
    4fea:	b1d8      	cbz	r0, 5024 <nrfx_gpio_handler+0x46>
    4fec:	4606      	mov	r6, r0
	return port->data;
    4fee:	6903      	ldr	r3, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    4ff0:	2501      	movs	r5, #1
    4ff2:	40a5      	lsls	r5, r4
	return list->head;
    4ff4:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4ff6:	b119      	cbz	r1, 5000 <nrfx_gpio_handler+0x22>
    4ff8:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    4ffa:	b149      	cbz	r1, 5010 <nrfx_gpio_handler+0x32>
	return node->next;
    4ffc:	680c      	ldr	r4, [r1, #0]
    4ffe:	e007      	b.n	5010 <nrfx_gpio_handler+0x32>
    5000:	460c      	mov	r4, r1
    5002:	e005      	b.n	5010 <nrfx_gpio_handler+0x32>
    5004:	b164      	cbz	r4, 5020 <nrfx_gpio_handler+0x42>
    5006:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    5008:	b104      	cbz	r4, 500c <nrfx_gpio_handler+0x2e>
	return node->next;
    500a:	6823      	ldr	r3, [r4, #0]
    500c:	4621      	mov	r1, r4
    500e:	461c      	mov	r4, r3
    5010:	b141      	cbz	r1, 5024 <nrfx_gpio_handler+0x46>
		if (cb->pin_mask & pins) {
    5012:	688a      	ldr	r2, [r1, #8]
    5014:	402a      	ands	r2, r5
    5016:	d0f5      	beq.n	5004 <nrfx_gpio_handler+0x26>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5018:	684b      	ldr	r3, [r1, #4]
    501a:	4630      	mov	r0, r6
    501c:	4798      	blx	r3
    501e:	e7f1      	b.n	5004 <nrfx_gpio_handler+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5020:	4623      	mov	r3, r4
    5022:	e7f3      	b.n	500c <nrfx_gpio_handler+0x2e>
}
    5024:	bd70      	pop	{r4, r5, r6, pc}

00005026 <uarte_nrfx_pins_configure>:
	return dev->config;
    5026:	6843      	ldr	r3, [r0, #4]
	if (!sleep) {
    5028:	2900      	cmp	r1, #0
    502a:	d15d      	bne.n	50e8 <uarte_nrfx_pins_configure+0xc2>
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    502c:	68da      	ldr	r2, [r3, #12]
    502e:	f1b2 3fff 	cmp.w	r2, #4294967295
    5032:	d010      	beq.n	5056 <uarte_nrfx_pins_configure+0x30>
    5034:	f002 021f 	and.w	r2, r2, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5038:	2101      	movs	r1, #1
    503a:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTSET = set_mask;
    503e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    5042:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
			nrf_gpio_cfg_output(cfg->tx_pin);
    5046:	68da      	ldr	r2, [r3, #12]
    *p_pin = pin_number & 0x1F;
    5048:	f002 021f 	and.w	r2, r2, #31
    reg->PIN_CNF[pin_number] = cnf;
    504c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5050:	2003      	movs	r0, #3
    5052:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    5056:	691a      	ldr	r2, [r3, #16]
    5058:	f1b2 3fff 	cmp.w	r2, #4294967295
    505c:	d00c      	beq.n	5078 <uarte_nrfx_pins_configure+0x52>
					   (cfg->rx_pull_up ?
    505e:	7f19      	ldrb	r1, [r3, #28]
			nrf_gpio_cfg_input(cfg->rx_pin,
    5060:	2900      	cmp	r1, #0
    5062:	d03d      	beq.n	50e0 <uarte_nrfx_pins_configure+0xba>
    5064:	2103      	movs	r1, #3
    *p_pin = pin_number & 0x1F;
    5066:	f002 021f 	and.w	r2, r2, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    506a:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    506c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5070:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    5074:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    5078:	695a      	ldr	r2, [r3, #20]
    507a:	f1b2 3fff 	cmp.w	r2, #4294967295
    507e:	d010      	beq.n	50a2 <uarte_nrfx_pins_configure+0x7c>
    *p_pin = pin_number & 0x1F;
    5080:	f002 021f 	and.w	r2, r2, #31
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5084:	2101      	movs	r1, #1
    5086:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTSET = set_mask;
    508a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    508e:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
			nrf_gpio_cfg_output(cfg->rts_pin);
    5092:	695a      	ldr	r2, [r3, #20]
    *p_pin = pin_number & 0x1F;
    5094:	f002 021f 	and.w	r2, r2, #31
    reg->PIN_CNF[pin_number] = cnf;
    5098:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    509c:	2003      	movs	r0, #3
    509e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    50a2:	699a      	ldr	r2, [r3, #24]
    50a4:	f1b2 3fff 	cmp.w	r2, #4294967295
    50a8:	d00b      	beq.n	50c2 <uarte_nrfx_pins_configure+0x9c>
					   (cfg->cts_pull_up ?
    50aa:	7f59      	ldrb	r1, [r3, #29]
			nrf_gpio_cfg_input(cfg->cts_pin,
    50ac:	b1d1      	cbz	r1, 50e4 <uarte_nrfx_pins_configure+0xbe>
    50ae:	2103      	movs	r1, #3
    *p_pin = pin_number & 0x1F;
    50b0:	f002 021f 	and.w	r2, r2, #31
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    50b4:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    50b6:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    50ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    50be:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    50c2:	681a      	ldr	r2, [r3, #0]
    50c4:	68d8      	ldr	r0, [r3, #12]
    50c6:	6919      	ldr	r1, [r3, #16]
    p_reg->PSEL.TXD = pseltxd;
    50c8:	f8c2 050c 	str.w	r0, [r2, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    50cc:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    50d0:	681a      	ldr	r2, [r3, #0]
    50d2:	6959      	ldr	r1, [r3, #20]
    50d4:	699b      	ldr	r3, [r3, #24]
    p_reg->PSEL.RTS = pselrts;
    50d6:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    50da:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
}
    50de:	4770      	bx	lr
			nrf_gpio_cfg_input(cfg->rx_pin,
    50e0:	2100      	movs	r1, #0
    50e2:	e7c0      	b.n	5066 <uarte_nrfx_pins_configure+0x40>
			nrf_gpio_cfg_input(cfg->cts_pin,
    50e4:	2100      	movs	r1, #0
    50e6:	e7e3      	b.n	50b0 <uarte_nrfx_pins_configure+0x8a>
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    50e8:	68da      	ldr	r2, [r3, #12]
    50ea:	f1b2 3fff 	cmp.w	r2, #4294967295
    50ee:	d008      	beq.n	5102 <uarte_nrfx_pins_configure+0xdc>
    *p_pin = pin_number & 0x1F;
    50f0:	f002 021f 	and.w	r2, r2, #31
    reg->PIN_CNF[pin_number] = cnf;
    50f4:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    50f8:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    50fc:	2002      	movs	r0, #2
    50fe:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    5102:	691a      	ldr	r2, [r3, #16]
    5104:	f1b2 3fff 	cmp.w	r2, #4294967295
    5108:	d008      	beq.n	511c <uarte_nrfx_pins_configure+0xf6>
    *p_pin = pin_number & 0x1F;
    510a:	f002 021f 	and.w	r2, r2, #31
    reg->PIN_CNF[pin_number] = cnf;
    510e:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5112:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    5116:	2002      	movs	r0, #2
    5118:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    511c:	695a      	ldr	r2, [r3, #20]
    511e:	f1b2 3fff 	cmp.w	r2, #4294967295
    5122:	d008      	beq.n	5136 <uarte_nrfx_pins_configure+0x110>
    *p_pin = pin_number & 0x1F;
    5124:	f002 021f 	and.w	r2, r2, #31
    reg->PIN_CNF[pin_number] = cnf;
    5128:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    512c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    5130:	2002      	movs	r0, #2
    5132:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    5136:	699a      	ldr	r2, [r3, #24]
    5138:	f1b2 3fff 	cmp.w	r2, #4294967295
    513c:	d0c1      	beq.n	50c2 <uarte_nrfx_pins_configure+0x9c>
    *p_pin = pin_number & 0x1F;
    513e:	f002 021f 	and.w	r2, r2, #31
    reg->PIN_CNF[pin_number] = cnf;
    5142:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5146:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    514a:	2002      	movs	r0, #2
    514c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
}
    5150:	e7b7      	b.n	50c2 <uarte_nrfx_pins_configure+0x9c>

00005152 <endtx_isr>:
	return dev->config;
    5152:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5154:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    5156:	f04f 0120 	mov.w	r1, #32
    515a:	f3ef 8211 	mrs	r2, BASEPRI
    515e:	f381 8812 	msr	BASEPRI_MAX, r1
    5162:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5166:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    516a:	b131      	cbz	r1, 517a <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    516c:	2100      	movs	r1, #0
    516e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    5172:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5176:	2101      	movs	r1, #1
    5178:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    517a:	f382 8811 	msr	BASEPRI, r2
    517e:	f3bf 8f6f 	isb	sy
}
    5182:	4770      	bx	lr

00005184 <uarte_nrfx_isr_int>:
{
    5184:	b538      	push	{r3, r4, r5, lr}
    5186:	4604      	mov	r4, r0
	return dev->config;
    5188:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    518a:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    518c:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    5190:	f413 7f80 	tst.w	r3, #256	; 0x100
    5194:	d002      	beq.n	519c <uarte_nrfx_isr_int+0x18>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5196:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
    519a:	b9db      	cbnz	r3, 51d4 <uarte_nrfx_isr_int+0x50>
	return dev->config;
    519c:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    519e:	685b      	ldr	r3, [r3, #4]
    51a0:	f013 0f10 	tst.w	r3, #16
    51a4:	d015      	beq.n	51d2 <uarte_nrfx_isr_int+0x4e>
	__asm__ volatile(
    51a6:	f04f 0220 	mov.w	r2, #32
    51aa:	f3ef 8311 	mrs	r3, BASEPRI
    51ae:	f382 8812 	msr	BASEPRI_MAX, r2
    51b2:	f3bf 8f6f 	isb	sy
    51b6:	f8d5 2158 	ldr.w	r2, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    51ba:	b112      	cbz	r2, 51c2 <uarte_nrfx_isr_int+0x3e>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    51bc:	2200      	movs	r2, #0
    51be:	f8c5 2500 	str.w	r2, [r5, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    51c2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    51c6:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
	__asm__ volatile(
    51ca:	f383 8811 	msr	BASEPRI, r3
    51ce:	f3bf 8f6f 	isb	sy
}
    51d2:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    51d4:	f7ff ffbd 	bl	5152 <endtx_isr>
    51d8:	e7e0      	b.n	519c <uarte_nrfx_isr_int+0x18>

000051da <uarte_nrfx_configure>:
{
    51da:	b570      	push	{r4, r5, r6, lr}
    51dc:	b082      	sub	sp, #8
    51de:	4605      	mov	r5, r0
    51e0:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    51e2:	794b      	ldrb	r3, [r1, #5]
    51e4:	2b01      	cmp	r3, #1
    51e6:	d006      	beq.n	51f6 <uarte_nrfx_configure+0x1c>
    51e8:	2b03      	cmp	r3, #3
    51ea:	d011      	beq.n	5210 <uarte_nrfx_configure+0x36>
    51ec:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
    51f0:	4618      	mov	r0, r3
    51f2:	b002      	add	sp, #8
    51f4:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    51f6:	2300      	movs	r3, #0
    51f8:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    51fc:	79a3      	ldrb	r3, [r4, #6]
    51fe:	2b03      	cmp	r3, #3
    5200:	d138      	bne.n	5274 <uarte_nrfx_configure+0x9a>
	switch (cfg->flow_ctrl) {
    5202:	79e3      	ldrb	r3, [r4, #7]
    5204:	b143      	cbz	r3, 5218 <uarte_nrfx_configure+0x3e>
    5206:	2b01      	cmp	r3, #1
    5208:	d010      	beq.n	522c <uarte_nrfx_configure+0x52>
    520a:	f06f 0385 	mvn.w	r3, #133	; 0x85
    520e:	e7ef      	b.n	51f0 <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5210:	2310      	movs	r3, #16
    5212:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    5216:	e7f1      	b.n	51fc <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    5218:	2300      	movs	r3, #0
    521a:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    521e:	7923      	ldrb	r3, [r4, #4]
    5220:	b143      	cbz	r3, 5234 <uarte_nrfx_configure+0x5a>
    5222:	2b02      	cmp	r3, #2
    5224:	d022      	beq.n	526c <uarte_nrfx_configure+0x92>
    5226:	f06f 0385 	mvn.w	r3, #133	; 0x85
    522a:	e7e1      	b.n	51f0 <uarte_nrfx_configure+0x16>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    522c:	2301      	movs	r3, #1
    522e:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    5232:	e7f4      	b.n	521e <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5234:	2300      	movs	r3, #0
    5236:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    523a:	6821      	ldr	r1, [r4, #0]
    523c:	4628      	mov	r0, r5
    523e:	f7fc febf 	bl	1fc0 <baudrate_set>
    5242:	4603      	mov	r3, r0
    5244:	b9c8      	cbnz	r0, 527a <uarte_nrfx_configure+0xa0>
	return dev->config;
    5246:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
    5248:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    524a:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    524e:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    5252:	f89d 2004 	ldrb.w	r2, [sp, #4]
    5256:	4331      	orrs	r1, r6
    5258:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    525a:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->data;
    525e:	692a      	ldr	r2, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
    5260:	3204      	adds	r2, #4
    5262:	e894 0003 	ldmia.w	r4, {r0, r1}
    5266:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
    526a:	e7c1      	b.n	51f0 <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    526c:	230e      	movs	r3, #14
    526e:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    5272:	e7e2      	b.n	523a <uarte_nrfx_configure+0x60>
		return -ENOTSUP;
    5274:	f06f 0385 	mvn.w	r3, #133	; 0x85
    5278:	e7ba      	b.n	51f0 <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    527a:	f06f 0385 	mvn.w	r3, #133	; 0x85
    527e:	e7b7      	b.n	51f0 <uarte_nrfx_configure+0x16>

00005280 <uarte_nrfx_config_get>:
{
    5280:	460b      	mov	r3, r1
	return dev->data;
    5282:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
    5284:	6891      	ldr	r1, [r2, #8]
    5286:	6850      	ldr	r0, [r2, #4]
    5288:	e883 0003 	stmia.w	r3, {r0, r1}
}
    528c:	2000      	movs	r0, #0
    528e:	4770      	bx	lr

00005290 <uarte_nrfx_err_check>:
	return dev->config;
    5290:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5292:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5294:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5298:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    529c:	4770      	bx	lr

0000529e <is_tx_ready>:
	return dev->config;
    529e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    52a0:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    52a2:	685b      	ldr	r3, [r3, #4]
    52a4:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    52a8:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    52ac:	b929      	cbnz	r1, 52ba <is_tx_ready+0x1c>
    52ae:	b933      	cbnz	r3, 52be <is_tx_ready+0x20>
    52b0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    52b4:	b92b      	cbnz	r3, 52c2 <is_tx_ready+0x24>
    52b6:	2000      	movs	r0, #0
    52b8:	4770      	bx	lr
    52ba:	2001      	movs	r0, #1
    52bc:	4770      	bx	lr
    52be:	2000      	movs	r0, #0
    52c0:	4770      	bx	lr
    52c2:	2001      	movs	r0, #1
}
    52c4:	4770      	bx	lr

000052c6 <uarte_enable>:
	return dev->config;
    52c6:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    52c8:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    52ca:	2208      	movs	r2, #8
    52cc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    52d0:	4770      	bx	lr

000052d2 <tx_start>:
{
    52d2:	b510      	push	{r4, lr}
	return dev->config;
    52d4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    52d6:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    52d8:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    52dc:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    52e0:	2300      	movs	r3, #0
    52e2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    52e6:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    52ea:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
    52ee:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
    52f2:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    52f4:	685b      	ldr	r3, [r3, #4]
    52f6:	f013 0f10 	tst.w	r3, #16
    52fa:	d102      	bne.n	5302 <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52fc:	2301      	movs	r3, #1
    52fe:	60a3      	str	r3, [r4, #8]
}
    5300:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    5302:	2101      	movs	r1, #1
    5304:	f7ff ffdf 	bl	52c6 <uarte_enable>
    p_reg->INTENSET = mask;
    5308:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    530c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    5310:	e7f4      	b.n	52fc <tx_start+0x2a>

00005312 <uarte_nrfx_poll_in>:
{
    5312:	b410      	push	{r4}
	return dev->data;
    5314:	6904      	ldr	r4, [r0, #16]
	return dev->config;
    5316:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5318:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    531a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    531e:	b152      	cbz	r2, 5336 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    5320:	7c62      	ldrb	r2, [r4, #17]
    5322:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5324:	2000      	movs	r0, #0
    5326:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    532a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    532e:	2201      	movs	r2, #1
    5330:	601a      	str	r2, [r3, #0]
}
    5332:	bc10      	pop	{r4}
    5334:	4770      	bx	lr
		return -1;
    5336:	f04f 30ff 	mov.w	r0, #4294967295
    533a:	e7fa      	b.n	5332 <uarte_nrfx_poll_in+0x20>

0000533c <wait_tx_ready>:
{
    533c:	b570      	push	{r4, r5, r6, lr}
    533e:	4606      	mov	r6, r0
    5340:	e014      	b.n	536c <wait_tx_ready+0x30>
		if (res) {
    5342:	b17d      	cbz	r5, 5364 <wait_tx_ready+0x28>
	__asm__ volatile(
    5344:	f04f 0320 	mov.w	r3, #32
    5348:	f3ef 8411 	mrs	r4, BASEPRI
    534c:	f383 8812 	msr	BASEPRI_MAX, r3
    5350:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5354:	4630      	mov	r0, r6
    5356:	f7ff ffa2 	bl	529e <is_tx_ready>
    535a:	b9a0      	cbnz	r0, 5386 <wait_tx_ready+0x4a>
	__asm__ volatile(
    535c:	f384 8811 	msr	BASEPRI, r4
    5360:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    5364:	2021      	movs	r0, #33	; 0x21
    5366:	2100      	movs	r1, #0
    5368:	f7fe ff4a 	bl	4200 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    536c:	2464      	movs	r4, #100	; 0x64
    536e:	4630      	mov	r0, r6
    5370:	f7ff ff95 	bl	529e <is_tx_ready>
    5374:	4605      	mov	r5, r0
    5376:	2800      	cmp	r0, #0
    5378:	d1e3      	bne.n	5342 <wait_tx_ready+0x6>
    537a:	2001      	movs	r0, #1
    537c:	f000 f8db 	bl	5536 <nrfx_busy_wait>
    5380:	3c01      	subs	r4, #1
    5382:	d1f4      	bne.n	536e <wait_tx_ready+0x32>
    5384:	e7dd      	b.n	5342 <wait_tx_ready+0x6>
}
    5386:	4620      	mov	r0, r4
    5388:	bd70      	pop	{r4, r5, r6, pc}

0000538a <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    538a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    538c:	4604      	mov	r4, r0
	return dev->config;
    538e:	6846      	ldr	r6, [r0, #4]
	return config->uarte_regs;
    5390:	6835      	ldr	r5, [r6, #0]
	return dev->data;
    5392:	6907      	ldr	r7, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5394:	2100      	movs	r1, #0
    5396:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    539a:	6038      	str	r0, [r7, #0]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
		return err;
	}
#else
	uarte_nrfx_pins_configure(dev, false);
    539c:	f7ff fe43 	bl	5026 <uarte_nrfx_pins_configure>
	return dev->data;
    53a0:	6921      	ldr	r1, [r4, #16]
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    53a2:	3104      	adds	r1, #4
    53a4:	4620      	mov	r0, r4
    53a6:	f7ff ff18 	bl	51da <uarte_nrfx_configure>
	if (err) {
    53aa:	4604      	mov	r4, r0
    53ac:	bb68      	cbnz	r0, 540a <uarte_instance_init+0x80>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    53ae:	6873      	ldr	r3, [r6, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    53b0:	f013 0f02 	tst.w	r3, #2
    53b4:	d12b      	bne.n	540e <uarte_instance_init+0x84>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    53b6:	2308      	movs	r3, #8
    53b8:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    53bc:	7a33      	ldrb	r3, [r6, #8]
    53be:	b95b      	cbnz	r3, 53d8 <uarte_instance_init+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    53c0:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    53c4:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    53c8:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    53cc:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    53d0:	2301      	movs	r3, #1
    53d2:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    53d6:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    53d8:	6873      	ldr	r3, [r6, #4]
    53da:	f013 0f02 	tst.w	r3, #2
    53de:	d103      	bne.n	53e8 <uarte_instance_init+0x5e>
    p_reg->INTENSET = mask;
    53e0:	f44f 7380 	mov.w	r3, #256	; 0x100
    53e4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    53e8:	6873      	ldr	r3, [r6, #4]
    53ea:	f013 0f10 	tst.w	r3, #16
    53ee:	d003      	beq.n	53f8 <uarte_instance_init+0x6e>
    53f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    53f4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    53f8:	3710      	adds	r7, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    53fa:	f8c5 7544 	str.w	r7, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    53fe:	2300      	movs	r3, #0
    5400:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5404:	2301      	movs	r3, #1
    5406:	60ab      	str	r3, [r5, #8]
    5408:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    540a:	4620      	mov	r0, r4
    540c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    540e:	4639      	mov	r1, r7
    5410:	4628      	mov	r0, r5
    5412:	f7fc feb5 	bl	2180 <endtx_stoptx_ppi_init>
		if (err < 0) {
    5416:	2800      	cmp	r0, #0
    5418:	dacd      	bge.n	53b6 <uarte_instance_init+0x2c>
			return err;
    541a:	4604      	mov	r4, r0
    541c:	e7f5      	b.n	540a <uarte_instance_init+0x80>

0000541e <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    541e:	b510      	push	{r4, lr}
    5420:	4604      	mov	r4, r0
    5422:	2200      	movs	r2, #0
    5424:	2101      	movs	r1, #1
    5426:	2002      	movs	r0, #2
    5428:	f7fb ff22 	bl	1270 <z_arm_irq_priority_set>
    542c:	2002      	movs	r0, #2
    542e:	f7fb ff01 	bl	1234 <arch_irq_enable>
    5432:	2100      	movs	r1, #0
    5434:	4620      	mov	r0, r4
    5436:	f7ff ffa8 	bl	538a <uarte_instance_init>
    543a:	bd10      	pop	{r4, pc}

0000543c <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    543c:	4770      	bx	lr

0000543e <counter_sub>:
	return (a - b) & COUNTER_MAX;
    543e:	1a40      	subs	r0, r0, r1
}
    5440:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5444:	4770      	bx	lr

00005446 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5446:	f100 0350 	add.w	r3, r0, #80	; 0x50
    544a:	009b      	lsls	r3, r3, #2
    544c:	b29b      	uxth	r3, r3
    544e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5452:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    5456:	2200      	movs	r2, #0
    5458:	601a      	str	r2, [r3, #0]
    545a:	681b      	ldr	r3, [r3, #0]
}
    545c:	4770      	bx	lr

0000545e <absolute_time_to_cc>:
}
    545e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5462:	4770      	bx	lr

00005464 <full_int_lock>:
	__asm__ volatile(
    5464:	f04f 0320 	mov.w	r3, #32
    5468:	f3ef 8011 	mrs	r0, BASEPRI
    546c:	f383 8812 	msr	BASEPRI_MAX, r3
    5470:	f3bf 8f6f 	isb	sy
}
    5474:	4770      	bx	lr

00005476 <full_int_unlock>:
	__asm__ volatile(
    5476:	f380 8811 	msr	BASEPRI, r0
    547a:	f3bf 8f6f 	isb	sy
}
    547e:	4770      	bx	lr

00005480 <set_absolute_alarm>:
{
    5480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5482:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    5484:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    5488:	f7fc fea8 	bl	21dc <get_comparator>
    548c:	4607      	mov	r7, r0
    548e:	e019      	b.n	54c4 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    5490:	2013      	movs	r0, #19
    5492:	f000 faac 	bl	59ee <z_impl_k_busy_wait>
}
    5496:	e022      	b.n	54de <set_absolute_alarm+0x5e>
		event_clear(chan);
    5498:	4630      	mov	r0, r6
    549a:	f7ff ffd4 	bl	5446 <event_clear>
		event_enable(chan);
    549e:	4630      	mov	r0, r6
    54a0:	f7fc fea4 	bl	21ec <event_enable>
		set_comparator(chan, cc_val);
    54a4:	4629      	mov	r1, r5
    54a6:	4630      	mov	r0, r6
    54a8:	f7fc fe8e 	bl	21c8 <set_comparator>
		now2 = counter();
    54ac:	f7fc feb2 	bl	2214 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    54b0:	4284      	cmp	r4, r0
    54b2:	d01e      	beq.n	54f2 <set_absolute_alarm+0x72>
    54b4:	1c81      	adds	r1, r0, #2
    54b6:	4628      	mov	r0, r5
    54b8:	f7ff ffc1 	bl	543e <counter_sub>
	} while ((now2 != now) &&
    54bc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    54c0:	d917      	bls.n	54f2 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    54c2:	462f      	mov	r7, r5
		now = counter();
    54c4:	f7fc fea6 	bl	2214 <counter>
    54c8:	4604      	mov	r4, r0
		set_comparator(chan, now);
    54ca:	4601      	mov	r1, r0
    54cc:	4630      	mov	r0, r6
    54ce:	f7fc fe7b 	bl	21c8 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    54d2:	4621      	mov	r1, r4
    54d4:	4638      	mov	r0, r7
    54d6:	f7ff ffb2 	bl	543e <counter_sub>
    54da:	2801      	cmp	r0, #1
    54dc:	d0d8      	beq.n	5490 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    54de:	1ca7      	adds	r7, r4, #2
    54e0:	4639      	mov	r1, r7
    54e2:	4628      	mov	r0, r5
    54e4:	f7ff ffab 	bl	543e <counter_sub>
    54e8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    54ec:	d9d4      	bls.n	5498 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    54ee:	463d      	mov	r5, r7
    54f0:	e7d2      	b.n	5498 <set_absolute_alarm+0x18>
}
    54f2:	4628      	mov	r0, r5
    54f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000054f6 <compare_set>:
{
    54f6:	b5f0      	push	{r4, r5, r6, r7, lr}
    54f8:	b083      	sub	sp, #12
    54fa:	4604      	mov	r4, r0
    54fc:	4617      	mov	r7, r2
    54fe:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    5500:	f7fc fe8e 	bl	2220 <compare_int_lock>
    5504:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    5506:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5508:	9301      	str	r3, [sp, #4]
    550a:	9b08      	ldr	r3, [sp, #32]
    550c:	9300      	str	r3, [sp, #0]
    550e:	463a      	mov	r2, r7
    5510:	462b      	mov	r3, r5
    5512:	4620      	mov	r0, r4
    5514:	f7fc ff72 	bl	23fc <compare_set_nolocks>
    5518:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    551a:	4631      	mov	r1, r6
    551c:	4620      	mov	r0, r4
    551e:	f7fc fee3 	bl	22e8 <compare_int_unlock>
}
    5522:	4628      	mov	r0, r5
    5524:	b003      	add	sp, #12
    5526:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005528 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5528:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    552a:	2000      	movs	r0, #0
    552c:	f7fc f9f4 	bl	1918 <sys_arch_reboot>

00005530 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    5530:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    5532:	4780      	blx	r0
}
    5534:	bd08      	pop	{r3, pc}

00005536 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    5536:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    5538:	f000 fa59 	bl	59ee <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    553c:	bd08      	pop	{r3, pc}

0000553e <nrfx_clock_enable>:
{
    553e:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5540:	2000      	movs	r0, #0
    5542:	f7fb fe87 	bl	1254 <arch_irq_is_enabled>
    5546:	b100      	cbz	r0, 554a <nrfx_clock_enable+0xc>
}
    5548:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    554a:	f7fb fe73 	bl	1234 <arch_irq_enable>
    554e:	e7fb      	b.n	5548 <nrfx_clock_enable+0xa>

00005550 <pin_is_task_output>:
{
    5550:	b510      	push	{r4, lr}
    5552:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5554:	f7fd fc94 	bl	2e80 <pin_is_output>
    5558:	b128      	cbz	r0, 5566 <pin_is_task_output+0x16>
    555a:	4620      	mov	r0, r4
    555c:	f7fd fc7a 	bl	2e54 <pin_in_use_by_te>
    5560:	b118      	cbz	r0, 556a <pin_is_task_output+0x1a>
    5562:	2001      	movs	r0, #1
    5564:	e000      	b.n	5568 <pin_is_task_output+0x18>
    5566:	2000      	movs	r0, #0
}
    5568:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    556a:	2000      	movs	r0, #0
    556c:	e7fc      	b.n	5568 <pin_is_task_output+0x18>

0000556e <pin_is_input>:
{
    556e:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    5570:	f7fd fc86 	bl	2e80 <pin_is_output>
    5574:	f080 0001 	eor.w	r0, r0, #1
}
    5578:	b2c0      	uxtb	r0, r0
    557a:	bd08      	pop	{r3, pc}

0000557c <gpiote_polarity_to_trigger>:
}
    557c:	4770      	bx	lr

0000557e <gpiote_trigger_to_polarity>:
}
    557e:	4770      	bx	lr

00005580 <is_level>:
}
    5580:	2803      	cmp	r0, #3
    5582:	bf94      	ite	ls
    5584:	2000      	movls	r0, #0
    5586:	2001      	movhi	r0, #1
    5588:	4770      	bx	lr

0000558a <next_sense_cond_call_handler>:
{
    558a:	b570      	push	{r4, r5, r6, lr}
    558c:	4604      	mov	r4, r0
    558e:	460d      	mov	r5, r1
    5590:	4616      	mov	r6, r2
    if (is_level(trigger))
    5592:	4608      	mov	r0, r1
    5594:	f7ff fff4 	bl	5580 <is_level>
    5598:	b9b8      	cbnz	r0, 55ca <next_sense_cond_call_handler+0x40>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    559a:	2e02      	cmp	r6, #2
    559c:	d037      	beq.n	560e <next_sense_cond_call_handler+0x84>
    559e:	2002      	movs	r0, #2
    *p_pin = pin_number & 0x1F;
    55a0:	f004 031f 	and.w	r3, r4, #31
    uint32_t cnf = reg->PIN_CNF[pin_number];
    55a4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    55a8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    55ac:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    55b0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    55b4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    55b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    55bc:	2d03      	cmp	r5, #3
    55be:	d02a      	beq.n	5616 <next_sense_cond_call_handler+0x8c>
    55c0:	2e02      	cmp	r6, #2
    55c2:	d026      	beq.n	5612 <next_sense_cond_call_handler+0x88>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    55c4:	2e03      	cmp	r6, #3
    55c6:	d02b      	beq.n	5620 <next_sense_cond_call_handler+0x96>
}
    55c8:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    55ca:	4629      	mov	r1, r5
    55cc:	4620      	mov	r0, r4
    55ce:	f7fd fca9 	bl	2f24 <call_handler>
    *p_pin = pin_number & 0x1F;
    55d2:	f004 041f 	and.w	r4, r4, #31
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    55d6:	f504 72e0 	add.w	r2, r4, #448	; 0x1c0
    55da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    55de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    55e2:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    55e6:	429e      	cmp	r6, r3
    55e8:	d1ee      	bne.n	55c8 <next_sense_cond_call_handler+0x3e>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    55ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    55ee:	4614      	mov	r4, r2
    55f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    cnf &= ~to_update;
    55f4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    55f8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    55fc:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
    cnf &= ~to_update;
    5600:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    5604:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    5608:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
}
    560c:	e7dc      	b.n	55c8 <next_sense_cond_call_handler+0x3e>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    560e:	2003      	movs	r0, #3
    5610:	e7c6      	b.n	55a0 <next_sense_cond_call_handler+0x16>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5612:	2d01      	cmp	r5, #1
    5614:	d1d6      	bne.n	55c4 <next_sense_cond_call_handler+0x3a>
            call_handler(pin, trigger);
    5616:	4629      	mov	r1, r5
    5618:	4620      	mov	r0, r4
    561a:	f7fd fc83 	bl	2f24 <call_handler>
}
    561e:	e7d3      	b.n	55c8 <next_sense_cond_call_handler+0x3e>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    5620:	2d02      	cmp	r5, #2
    5622:	d1d1      	bne.n	55c8 <next_sense_cond_call_handler+0x3e>
    5624:	e7f7      	b.n	5616 <next_sense_cond_call_handler+0x8c>

00005626 <latch_pending_read_and_check>:
{
    5626:	b410      	push	{r4}
    for (i = start_port; i < (start_port + length); i++)
    5628:	4604      	mov	r4, r0
    562a:	2300      	movs	r3, #0
    562c:	b94b      	cbnz	r3, 5642 <latch_pending_read_and_check+0x1c>
        *p_masks = gpio_regs[i]->LATCH;
    562e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    5632:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    5636:	f844 1b04 	str.w	r1, [r4], #4
        gpio_regs[i]->LATCH = *p_masks;
    563a:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    563e:	3301      	adds	r3, #1
    5640:	e7f4      	b.n	562c <latch_pending_read_and_check+0x6>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    5642:	2300      	movs	r3, #0
    5644:	b113      	cbz	r3, 564c <latch_pending_read_and_check+0x26>
    return false;
    5646:	2000      	movs	r0, #0
}
    5648:	bc10      	pop	{r4}
    564a:	4770      	bx	lr
        if (latch[port_idx])
    564c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    5650:	b90a      	cbnz	r2, 5656 <latch_pending_read_and_check+0x30>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    5652:	3301      	adds	r3, #1
    5654:	e7f6      	b.n	5644 <latch_pending_read_and_check+0x1e>
            return true;
    5656:	2001      	movs	r0, #1
    5658:	e7f6      	b.n	5648 <latch_pending_read_and_check+0x22>

0000565a <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    565a:	b148      	cbz	r0, 5670 <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    565c:	68c3      	ldr	r3, [r0, #12]
    565e:	8818      	ldrh	r0, [r3, #0]
    5660:	f3c0 0008 	ubfx	r0, r0, #0, #9
    5664:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    5668:	bf14      	ite	ne
    566a:	2000      	movne	r0, #0
    566c:	2001      	moveq	r0, #1
    566e:	4770      	bx	lr
		return false;
    5670:	2000      	movs	r0, #0
}
    5672:	4770      	bx	lr

00005674 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5676:	4605      	mov	r5, r0
    5678:	460e      	mov	r6, r1
	__asm__ volatile(
    567a:	f04f 0320 	mov.w	r3, #32
    567e:	f3ef 8711 	mrs	r7, BASEPRI
    5682:	f383 8812 	msr	BASEPRI_MAX, r3
    5686:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    568a:	f7fe fde5 	bl	4258 <z_impl_z_current_get>
    568e:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5690:	4631      	mov	r1, r6
    5692:	4628      	mov	r0, r5
    5694:	f7ff ff48 	bl	5528 <k_sys_fatal_error_handler>
	__asm__ volatile(
    5698:	f387 8811 	msr	BASEPRI, r7
    569c:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    56a0:	4620      	mov	r0, r4
    56a2:	f7fc f897 	bl	17d4 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    56a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000056a8 <setup_thread_stack>:
{
    56a8:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    56aa:	3207      	adds	r2, #7
    56ac:	f022 0207 	bic.w	r2, r2, #7
    56b0:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    56b4:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    56b8:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    56bc:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    56c0:	2200      	movs	r2, #0
    56c2:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    56c6:	18c8      	adds	r0, r1, r3
    56c8:	bc10      	pop	{r4}
    56ca:	4770      	bx	lr

000056cc <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    56cc:	f3ef 8005 	mrs	r0, IPSR
}
    56d0:	3800      	subs	r0, #0
    56d2:	bf18      	it	ne
    56d4:	2001      	movne	r0, #1
    56d6:	4770      	bx	lr

000056d8 <z_impl_k_thread_start>:
{
    56d8:	b508      	push	{r3, lr}
	z_sched_start(thread);
    56da:	f7fe fbed 	bl	3eb8 <z_sched_start>
}
    56de:	bd08      	pop	{r3, pc}

000056e0 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    56e0:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    56e2:	2400      	movs	r4, #0
    56e4:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    56e6:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    56e8:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    56ea:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    56ec:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    56ee:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    56f0:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    56f2:	bc10      	pop	{r4}
    56f4:	4770      	bx	lr

000056f6 <z_pm_save_idle_exit>:
{
    56f6:	b508      	push	{r3, lr}
	pm_system_resume();
    56f8:	f7fb fc5a 	bl	fb0 <pm_system_resume>
	sys_clock_idle_exit();
    56fc:	f7ff fe9e 	bl	543c <sys_clock_idle_exit>
}
    5700:	bd08      	pop	{r3, pc}

00005702 <thread_active_elsewhere>:
}
    5702:	2000      	movs	r0, #0
    5704:	4770      	bx	lr

00005706 <pended_on_thread>:
}
    5706:	6880      	ldr	r0, [r0, #8]
    5708:	4770      	bx	lr

0000570a <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    570a:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    570e:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    5712:	4283      	cmp	r3, r0
    5714:	d001      	beq.n	571a <z_sched_prio_cmp+0x10>
		return b2 - b1;
    5716:	1ac0      	subs	r0, r0, r3
    5718:	4770      	bx	lr
	return 0;
    571a:	2000      	movs	r0, #0
}
    571c:	4770      	bx	lr

0000571e <z_reschedule_irqlock>:
{
    571e:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5720:	4603      	mov	r3, r0
    5722:	b920      	cbnz	r0, 572e <z_reschedule_irqlock+0x10>
    5724:	f3ef 8205 	mrs	r2, IPSR
    5728:	b942      	cbnz	r2, 573c <z_reschedule_irqlock+0x1e>
    572a:	2201      	movs	r2, #1
    572c:	e000      	b.n	5730 <z_reschedule_irqlock+0x12>
    572e:	2200      	movs	r2, #0
	if (resched(key)) {
    5730:	b932      	cbnz	r2, 5740 <z_reschedule_irqlock+0x22>
    5732:	f383 8811 	msr	BASEPRI, r3
    5736:	f3bf 8f6f 	isb	sy
}
    573a:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    573c:	2200      	movs	r2, #0
    573e:	e7f7      	b.n	5730 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    5740:	4618      	mov	r0, r3
    5742:	f7fb fdc5 	bl	12d0 <arch_swap>
	return ret;
    5746:	e7f8      	b.n	573a <z_reschedule_irqlock+0x1c>

00005748 <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    5748:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    574a:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    574c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    574e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5750:	2300      	movs	r3, #0
    5752:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    5754:	604b      	str	r3, [r1, #4]
}
    5756:	4770      	bx	lr

00005758 <z_priq_dumb_best>:
{
    5758:	4603      	mov	r3, r0
	return list->head == list;
    575a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    575c:	4283      	cmp	r3, r0
    575e:	d000      	beq.n	5762 <z_priq_dumb_best+0xa>
}
    5760:	4770      	bx	lr
	struct k_thread *thread = NULL;
    5762:	2000      	movs	r0, #0
	return thread;
    5764:	e7fc      	b.n	5760 <z_priq_dumb_best+0x8>

00005766 <z_ready_thread>:
{
    5766:	b538      	push	{r3, r4, r5, lr}
    5768:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    576a:	2300      	movs	r3, #0
	__asm__ volatile(
    576c:	f04f 0220 	mov.w	r2, #32
    5770:	f3ef 8511 	mrs	r5, BASEPRI
    5774:	f382 8812 	msr	BASEPRI_MAX, r2
    5778:	f3bf 8f6f 	isb	sy
    577c:	e007      	b.n	578e <z_ready_thread+0x28>
			ready_thread(thread);
    577e:	4620      	mov	r0, r4
    5780:	f7fe fb5a 	bl	3e38 <ready_thread>
	__asm__ volatile(
    5784:	f385 8811 	msr	BASEPRI, r5
    5788:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    578c:	2301      	movs	r3, #1
    578e:	b92b      	cbnz	r3, 579c <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    5790:	4620      	mov	r0, r4
    5792:	f7ff ffb6 	bl	5702 <thread_active_elsewhere>
    5796:	2800      	cmp	r0, #0
    5798:	d1f4      	bne.n	5784 <z_ready_thread+0x1e>
    579a:	e7f0      	b.n	577e <z_ready_thread+0x18>
}
    579c:	bd38      	pop	{r3, r4, r5, pc}

0000579e <z_thread_timeout>:
{
    579e:	b570      	push	{r4, r5, r6, lr}
    57a0:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    57a2:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    57a6:	2300      	movs	r3, #0
	__asm__ volatile(
    57a8:	f04f 0220 	mov.w	r2, #32
    57ac:	f3ef 8611 	mrs	r6, BASEPRI
    57b0:	f382 8812 	msr	BASEPRI_MAX, r2
    57b4:	f3bf 8f6f 	isb	sy
    57b8:	e019      	b.n	57ee <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    57ba:	4628      	mov	r0, r5
    57bc:	f7ff ffa3 	bl	5706 <pended_on_thread>
    57c0:	4629      	mov	r1, r5
    57c2:	f7ff ffc1 	bl	5748 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    57c6:	7b6b      	ldrb	r3, [r5, #13]
    57c8:	f023 0302 	bic.w	r3, r3, #2
    57cc:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    57ce:	2300      	movs	r3, #0
    57d0:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
    57d2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    57d6:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
    57da:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    57de:	4628      	mov	r0, r5
    57e0:	f7fe fb2a 	bl	3e38 <ready_thread>
	__asm__ volatile(
    57e4:	f386 8811 	msr	BASEPRI, r6
    57e8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    57ec:	2301      	movs	r3, #1
    57ee:	b94b      	cbnz	r3, 5804 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    57f0:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    57f4:	f013 0f28 	tst.w	r3, #40	; 0x28
    57f8:	d1f4      	bne.n	57e4 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
    57fa:	f854 3c10 	ldr.w	r3, [r4, #-16]
    57fe:	2b00      	cmp	r3, #0
    5800:	d1db      	bne.n	57ba <z_thread_timeout+0x1c>
    5802:	e7e6      	b.n	57d2 <z_thread_timeout+0x34>
}
    5804:	bd70      	pop	{r4, r5, r6, pc}

00005806 <add_to_waitq_locked>:
{
    5806:	b570      	push	{r4, r5, r6, lr}
    5808:	4605      	mov	r5, r0
    580a:	460e      	mov	r6, r1
	unready_thread(thread);
    580c:	f7fe fb72 	bl	3ef4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    5810:	7b6b      	ldrb	r3, [r5, #13]
    5812:	f043 0302 	orr.w	r3, r3, #2
    5816:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    5818:	b1b6      	cbz	r6, 5848 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    581a:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    581c:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    581e:	42a6      	cmp	r6, r4
    5820:	d019      	beq.n	5856 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5822:	b164      	cbz	r4, 583e <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    5824:	4621      	mov	r1, r4
    5826:	4628      	mov	r0, r5
    5828:	f7ff ff6f 	bl	570a <z_sched_prio_cmp>
    582c:	2800      	cmp	r0, #0
    582e:	dc0c      	bgt.n	584a <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5830:	b12c      	cbz	r4, 583e <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    5832:	6873      	ldr	r3, [r6, #4]
    5834:	429c      	cmp	r4, r3
    5836:	d002      	beq.n	583e <add_to_waitq_locked+0x38>
    5838:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    583a:	2c00      	cmp	r4, #0
    583c:	d1f1      	bne.n	5822 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    583e:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    5840:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    5842:	606b      	str	r3, [r5, #4]
	tail->next = node;
    5844:	601d      	str	r5, [r3, #0]
	list->tail = node;
    5846:	6075      	str	r5, [r6, #4]
}
    5848:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    584a:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    584c:	606b      	str	r3, [r5, #4]
	node->next = successor;
    584e:	602c      	str	r4, [r5, #0]
	prev->next = node;
    5850:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    5852:	6065      	str	r5, [r4, #4]
}
    5854:	e7f8      	b.n	5848 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5856:	2400      	movs	r4, #0
    5858:	e7e3      	b.n	5822 <add_to_waitq_locked+0x1c>

0000585a <pend>:
{
    585a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    585e:	4605      	mov	r5, r0
    5860:	460f      	mov	r7, r1
    5862:	4691      	mov	r9, r2
    5864:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    5866:	2400      	movs	r4, #0
	__asm__ volatile(
    5868:	f04f 0320 	mov.w	r3, #32
    586c:	f3ef 8611 	mrs	r6, BASEPRI
    5870:	f383 8812 	msr	BASEPRI_MAX, r3
    5874:	f3bf 8f6f 	isb	sy
    5878:	b94c      	cbnz	r4, 588e <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
    587a:	4639      	mov	r1, r7
    587c:	4628      	mov	r0, r5
    587e:	f7ff ffc2 	bl	5806 <add_to_waitq_locked>
	__asm__ volatile(
    5882:	f386 8811 	msr	BASEPRI, r6
    5886:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    588a:	2401      	movs	r4, #1
    588c:	e7f4      	b.n	5878 <pend+0x1e>
	add_thread_timeout(thread, timeout);
    588e:	464a      	mov	r2, r9
    5890:	4643      	mov	r3, r8
    5892:	4628      	mov	r0, r5
    5894:	f7fe f984 	bl	3ba0 <add_thread_timeout>
}
    5898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000589c <z_unpend_first_thread>:
{
    589c:	b570      	push	{r4, r5, r6, lr}
    589e:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    58a0:	2300      	movs	r3, #0
	__asm__ volatile(
    58a2:	f04f 0220 	mov.w	r2, #32
    58a6:	f3ef 8511 	mrs	r5, BASEPRI
    58aa:	f382 8812 	msr	BASEPRI_MAX, r2
    58ae:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    58b2:	461c      	mov	r4, r3
    58b4:	e013      	b.n	58de <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    58b6:	f7ff ff26 	bl	5706 <pended_on_thread>
    58ba:	4621      	mov	r1, r4
    58bc:	f7ff ff44 	bl	5748 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    58c0:	7b63      	ldrb	r3, [r4, #13]
    58c2:	f023 0302 	bic.w	r3, r3, #2
    58c6:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    58c8:	2300      	movs	r3, #0
    58ca:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    58cc:	f104 0018 	add.w	r0, r4, #24
    58d0:	f000 f82a 	bl	5928 <z_abort_timeout>
	__asm__ volatile(
    58d4:	f385 8811 	msr	BASEPRI, r5
    58d8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    58dc:	2301      	movs	r3, #1
    58de:	b933      	cbnz	r3, 58ee <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    58e0:	4630      	mov	r0, r6
    58e2:	f7ff ff39 	bl	5758 <z_priq_dumb_best>
		if (thread != NULL) {
    58e6:	4604      	mov	r4, r0
    58e8:	2800      	cmp	r0, #0
    58ea:	d1e4      	bne.n	58b6 <z_unpend_first_thread+0x1a>
    58ec:	e7f2      	b.n	58d4 <z_unpend_first_thread+0x38>
}
    58ee:	4620      	mov	r0, r4
    58f0:	bd70      	pop	{r4, r5, r6, pc}

000058f2 <init_ready_q>:
	sys_dlist_init(&rq->runq);
    58f2:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    58f4:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    58f6:	6083      	str	r3, [r0, #8]
}
    58f8:	4770      	bx	lr

000058fa <remove_timeout>:
{
    58fa:	b538      	push	{r3, r4, r5, lr}
    58fc:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    58fe:	f7fe fcfd 	bl	42fc <next>
    5902:	b148      	cbz	r0, 5918 <remove_timeout+0x1e>
    5904:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    5906:	6920      	ldr	r0, [r4, #16]
    5908:	6965      	ldr	r5, [r4, #20]
    590a:	6913      	ldr	r3, [r2, #16]
    590c:	6951      	ldr	r1, [r2, #20]
    590e:	181b      	adds	r3, r3, r0
    5910:	eb45 0101 	adc.w	r1, r5, r1
    5914:	6113      	str	r3, [r2, #16]
    5916:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    5918:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    591a:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    591c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    591e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5920:	2300      	movs	r3, #0
    5922:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    5924:	6063      	str	r3, [r4, #4]
}
    5926:	bd38      	pop	{r3, r4, r5, pc}

00005928 <z_abort_timeout>:
{
    5928:	b570      	push	{r4, r5, r6, lr}
    592a:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    592c:	2300      	movs	r3, #0
	__asm__ volatile(
    592e:	f04f 0220 	mov.w	r2, #32
    5932:	f3ef 8611 	mrs	r6, BASEPRI
    5936:	f382 8812 	msr	BASEPRI_MAX, r2
    593a:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    593e:	f06f 0015 	mvn.w	r0, #21
    5942:	e008      	b.n	5956 <z_abort_timeout+0x2e>
			remove_timeout(to);
    5944:	4620      	mov	r0, r4
    5946:	f7ff ffd8 	bl	58fa <remove_timeout>
			ret = 0;
    594a:	4628      	mov	r0, r5
	__asm__ volatile(
    594c:	f386 8811 	msr	BASEPRI, r6
    5950:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5954:	2301      	movs	r3, #1
    5956:	461d      	mov	r5, r3
    5958:	b91b      	cbnz	r3, 5962 <z_abort_timeout+0x3a>
	return node->next != NULL;
    595a:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    595c:	2b00      	cmp	r3, #0
    595e:	d1f1      	bne.n	5944 <z_abort_timeout+0x1c>
    5960:	e7f4      	b.n	594c <z_abort_timeout+0x24>
}
    5962:	bd70      	pop	{r4, r5, r6, pc}

00005964 <z_get_next_timeout_expiry>:
{
    5964:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    5966:	2300      	movs	r3, #0
	__asm__ volatile(
    5968:	f04f 0220 	mov.w	r2, #32
    596c:	f3ef 8411 	mrs	r4, BASEPRI
    5970:	f382 8812 	msr	BASEPRI_MAX, r2
    5974:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    5978:	f04f 30ff 	mov.w	r0, #4294967295
	LOCKED(&timeout_lock) {
    597c:	b93b      	cbnz	r3, 598e <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
    597e:	f7fe fcd5 	bl	432c <next_timeout>
	__asm__ volatile(
    5982:	f384 8811 	msr	BASEPRI, r4
    5986:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    598a:	2301      	movs	r3, #1
    598c:	e7f6      	b.n	597c <z_get_next_timeout_expiry+0x18>
}
    598e:	bd10      	pop	{r4, pc}

00005990 <z_set_timeout_expiry>:
{
    5990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5992:	4606      	mov	r6, r0
    5994:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    5996:	2300      	movs	r3, #0
	__asm__ volatile(
    5998:	f04f 0220 	mov.w	r2, #32
    599c:	f3ef 8511 	mrs	r5, BASEPRI
    59a0:	f382 8812 	msr	BASEPRI_MAX, r2
    59a4:	f3bf 8f6f 	isb	sy
    59a8:	e00a      	b.n	59c0 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    59aa:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    59ac:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    59b0:	2801      	cmp	r0, #1
    59b2:	dd00      	ble.n	59b6 <z_set_timeout_expiry+0x26>
    59b4:	b97c      	cbnz	r4, 59d6 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    59b6:	f385 8811 	msr	BASEPRI, r5
    59ba:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    59be:	2301      	movs	r3, #1
    59c0:	461c      	mov	r4, r3
    59c2:	b97b      	cbnz	r3, 59e4 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    59c4:	f7fe fcb2 	bl	432c <next_timeout>
			      || (ticks <= next_to);
    59c8:	f1b0 3fff 	cmp.w	r0, #4294967295
    59cc:	d0ed      	beq.n	59aa <z_set_timeout_expiry+0x1a>
    59ce:	42b0      	cmp	r0, r6
    59d0:	dbec      	blt.n	59ac <z_set_timeout_expiry+0x1c>
    59d2:	2401      	movs	r4, #1
    59d4:	e7ea      	b.n	59ac <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    59d6:	4639      	mov	r1, r7
    59d8:	42b0      	cmp	r0, r6
    59da:	bfa8      	it	ge
    59dc:	4630      	movge	r0, r6
    59de:	f7fc fe09 	bl	25f4 <sys_clock_set_timeout>
    59e2:	e7e8      	b.n	59b6 <z_set_timeout_expiry+0x26>
}
    59e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000059e6 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    59e6:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    59e8:	f7fe fdd2 	bl	4590 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    59ec:	bd08      	pop	{r3, pc}

000059ee <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    59ee:	b900      	cbnz	r0, 59f2 <z_impl_k_busy_wait+0x4>
    59f0:	4770      	bx	lr
{
    59f2:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    59f4:	f7fb ffa6 	bl	1944 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    59f8:	bd08      	pop	{r3, pc}

000059fa <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    59fa:	4770      	bx	lr

000059fc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    59fc:	f7fc bf8e 	b.w	291c <SystemInit>
