// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CoherenceManagerWrapper(
  input         auto_coupler_to_bus_named_mbus_bus_xing_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [2:0]  auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [11:0] auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [31:0] auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [3:0]  auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [31:0] auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coupler_to_bus_named_mbus_bus_xing_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [2:0]  auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [11:0] auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [31:0] auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_coherent_jbar_in_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coherent_jbar_in_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [2:0]  auto_coherent_jbar_in_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [9:0]  auto_coherent_jbar_in_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [31:0] auto_coherent_jbar_in_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [3:0]  auto_coherent_jbar_in_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [31:0] auto_coherent_jbar_in_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coherent_jbar_in_a_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_coherent_jbar_in_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [1:0]  auto_coherent_jbar_in_b_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [31:0] auto_coherent_jbar_in_b_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_coherent_jbar_in_c_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coherent_jbar_in_c_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [2:0]  auto_coherent_jbar_in_c_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_c_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_c_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [9:0]  auto_coherent_jbar_in_c_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [31:0] auto_coherent_jbar_in_c_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_c_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coherent_jbar_in_c_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coherent_jbar_in_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output        auto_coherent_jbar_in_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [2:0]  auto_coherent_jbar_in_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [1:0]  auto_coherent_jbar_in_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [2:0]  auto_coherent_jbar_in_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [9:0]  auto_coherent_jbar_in_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [1:0]  auto_coherent_jbar_in_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  output [31:0] auto_coherent_jbar_in_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coherent_jbar_in_e_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input  [1:0]  auto_coherent_jbar_in_e_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
  input         auto_coh_clock_groups_in_member_coh_0_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
                auto_coh_clock_groups_in_member_coh_0_reset	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:366:18]
);

  wire        _binder_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  wire        _binder_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  wire [2:0]  _binder_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  wire [2:0]  _binder_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  wire [11:0] _binder_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  wire [31:0] _binder_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  wire        _broadcast_1_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [2:0]  _broadcast_1_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [2:0]  _broadcast_1_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [2:0]  _broadcast_1_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [11:0] _broadcast_1_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [31:0] _broadcast_1_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [3:0]  _broadcast_1_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire [31:0] _broadcast_1_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  wire        _broadcast_1_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
  TLBroadcast broadcast_1 (	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .clock                   (auto_coh_clock_groups_in_member_coh_0_clock),
    .reset                   (auto_coh_clock_groups_in_member_coh_0_reset),
    .auto_in_a_ready         (auto_coherent_jbar_in_a_ready),
    .auto_in_a_valid         (auto_coherent_jbar_in_a_valid),
    .auto_in_a_bits_opcode   (auto_coherent_jbar_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_coherent_jbar_in_a_bits_param),
    .auto_in_a_bits_size     (auto_coherent_jbar_in_a_bits_size),
    .auto_in_a_bits_source   (auto_coherent_jbar_in_a_bits_source),
    .auto_in_a_bits_address  (auto_coherent_jbar_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_coherent_jbar_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_coherent_jbar_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_coherent_jbar_in_a_bits_corrupt),
    .auto_in_b_ready         (auto_coherent_jbar_in_b_ready),
    .auto_in_b_valid         (auto_coherent_jbar_in_b_valid),
    .auto_in_b_bits_param    (auto_coherent_jbar_in_b_bits_param),
    .auto_in_b_bits_address  (auto_coherent_jbar_in_b_bits_address),
    .auto_in_c_ready         (auto_coherent_jbar_in_c_ready),
    .auto_in_c_valid         (auto_coherent_jbar_in_c_valid),
    .auto_in_c_bits_opcode   (auto_coherent_jbar_in_c_bits_opcode),
    .auto_in_c_bits_param    (auto_coherent_jbar_in_c_bits_param),
    .auto_in_c_bits_size     (auto_coherent_jbar_in_c_bits_size),
    .auto_in_c_bits_source   (auto_coherent_jbar_in_c_bits_source),
    .auto_in_c_bits_address  (auto_coherent_jbar_in_c_bits_address),
    .auto_in_c_bits_data     (auto_coherent_jbar_in_c_bits_data),
    .auto_in_c_bits_corrupt  (auto_coherent_jbar_in_c_bits_corrupt),
    .auto_in_d_ready         (auto_coherent_jbar_in_d_ready),
    .auto_in_d_valid         (auto_coherent_jbar_in_d_valid),
    .auto_in_d_bits_opcode   (auto_coherent_jbar_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_coherent_jbar_in_d_bits_param),
    .auto_in_d_bits_size     (auto_coherent_jbar_in_d_bits_size),
    .auto_in_d_bits_source   (auto_coherent_jbar_in_d_bits_source),
    .auto_in_d_bits_sink     (auto_coherent_jbar_in_d_bits_sink),
    .auto_in_d_bits_data     (auto_coherent_jbar_in_d_bits_data),
    .auto_in_e_valid         (auto_coherent_jbar_in_e_valid),
    .auto_in_e_bits_sink     (auto_coherent_jbar_in_e_bits_sink),
    .auto_out_a_ready        (_binder_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
    .auto_out_a_valid        (_broadcast_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_broadcast_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_broadcast_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_broadcast_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_broadcast_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_broadcast_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_broadcast_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_broadcast_1_auto_out_a_bits_data),
    .auto_out_d_ready        (_broadcast_1_auto_out_d_ready),
    .auto_out_d_valid        (_binder_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
    .auto_out_d_bits_opcode  (_binder_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
    .auto_out_d_bits_size    (_binder_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
    .auto_out_d_bits_source  (_binder_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
    .auto_out_d_bits_data    (_binder_auto_in_d_bits_data)	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
  );
  BankBinder binder (	// @[generators/rocket-chip/src/main/scala/tilelink/BankBinder.scala:68:28]
    .clock                   (auto_coh_clock_groups_in_member_coh_0_clock),
    .reset                   (auto_coh_clock_groups_in_member_coh_0_reset),
    .auto_in_a_ready         (_binder_auto_in_a_ready),
    .auto_in_a_valid         (_broadcast_1_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_opcode   (_broadcast_1_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_param    (_broadcast_1_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_size     (_broadcast_1_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_source   (_broadcast_1_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_address  (_broadcast_1_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_mask     (_broadcast_1_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_a_bits_data     (_broadcast_1_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_d_ready         (_broadcast_1_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:82:24]
    .auto_in_d_valid         (_binder_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_binder_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_binder_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_binder_auto_in_d_bits_source),
    .auto_in_d_bits_data     (_binder_auto_in_d_bits_data),
    .auto_out_a_ready        (auto_coupler_to_bus_named_mbus_bus_xing_out_a_ready),
    .auto_out_a_valid        (auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),
    .auto_out_a_bits_opcode  (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_param),
    .auto_out_a_bits_size    (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),
    .auto_out_a_bits_source  (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),
    .auto_out_a_bits_address (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),
    .auto_out_d_ready        (auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),
    .auto_out_d_valid        (auto_coupler_to_bus_named_mbus_bus_xing_out_d_valid),
    .auto_out_d_bits_opcode  (auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_opcode),
    .auto_out_d_bits_size    (auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_size),
    .auto_out_d_bits_source  (auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_source),
    .auto_out_d_bits_data    (auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_data)
  );
endmodule

