
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Subcircuit summary:
Circuit 1: or                              |Circuit 2: OR                              
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8 (3)                |sky130_fd_pr__pfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: or                              |Circuit 2: OR                              
-------------------------------------------|-------------------------------------------
VP                                         |VP                                         
A                                          |A                                          
B                                          |B                                          
X                                          |X                                          
VN                                         |VN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes or and OR are equivalent.

Subcircuit summary:
Circuit 1: invertor                        |Circuit 2: invertor                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: invertor                        |Circuit 2: invertor                        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VN                                         |VN                                         
VP                                         |VP                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes invertor and invertor are equivalent.

Subcircuit summary:
Circuit 1: and                             |Circuit 2: AND                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8 (3)                |sky130_fd_pr__pfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: and                             |Circuit 2: AND                             
-------------------------------------------|-------------------------------------------
VP                                         |VP                                         
A                                          |B **Mismatch**                             
B                                          |A **Mismatch**                             
X                                          |X                                          
VN                                         |VN                                         
---------------------------------------------------------------------------------------
Cell pin lists for and and AND altered to match.
Device classes and and AND are equivalent.
Flattening unmatched subcell xor_ in circuit fa (0)(2 instances)
Flattening unmatched subcell XOR in circuit FA (1)(2 instances)

Subcircuit summary:
Circuit 1: fa                              |Circuit 2: FA                              
-------------------------------------------|-------------------------------------------
or (3)                                     |OR (3)                                     
invertor (4)                               |invertor (4)                               
and (6)                                    |AND (6)                                    
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: fa                              |Circuit 2: FA                              
-------------------------------------------|-------------------------------------------
and_0/B                                    |Cin **Mismatch**                           
SUB                                        |VN **Mismatch**                            
or_0/VP                                    |VP **Mismatch**                            
xor__1/or_0/X                              |Sum **Mismatch**                           
or_0/X                                     |Out **Mismatch**                           
(no matching pin)                          |A                                          
(no matching pin)                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists for fa and FA altered to match.
Device classes fa and FA are equivalent.
  Flattening non-matched subcircuits fa FA

Subcircuit summary:
Circuit 1: fa_8bits_magic.spice            |Circuit 2: fa_8bits_xcshem.spice           
-------------------------------------------|-------------------------------------------
or (24)                                    |OR (24)                                    
invertor (32)                              |invertor (32)                              
and (48)                                   |AND (48)                                   
Number of devices: 104                     |Number of devices: 104                     
Number of nets: 123                        |Number of nets: 123                        
---------------------------------------------------------------------------------------
Netlists match uniquely.
Cells have no pins;  pin matching not needed.
Device classes fa_8bits_magic.spice and fa_8bits_xcshem.spice are equivalent.

Final result: Circuits match uniquely.
.
