Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 17:34:09 2025
| Host         : Eldentop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sorting_visualizer_top_timing_summary_routed.rpt -pb sorting_visualizer_top_timing_summary_routed.pb -rpx sorting_visualizer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sorting_visualizer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_reg_reg/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: clk_movement_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 904 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.384        0.000                      0                 1166        0.053        0.000                      0                 1166        4.500        0.000                       0                   544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.445        0.000                      0                  929        0.053        0.000                      0                  929        4.500        0.000                       0                   544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.384        0.000                      0                  237        0.695        0.000                      0                  237  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/user_action_correct_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.608ns (24.525%)  route 4.949ns (75.475%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.723     7.266    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.390 r  bubble_tutorial/array[2][0]_i_5/O
                         net (fo=1, routed)           0.669     8.059    bubble_tutorial/array[2][0]_i_5_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.183 r  bubble_tutorial/array[2][0]_i_3/O
                         net (fo=8, routed)           1.313     9.496    bubble_tutorial/array[2][0]_i_3_n_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I2_O)        0.124     9.620 r  bubble_tutorial/optimal_should_swap_i_10/O
                         net (fo=1, routed)           0.000     9.620    bubble_tutorial/optimal_should_swap_i_10_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.152 r  bubble_tutorial/optimal_should_swap_reg_i_2/CO[3]
                         net (fo=2, routed)           0.776    10.928    bubble_tutorial/optimal_should_swap_reg_i_2_n_0
    SLICE_X28Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.052 r  bubble_tutorial/user_action_correct_i_2/O
                         net (fo=1, routed)           0.468    11.520    bubble_tutorial/user_action_correct
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.644 r  bubble_tutorial/user_action_correct_i_1/O
                         net (fo=1, routed)           0.000    11.644    bubble_tutorial/user_action_correct_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  bubble_tutorial/user_action_correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.446    14.787    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  bubble_tutorial/user_action_correct_reg/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.077    15.089    bubble_tutorial/user_action_correct_reg
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.396ns (22.960%)  route 4.684ns (77.040%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.439    10.118    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.326    10.444 r  bubble_tutorial/array[2][4]_i_2/O
                         net (fo=6, routed)           0.599    11.043    bubble_tutorial/array[2][4]_i_2_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.167 r  bubble_tutorial/array[1][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.167    bubble_tutorial/array[1][4]_i_1__0_n_0
    SLICE_X29Y50         FDRE                                         r  bubble_tutorial/array_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.438    14.779    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  bubble_tutorial/array_reg[1][4]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029    14.952    bubble_tutorial/array_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bubble_fsm/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.696ns (27.308%)  route 4.515ns (72.692%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y57         FDCE                                         r  bubble_fsm/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  bubble_fsm/i_reg[1]/Q
                         net (fo=68, routed)          1.229     6.819    bubble_fsm/i_reg_n_0_[1]
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.943 r  bubble_fsm/temp1[1]_i_2/O
                         net (fo=1, routed)           0.294     7.237    bubble_fsm/temp1[1]_i_2_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  bubble_fsm/temp1[1]_i_1/O
                         net (fo=3, routed)           1.106     8.467    bubble_fsm/temp1[1]_i_1_n_0
    SLICE_X31Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.591 r  bubble_fsm/FSM_sequential_state[2]_i_13/O
                         net (fo=1, routed)           0.000     8.591    bubble_fsm/FSM_sequential_state[2]_i_13_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.123 f  bubble_fsm/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=2, routed)           1.242    10.365    bubble_fsm/FSM_sequential_state_reg[2]_i_4_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.489 r  bubble_fsm/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.643    11.133    bubble_fsm/next_state[2]
    SLICE_X31Y58         LUT3 (Prop_lut3_I0_O)        0.150    11.283 r  bubble_fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.283    bubble_fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X31Y58         FDCE                                         r  bubble_fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.434    14.775    bubble_fsm/clk_IBUF_BUFG
    SLICE_X31Y58         FDCE                                         r  bubble_fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X31Y58         FDCE (Setup_fdce_C_D)        0.075    15.073    bubble_fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.396ns (22.966%)  route 4.682ns (77.034%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.439    10.118    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.326    10.444 r  bubble_tutorial/array[2][4]_i_2/O
                         net (fo=6, routed)           0.597    11.042    bubble_tutorial/array[2][4]_i_2_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.166 r  bubble_tutorial/array[2][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.166    bubble_tutorial/array[2][4]_i_1__0_n_0
    SLICE_X30Y51         FDRE                                         r  bubble_tutorial/array_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.436    14.777    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  bubble_tutorial/array_reg[2][4]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)        0.077    14.998    bubble_tutorial/array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.200ns (20.175%)  route 4.748ns (79.825%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.685 f  bubble_tutorial/array[2][7]_i_11/O
                         net (fo=2, routed)           0.413    10.098    bubble_tutorial/array[2][7]_i_11_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124    10.222 r  bubble_tutorial/array[2][7]_i_6/O
                         net (fo=6, routed)           0.690    10.911    bubble_tutorial/array[2][7]_i_6_n_0
    SLICE_X28Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.035 r  bubble_tutorial/array[1][7]_i_2__0/O
                         net (fo=1, routed)           0.000    11.035    bubble_tutorial/array[1][7]_i_2__0_n_0
    SLICE_X28Y50         FDRE                                         r  bubble_tutorial/array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.438    14.779    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  bubble_tutorial/array_reg[1][7]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)        0.031    14.954    bubble_tutorial/array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.396ns (23.499%)  route 4.545ns (76.501%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.384    10.063    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.326    10.389 r  bubble_tutorial/array[2][5]_i_2/O
                         net (fo=6, routed)           0.515    10.904    bubble_tutorial/array[2][5]_i_2_n_0
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.028 r  bubble_tutorial/array[2][5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.028    bubble_tutorial/array[2][5]_i_1__0_n_0
    SLICE_X28Y51         FDRE                                         r  bubble_tutorial/array_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.438    14.779    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  bubble_tutorial/array_reg[2][5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.029    14.952    bubble_tutorial/array_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 1.396ns (23.331%)  route 4.587ns (76.669%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.439    10.118    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.326    10.444 r  bubble_tutorial/array[2][4]_i_2/O
                         net (fo=6, routed)           0.502    10.947    bubble_tutorial/array[2][4]_i_2_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.071 r  bubble_tutorial/array[3][4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.071    bubble_tutorial/array[3][4]_i_1__0_n_0
    SLICE_X30Y50         FDRE                                         r  bubble_tutorial/array_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.436    14.777    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  bubble_tutorial/array_reg[3][4]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.077    14.998    bubble_tutorial/array_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 1.396ns (23.528%)  route 4.537ns (76.472%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.384    10.063    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.326    10.389 r  bubble_tutorial/array[2][5]_i_2/O
                         net (fo=6, routed)           0.508    10.897    bubble_tutorial/array[2][5]_i_2_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.021 r  bubble_tutorial/array[4][5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.021    bubble_tutorial/array[4][5]_i_1__0_n_0
    SLICE_X29Y51         FDRE                                         r  bubble_tutorial/array_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.438    14.779    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  bubble_tutorial/array_reg[4][5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.029    14.952    bubble_tutorial/array_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.396ns (23.549%)  route 4.532ns (76.451%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.384    10.063    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.326    10.389 r  bubble_tutorial/array[2][5]_i_2/O
                         net (fo=6, routed)           0.503    10.891    bubble_tutorial/array[2][5]_i_2_n_0
    SLICE_X28Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.015 r  bubble_tutorial/array[1][5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.015    bubble_tutorial/array[1][5]_i_1__0_n_0
    SLICE_X28Y50         FDRE                                         r  bubble_tutorial/array_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.438    14.779    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  bubble_tutorial/array_reg[1][5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)        0.029    14.952    bubble_tutorial/array_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 bubble_tutorial/cursor_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/array_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.396ns (23.588%)  route 4.522ns (76.412%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.566     5.087    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X28Y43         FDRE                                         r  bubble_tutorial/cursor_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  bubble_tutorial/cursor_pos_reg[1]/Q
                         net (fo=58, routed)          1.555     7.099    bubble_tutorial/bubble_tutorial_cursor_pos[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  bubble_tutorial/array[2][0]_i_4/O
                         net (fo=1, routed)           0.149     7.371    bubble_tutorial/array[2][0]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.495 r  bubble_tutorial/array[2][0]_i_2/O
                         net (fo=23, routed)          1.370     8.865    bubble_tutorial/bubble_pix_gen_tutorial/array[0]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.124     8.989 r  bubble_tutorial/array[2][5]_i_5/O
                         net (fo=3, routed)           0.572     9.561    bubble_tutorial/array[2][5]_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.118     9.679 f  bubble_tutorial/array[2][6]_i_5/O
                         net (fo=3, routed)           0.184     9.863    bubble_tutorial/array[2][6]_i_5_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.326    10.189 r  bubble_tutorial/array[2][6]_i_2/O
                         net (fo=6, routed)           0.692    10.882    bubble_tutorial/array[2][6]_i_2_n_0
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.006 r  bubble_tutorial/array[4][6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.006    bubble_tutorial/array[4][6]_i_1__0_n_0
    SLICE_X31Y51         FDRE                                         r  bubble_tutorial/array_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.436    14.777    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  bubble_tutorial/array_reg[4][6]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)        0.029    14.950    bubble_tutorial/array_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  3.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 merge_controller/cursor_left_ack_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/cursor_left_ack_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.481%)  route 0.256ns (64.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.447    merge_controller/clk_IBUF_BUFG
    SLICE_X55Y53         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  merge_controller/cursor_left_ack_sync_reg[0]/Q
                         net (fo=1, routed)           0.256     1.845    merge_controller/cursor_left_ack_sync_reg_n_0_[0]
    SLICE_X57Y47         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.838     1.965    merge_controller/clk_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[1]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X57Y47         FDCE (Hold_fdce_C_D)         0.070     1.791    merge_controller/cursor_left_ack_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bubble_tutorial/user_action_correct_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/feedback_correct_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.848%)  route 0.237ns (53.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.447    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  bubble_tutorial/user_action_correct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  bubble_tutorial/user_action_correct_reg/Q
                         net (fo=3, routed)           0.237     1.848    bubble_tutorial/user_action_correct_reg_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.893 r  bubble_tutorial/feedback_correct_i_1/O
                         net (fo=1, routed)           0.000     1.893    bubble_tutorial/feedback_correct_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  bubble_tutorial/feedback_correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.834     1.961    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  bubble_tutorial/feedback_correct_reg/C
                         clock pessimism             -0.249     1.712    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091     1.803    bubble_tutorial/feedback_correct_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bubble_tutorial/user_action_correct_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_tutorial/feedback_incorrect_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.714%)  route 0.248ns (54.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.564     1.447    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  bubble_tutorial/user_action_correct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  bubble_tutorial/user_action_correct_reg/Q
                         net (fo=3, routed)           0.248     1.859    bubble_tutorial/user_action_correct_reg_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.904 r  bubble_tutorial/feedback_incorrect_i_1/O
                         net (fo=1, routed)           0.000     1.904    bubble_tutorial/feedback_incorrect_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  bubble_tutorial/feedback_incorrect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.834     1.961    bubble_tutorial/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bubble_tutorial/feedback_incorrect_reg/C
                         clock pessimism             -0.249     1.712    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.092     1.804    bubble_tutorial/feedback_incorrect_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bubble_fsm/array_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.454%)  route 0.242ns (56.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.561     1.444    bubble_fsm/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  bubble_fsm/array_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  bubble_fsm/array_reg[0][1]/Q
                         net (fo=3, routed)           0.077     1.662    bubble_fsm/array0[1]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.707 r  bubble_fsm/temp2[1]_i_1/O
                         net (fo=3, routed)           0.165     1.872    bubble_fsm/array[1]
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp2_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Hold_fdce_C_D)         0.063     1.770    bubble_fsm/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bubble_fsm/temp2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.561     1.444    bubble_fsm/clk_IBUF_BUFG
    SLICE_X31Y55         FDCE                                         r  bubble_fsm/temp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  bubble_fsm/temp2_reg[4]/Q
                         net (fo=6, routed)           0.080     1.666    bubble_fsm/temp2[4]
    SLICE_X30Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.711 r  bubble_fsm/array[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.711    bubble_fsm/array0_in[4]
    SLICE_X30Y55         FDCE                                         r  bubble_fsm/array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.829     1.957    bubble_fsm/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  bubble_fsm/array_reg[0][4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y55         FDCE (Hold_fdce_C_D)         0.120     1.577    bubble_fsm/array_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 btnC_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.493%)  route 0.311ns (65.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  btnC_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  btnC_sync_reg[0]/Q
                         net (fo=1, routed)           0.311     1.921    btnC_sync[0]
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.070     1.776    btnC_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bubble_fsm/temp2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.670%)  route 0.293ns (58.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  bubble_fsm/temp2_reg[1]/Q
                         net (fo=6, routed)           0.293     1.900    bubble_fsm/temp2[1]
    SLICE_X37Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.945 r  bubble_fsm/array[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    bubble_fsm/array[2][1]_i_1_n_0
    SLICE_X37Y55         FDCE                                         r  bubble_fsm/array_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.829     1.957    bubble_fsm/clk_IBUF_BUFG
    SLICE_X37Y55         FDCE                                         r  bubble_fsm/array_reg[2][1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y55         FDCE (Hold_fdce_C_D)         0.092     1.800    bubble_fsm/array_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 merge_controller/cursor_left_ack_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/cursor_left_req_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.569     1.452    merge_controller/clk_IBUF_BUFG
    SLICE_X57Y47         FDCE                                         r  merge_controller/cursor_left_ack_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141     1.593 f  merge_controller/cursor_left_ack_sync_reg[1]/Q
                         net (fo=2, routed)           0.098     1.691    merge_controller/p_0_in159_in
    SLICE_X56Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.736 r  merge_controller/cursor_left_req_i_1/O
                         net (fo=1, routed)           0.000     1.736    merge_controller/cursor_left_req_i_1_n_0
    SLICE_X56Y47         FDCE                                         r  merge_controller/cursor_left_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.838     1.965    merge_controller/clk_IBUF_BUFG
    SLICE_X56Y47         FDCE                                         r  merge_controller/cursor_left_req_reg/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.120     1.585    merge_controller/cursor_left_req_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bubble_btn_debouncer/btn_c_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_btn_debouncer/btn_c_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  bubble_btn_debouncer/btn_c_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  bubble_btn_debouncer/btn_c_sync_reg/Q
                         net (fo=2, routed)           0.108     1.699    bubble_btn_debouncer/btn_c_sync
    SLICE_X15Y44         FDRE                                         r  bubble_btn_debouncer/btn_c_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.836     1.963    bubble_btn_debouncer/clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  bubble_btn_debouncer/btn_c_prev_reg/C
                         clock pessimism             -0.498     1.465    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.075     1.540    bubble_btn_debouncer/btn_c_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bubble_fsm/temp1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.172%)  route 0.311ns (59.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  bubble_fsm/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  bubble_fsm/temp1_reg[2]/Q
                         net (fo=5, routed)           0.311     1.918    bubble_fsm/temp1_reg_n_0_[2]
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.963 r  bubble_fsm/array[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.963    bubble_fsm/array[4][2]_i_1_n_0
    SLICE_X36Y55         FDCE                                         r  bubble_fsm/array_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.829     1.957    bubble_fsm/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  bubble_fsm/array_reg[4][2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.092     1.800    bubble_fsm/array_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y52   btnC_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y60   btnC_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y60   btnC_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   btnD_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   btnD_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y51   btnD_sync_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   btnL_sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y42   btnL_sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y47   btnL_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   btnD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   btnD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   btnL_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   bubble_btn_debouncer/btn_l_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42   bubble_btn_debouncer/btn_r_edge_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42   bubble_btn_debouncer/btn_r_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   bubble_tutorial/progress_percent_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   bubble_tutorial/progress_percent_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   btnR_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   bubble_tutorial/user_action_correct_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   btnC_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y60   btnC_sync_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   bubble_btn_debouncer/btn_l_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y42   bubble_btn_debouncer/btn_u_sync_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   bubble_clk_div/clk_1hz_pulse_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y56   bubble_fsm/compare_idx1_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   bubble_fsm/compare_idx2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   bubble_fsm/compare_idx2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   bubble_fsm/compare_idx2_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y55   bubble_fsm/done_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.580ns (9.313%)  route 5.648ns (90.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         4.145    11.300    merge_controller/btn_reset_merge
    SLICE_X64Y40         FDCE                                         f  merge_controller/debounce_left_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  merge_controller/debounce_left_reg[0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X64Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    merge_controller/debounce_left_reg[0]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.580ns (9.313%)  route 5.648ns (90.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         4.145    11.300    merge_controller/btn_reset_merge
    SLICE_X64Y40         FDCE                                         f  merge_controller/debounce_left_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  merge_controller/debounce_left_reg[6]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X64Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    merge_controller/debounce_left_reg[6]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.580ns (9.313%)  route 5.648ns (90.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         4.145    11.300    merge_controller/btn_reset_merge
    SLICE_X64Y40         FDCE                                         f  merge_controller/debounce_left_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  merge_controller/debounce_left_reg[7]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X64Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    merge_controller/debounce_left_reg[7]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.580ns (9.313%)  route 5.648ns (90.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         4.145    11.300    merge_controller/btn_reset_merge
    SLICE_X64Y40         FDCE                                         f  merge_controller/debounce_left_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  merge_controller/debounce_left_reg[8]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X64Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.684    merge_controller/debounce_left_reg[8]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.904    11.059    merge_controller/btn_reset_merge
    SLICE_X60Y40         FDCE                                         f  merge_controller/debounce_right_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    merge_controller/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  merge_controller/debounce_right_reg[0]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X60Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    merge_controller/debounce_right_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.904    11.059    merge_controller/btn_reset_merge
    SLICE_X60Y40         FDCE                                         f  merge_controller/debounce_right_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    merge_controller/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  merge_controller/debounce_right_reg[11]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X60Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    merge_controller/debounce_right_reg[11]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_right_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.904    11.059    merge_controller/btn_reset_merge
    SLICE_X60Y40         FDCE                                         f  merge_controller/debounce_right_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    merge_controller/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  merge_controller/debounce_right_reg[9]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X60Y40         FDCE (Recov_fdce_C_CLR)     -0.319    14.683    merge_controller/debounce_right_reg[9]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.580ns (9.896%)  route 5.281ns (90.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.778    10.933    merge_controller/btn_reset_merge
    SLICE_X62Y40         FDCE                                         f  merge_controller/debounce_left_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  merge_controller/debounce_left_reg[5]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X62Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    merge_controller/debounce_left_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.580ns (9.945%)  route 5.252ns (90.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.748    10.904    merge_controller/btn_reset_merge
    SLICE_X62Y42         FDCE                                         f  merge_controller/debounce_left_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.518    14.859    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_left_reg[14]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X62Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    merge_controller/debounce_left_reg[14]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 btnC_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            merge_controller/debounce_left_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 0.580ns (9.945%)  route 5.252ns (90.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  btnC_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  btnC_sync_reg[1]/Q
                         net (fo=5, routed)           1.504     7.031    merge_controller/Q[0]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.155 f  merge_controller/state[2]_i_2/O
                         net (fo=306, routed)         3.748    10.904    merge_controller/btn_reset_merge
    SLICE_X62Y42         FDCE                                         f  merge_controller/debounce_left_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.518    14.859    merge_controller/clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  merge_controller/debounce_left_reg[17]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X62Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.599    merge_controller/debounce_left_reg[17]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/compare_idx1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.076%)  route 0.454ns (70.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.285     2.083    bubble_fsm/btn_reset_bubble
    SLICE_X40Y54         FDCE                                         f  bubble_fsm/compare_idx1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.831     1.958    bubble_fsm/clk_IBUF_BUFG
    SLICE_X40Y54         FDCE                                         r  bubble_fsm/compare_idx1_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X40Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    bubble_fsm/compare_idx1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[5][2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.843%)  route 0.706ns (79.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.538     2.336    bubble_fsm/btn_reset_bubble
    SLICE_X34Y54         FDPE                                         f  bubble_fsm/array_reg[5][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y54         FDPE                                         r  bubble_fsm/array_reg[5][2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y54         FDPE (Remov_fdpe_C_PRE)     -0.071     1.636    bubble_fsm/array_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/array_reg[3][2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.843%)  route 0.706ns (79.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.538     2.336    bubble_fsm/btn_reset_bubble
    SLICE_X35Y54         FDPE                                         f  bubble_fsm/array_reg[3][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y54         FDPE                                         r  bubble_fsm/array_reg[3][2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.612    bubble_fsm/array_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.645%)  route 0.761ns (80.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.592     2.390    bubble_fsm/btn_reset_bubble
    SLICE_X34Y53         FDCE                                         f  bubble_fsm/temp1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  bubble_fsm/temp1_reg[2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    bubble_fsm/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.098%)  route 0.739ns (79.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.571     2.369    bubble_fsm/btn_reset_bubble
    SLICE_X35Y56         FDCE                                         f  bubble_fsm/temp2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X35Y56         FDCE                                         r  bubble_fsm/temp2_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    bubble_fsm/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.188%)  route 0.783ns (80.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.615     2.413    bubble_fsm/btn_reset_bubble
    SLICE_X34Y55         FDCE                                         f  bubble_fsm/temp1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp1_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    bubble_fsm/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.188%)  route 0.783ns (80.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.615     2.413    bubble_fsm/btn_reset_bubble
    SLICE_X34Y55         FDCE                                         f  bubble_fsm/temp1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp1_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    bubble_fsm/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.188%)  route 0.783ns (80.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.615     2.413    bubble_fsm/btn_reset_bubble
    SLICE_X34Y55         FDCE                                         f  bubble_fsm/temp1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp1_reg[3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    bubble_fsm/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.188%)  route 0.783ns (80.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.615     2.413    bubble_fsm/btn_reset_bubble
    SLICE_X34Y55         FDCE                                         f  bubble_fsm/temp2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp2_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    bubble_fsm/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 btnC_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_fsm/temp2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.188%)  route 0.783ns (80.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  btnC_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  btnC_sync_reg[2]/Q
                         net (fo=4, routed)           0.168     1.753    bubble_fsm/btnC_sync_reg[2][1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.798 f  bubble_fsm/counter_1hz[26]_i_2/O
                         net (fo=112, routed)         0.615     2.413    bubble_fsm/btn_reset_bubble
    SLICE_X34Y55         FDCE                                         f  bubble_fsm/temp2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.828     1.956    bubble_fsm/clk_IBUF_BUFG
    SLICE_X34Y55         FDCE                                         r  bubble_fsm/temp2_reg[2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    bubble_fsm/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.773    





