---
title: Chip Making
description: ""
created: 2023-06-13
updated: 2025-09-03
tags:
  - comp/hardware
  - manufacturing
---

[SemiAnalysis | Dylan Patel | Substack](https://www.semianalysis.com/)
[Chips and Cheese â€“ The Devil is in the Details](https://chipsandcheese.com/)
[Ken Shirriff's blog](https://www.righto.com/) IC reverse engineering
[High Yield - YouTube](https://www.youtube.com/@HighYield)
[è€çŸ³è°ˆèŠ¯ - YouTube](https://www.youtube.com/@laoshi_tec)
[è°ˆä¸‰åœˆ - YouTube](https://www.youtube.com/@tan3quan)

[Semiconductor device fabrication - Wikiwand](https://www.wikiwand.com/en/articles/Semiconductor_device_fabrication)
[Why making chips is so hard - YouTube](https://www.youtube.com/watch?v=CkNn98WE5_k)
[åŠå°é«” - YouTube](https://www.youtube.com/playlist?list=PLBbGP5YXTYgknNgVZX3oQ7yRnxk_XslFe) PanSci

[How are Microchips Made? - YouTube](https://www.youtube.com/watch?v=dX9CGRZwD-w)
[How are microchips made? - YouTube](https://www.youtube.com/watch?v=g8Qav3vIv9s)
[How Chips are Manufactured â€“ with Optics from ZEISS - YouTube](https://www.youtube.com/watch?v=bUJiMJweI8M)
[From Sand to Silicon: the Making of a Chip | Intel - YouTube](https://www.youtube.com/watch?v=Q5paWn7bFg4)
[From Sand to Silicon: The Making of a Microchip | Intel - YouTube](https://www.youtube.com/watch?v=_VMYPLXnd7E)
[Intel: The Making of a Chip with 22nm/3D Transistors | Intel - YouTube](https://www.youtube.com/watch?v=d9SWNLZvA8g)
[Semiconductors Explained - YouTube](https://www.youtube.com/playlist?list=PL9jh-CW6ZfSW3Ehx-rTy60sKwZ5_ezsZ7) Samsung Semiconductor Newsroom
[The Amazing, Humble Silicon Wafer - YouTube](https://www.youtube.com/watch?v=sIRfWyyOFPg)
[æ—¥ç¾ç§‘æŠ€æˆ˜ï¼šåŠå¯¼ä½“å·…å³°ä¹‹äº‰èƒŒåçš„ç§˜å¯† - YouTube](https://www.youtube.com/watch?v=FwXQSQcyWGQ)
[I Can Die Now. - YouTube](https://www.youtube.com/watch?v=2ehSCWoaOqQ) 2022, Intel Israel Fab

[ã€å…¨ç½‘æœ€æ·±åº¦è§£è¯»ã€‘å°ç±³ç„æˆ’O1ï¼šä¸€åœºè¾“ä¸èµ·çš„èŠ¯ç‰‡æˆ˜äº‰ - YouTube](https://www.youtube.com/watch?v=xEF4RkMvMMQ)

- spec and architecture definition
  define performance, power and cost requirements
- frontend design
  RTL functional design
- backend design
  RTL -> physical design with EDA tools, physical and electrical integrity

ç¡¬ä»¶èŒ¶è°ˆ
[ã€ç¡¬ä»¶ç§‘æ™®ã€‘å¸¦ä½ è®¤è¯† CPU ç¬¬ 00 æœŸâ€”â€”ä»€ä¹ˆæ˜¯ MOSFET - YouTube](https://www.youtube.com/watch?v=P91wpwVGH6M)
[ã€ç¡¬ä»¶ç§‘æ™®ã€‘å¸¦ä½ è®¤è¯† CPU ç¬¬ 01 æœŸâ€”â€”ä»€ä¹ˆæ˜¯é€»è¾‘é—¨ - YouTube](https://www.youtube.com/watch?v=bk1-KqUq4gQ)

[ASML é­é‡ç”Ÿå­˜å±æœºï¼Ÿå…¨æ–°å…‰åˆ»æœºæŠ€æœ¯è®©èŠ¯ç‰‡æˆæœ¬å¤§è·³æ°´ - YouTube](https://www.youtube.com/watch?v=SsUXlw30LRQ) pattern shaping

[ä¸­å…´ç¦ä»¤ä¹‹èŠ¯ç‰‡ä¸ºä»€ä¹ˆè¿™ä¹ˆéš¾åšï¼ŸèŠ¯ç‰‡çš„åŸºæœ¬åŸç†æ˜¯ä»€ä¹ˆï¼Ÿææ°¸ä¹è€å¸ˆå¸¦ä½ äº†è§£ï¼ï¼ˆ2018 æœ€æ–°ï¼‰ - YouTube](https://www.youtube.com/watch?v=7MFly82e46Q)
[ä¸ºä»€ä¹ˆä½ çš„ç”µè„‘è¿˜æ²¡ç”¨ä¸Šå›½äº§ CPUï¼Ÿä¸¨ç§‘æ™®ä¸¨å†·çŸ¥è¯†ä¸¨æŸ´çŸ¥é“ ChaiKnows - YouTube](https://www.youtube.com/watch?v=_5txTIdG53c)

[äº†è§£å†å²ï¼Œæ‰çŸ¥é“ä¸­å›½èŠ¯ç‰‡å¦‚ä½•èƒœå‡º | è¢å²šå³° - çŸ¥ä¹](https://zhuanlan.zhihu.com/p/147525190)
[ä¸­å›½èŠ¯èƒ½å¦ç™»é¡¶ï¼Ÿä»èŠ¯ç‰‡äº§ä¸šå‘å±•å²æ‰¾ç­”æ¡ˆ | è·Ÿé™¶å”å­¦ç¼–ç¨‹](https://mp.weixin.qq.com/s?__biz=MzI0NzQzMjU3Ng==&mid=2247500354&idx=2&sn=51b60b74e021bcbd89e38665493db28b&token=1506619420&lang=zh_CN&scene=21)
[å°ç§¯ç”µä¸ºä»€ä¹ˆè¿™ä¹ˆé‡è¦ï¼Ÿç¾å›½å¯ä»¥é€è¿‡å°ç§¯ç”µé™åˆ¶åä¸ºèŠ¯ç‰‡å—ï¼Œå¯¹ä¸­å›½çš„å†›å·¥æœ‰ä»€ä¹ˆå½±å“ - YouTube](https://www.youtube.com/watch?v=dRRPDooMeKQ)
[ä¸‰åå¹´å‰ï¼Œç¾å›½æ•´å®æ—¥æœ¬èŠ¯ç‰‡ï¼Œå¯æƒœè¿™æ¬¡å¯¹æ‰‹æ˜¯ä¸­å›½ - YouTube](https://www.youtube.com/watch?v=cWG3N7WrZME)
[ã€Fun ç§‘æŠ€ã€‘å›½äº§ CPU æˆ˜å¹³ i5-7400ï¼Ÿå…†èŠ¯ KX-U6780A é¦–å‘è¯„æµ‹!ä¸­å›½èŠ¯å´›èµ·ï¼ - YouTube](https://www.youtube.com/watch?v=I0N3sqnKIxA)

[How Chip Giant AMD Finally Caught Intel - YouTube](https://www.youtube.com/watch?v=_gLm0Jo0cnk)
[How ASML, TSMC And Intel Dominate The Chip Market | CNBC Marathon - YouTube](https://www.youtube.com/watch?v=2kJDTzFtUr4)

[Chips - Real World Tech](https://www.realworldtech.com/category/chips/)

## Functional Types

[Application-specific integrated circuit - Wikiwand](https://www.wikiwand.com/en/Application-specific_integrated_circuit) ASIC: high performance, fixed pipeline, high one-time cost
[Structured ASIC platform - Wikiwand](https://www.wikiwand.com/en/Structured_ASIC_platform) hybrid
[Gate array - Wikiwand](https://www.wikiwand.com/en/Gate_array)
[Field-programmable gate array - Wikiwand](https://www.wikiwand.com/en/Field-programmable_gate_array) FPGA: high performance, programmable pipeline, low one-time cost

[These Chips Are Better Than CPUs - YouTube](https://www.youtube.com/watch?v=7Elgs5HzIbE)
[Difference Between ASIC and FPGA | Difference Between](http://www.differencebetween.net/technology/difference-between-asic-and-fpga/)
[FPGA vs ASIC: Differences between them and which one to use? | Numato Lab Help Center](https://numato.com/blog/differences-between-fpga-and-asics)
[Learn FPGA Fast With Hackadayâ€™s FPGA Boot Camp | Hackaday](https://hackaday.com/2018/08/06/learn-fpga-fast-with-hackadays-fpga-boot-camp/)
[Why FPGAs Are Amazing for Retro Gaming Emulation](https://www.howtogeek.com/783770/why-fpgas-are-amazing-for-retro-gaming-emulation/)
[The History of the FPGA: The Ultimate Flex - YouTube](https://www.youtube.com/watch?v=m-8G1Yixb34)
[What are FPGAs and How Do They Work - Ulrich Drepper - code::dive 2018 - YouTube](https://www.youtube.com/watch?v=bReSjVGMDRs)
[How remouldable computer hardware is speeding up science](https://www.nature.com/articles/d41586-021-03627-8)

[gateware-ts](https://gateware-ts.github.io/gateware-ts/)
[Building FPGA Hardware Using TypeScript: Driving An RGB LED Panel - YouTube](https://www.youtube.com/watch?v=Otx96lJnLeo)

è€çŸ³è°ˆèŠ¯
[æ€§èƒ½è‡³ä¸Šï¼ŸèŠèŠäººå·¥æ™ºèƒ½èŠ¯ç‰‡çš„ 5 ä¸ªè¯„ä»·æ ‡å‡† - YouTube](https://www.youtube.com/watch?v=KICKrJZMoKA)
[FPGA - YouTube](https://www.youtube.com/playlist?list=PLZbVf-X2rhjYlnuV7wgWqRAaJdFI3d3Jh)

## Transistors

[Power Transistor : Structure, Operation, & VI Characteristics](https://www.elprocus.com/what-is-a-power-transistor-types-and-its-working/)
[Bipolar Junction Transistors (BJT) and Its Applications](https://www.elprocus.com/bipolar-junction-transistors-working-principle-and-applications/)
[What is the MOSFET: Basics, Working Principle and Applications](https://www.elprocus.com/mosfet-as-a-switch-circuit-diagram-free-circuits/)
[Insulated Gate Bipolar Transistor Characteristics](https://www.elprocus.com/insulated-gate-bipolar-transistor-circuit-and-characteristics/)
[Transistors - Major Difference between BJT and MOSFET](https://www.elprocus.com/difference-between-bjt-and-mosfet/)
[The Future of the Transistor](https://www.semianalysis.com/p/the-future-of-the-transistor)

[Transistors - The Invention That Changed The World - YouTube](https://www.youtube.com/watch?v=OwS9aTE2Go4)
[Transistors Explained - How transistors work - YouTube](https://www.youtube.com/watch?v=J4oO7PT_nzQ)
[Incredible Engineering- Inventing the Transistor - YouTube](https://www.youtube.com/watch?v=YUJ3FTb3Bf0)

[MOSFET - Wikiwand](https://www.wikiwand.com/en/MOSFET)
[CMOS - Wikiwand](https://www.wikiwand.com/en/CMOS) Complementary MOSFET

## Photolithography

[How CPUs Are Made As Fast As Possible - YouTube](https://www.youtube.com/watch?v=N7ut61pSLwk)
[EUV: Lasers, plasma, and the sci-fi tech that will make chips faster | Upscaled - YouTube](https://www.youtube.com/watch?v=oIiqVrKDtLc)
[Introduction to Photolithography - ( Negative or Positive Photoresist ) - YouTube](https://www.youtube.com/watch?v=IF2pDoPBv10)
[How Photolithography works (ZEISS) - YouTube](https://www.youtube.com/playlist?list=PLB_IY29eVwsVZqvesN78qewu75kakmITJ)
[How Extreme Ultraviolet Lithography works (ZEISS) - YouTube](https://www.youtube.com/playlist?list=PLB_IY29eVwsXzs45HeIu_85UHcF966IMm)

[èŠ¯ç‰‡åˆ¶é€ çš„æ ¸å¿ƒï¼šå…‰åˆ»æœºï¼ä¸­èŠ¯å›½é™…åœ¨è´­å¾— EUV å…‰åˆ»æœºåå·®è·è¿˜æœ‰å¤šå¤§ï¼Ÿæ¢å­Ÿæ¾çš„ä¼ å¥‡ï¼ˆ58ï¼‰ - YouTube](https://www.youtube.com/watch?v=-w2Cvd3rxsU)
[Vol.137 å¦‚ä½•åœ¨çº³ç±³å°ºåº¦é›•åˆ»èŠ¯ç‰‡ï¼Ÿ - YouTube](https://www.youtube.com/watch?v=Co7-_d1NjkM)

[EUV å…‰åˆ»å¤ªè´µäº†ï¼šæ›¿ä»£æŠ€æœ¯æ­£åŠ å¿«é€Ÿåº¦è½¬æ­£-å¿«ç§‘æŠ€-ç§‘æŠ€æ”¹å˜ç”Ÿæ´»](https://m.mydrivers.com/newsview/870055.html?ref=https%3A//www.google.com/)
[æ’¼å‹•æ™¶ç‰‡æ¥­ï¼æ—¥æœ¬æ¨å‡ºä¾¿å®œEUVï¼ï¼Ÿå°ç©é›»ä¸ç”¨ç•¶ç›¤å­äº†ï¼ï¼Ÿæ¥µç´«å¤–å…‰EUVå¤§è§£å¯†ï¼ - YouTube](https://www.youtube.com/watch?v=3_oFWrsfvDs)
[EUV With Fewer Mirrors? - YouTube](https://www.youtube.com/watch?v=hzsWO-juoQQ)
[How does EUV Lithography Work? Inside the Most Advanced Machine Ever Made ğŸ› ï¸âš™ï¸ğŸ¤¯ - YouTube](https://www.youtube.com/watch?v=B2482h_TNwg)

Atomic Layer Deposition (ALD) is used to deposit thin films on the wafer.
[2å¥ˆç±³ä»¥ä¸‹è¦é å®ƒï¼Ÿç§’æ‡‚æœ€å¼·è–„è†œæŠ€è¡“ALDåŸå­å±¤æ²‰ç©ï¼ç”¨è¶…è–„ææ–™é€ å‡ºæœ€å°é›»æ™¶é«” - YouTube](https://www.youtube.com/watch?v=6QxFJHPhD88)

[ç”¨ GPU æ¦¨å¹²å…‰åˆ»æœºæ€§èƒ½ï¼è‹±ä¼Ÿè¾¾è®¡ç®—å…‰åˆ»è¦æ”¹å†™èŠ¯ç‰‡å†å²ï¼Ÿ - YouTube](https://www.youtube.com/watch?v=N8gb_nABdWs)
[You Didnâ€™t Build your PCâ€¦ This Did. - YouTube](https://www.youtube.com/watch?v=pfU20SAR21A) ASML's EUV machine

@Asianometry
[How Carl Zeiss Crafts Optics for a $150 Million EUV Machine - YouTube](https://www.youtube.com/watch?v=V__HbVlnICc)
[How ASML Builds a $150 Million EUV Machine - YouTube](https://www.youtube.com/watch?v=jJIO7aRXUCg)
[â€œThe Decision of the Centuryâ€: Choosing EUV Lithography - YouTube](https://www.youtube.com/watch?v=RmgkV83OhHA)
[The Extreme Engineering of ASMLâ€™s EUV Light Source - YouTube](https://www.youtube.com/watch?v=5Ge2RcvDlgw)
[Can You Do 7nm Chips Without EUV? - YouTube](https://www.youtube.com/watch?v=Th4E-0VFaEA)
[What ASML Has Next After EUV - YouTube](https://www.youtube.com/watch?v=en7hhFJBrAI) High-NA EUV
[ASML's High-NA and Hyper-NA EUV: An Update - YouTube](https://www.youtube.com/watch?v=Fc_lEzGiClk)
before EUV, etching is done with 193nm light; EUV uses 13.5nm light
immersion lithography (ArFi) (2007, N42) and multiple patterning (repeated exposure at lower resolutions) (N22) are used til first batch of N7 A12 from Apple

## Process node

[Technology Node - WikiChip](https://en.wikichip.org/wiki/technology_node)
[How Are Process Nodes Defined? - ExtremeTech](https://www.extremetech.com/computing/296154-how-are-process-nodes-defined)
[Semiconductor device fabrication - Wikiwand](https://www.wikiwand.com/en/Semiconductor_device_fabrication)
A process node upgrade is meant to double the number of transistors, hence halving the area, so the distance decrease is square root of 0.5 = 0.7071
90nm -> 65nm -> 45nm -> 32nm -> 22nm -> 14nm -> 10nm -> 7nm -> 5nm
Laser cannot achieve required half pitch after 28nm. 3D techniques (FinFET) are used.

[Die Per Wafer Calculator -](https://caly-technologies.com/die-yield-calculator/)

[Should You Believe CPU Marketing? - YouTube](https://www.youtube.com/watch?v=ROS008Av4E4)
gate distance -> cell distance (Pentium III) -> not measuring transistor size anymore (FinFET)
Transistor density is better measure

[Intel 10nm Delay Explained & AMD's "7nm" | Ft. David Kanter - YouTube](https://www.youtube.com/watch?v=dtiBEHH7mEA)
[Intel Ditches "Nanometers," Renames 10nm to "7" & 7nm to "4" - YouTube](https://www.youtube.com/watch?v=wxKGFxmwcDo)
[14nm and 7nm are NOT what you think it is - Visiting Tescan Part 3/3 - YouTube](https://www.youtube.com/watch?v=1kQUXpZpLXI)
[2nm å…ˆé€²è£½ç¨‹ Nanosheet æ˜¯æ€éº¼å¾ 1947 å¹´é»æ¥è§¸å¼é›»æ™¶é«”æ¼”åŒ–éä¾†çš„ï¼Ÿã€é›»æ™¶é«”é€²åŒ–å² 1947 - 2025ã€‘ - YouTube](https://www.youtube.com/watch?v=IOwc-llJxVQ)
[æ”¾å¤§20ä¸‡å€,è¿™æ˜¯3çº³ç±³èŠ¯ç‰‡æœ€æ·±å±‚çš„ç§˜å¯†ã€ç„æˆ’O1è§£å‰–æŠ¥å‘Šã€‘ - YouTube](https://www.youtube.com/watch?v=Q9oJnTmpMg8)

[Next-Gen CPUs/GPUs have a HUGE problem! - YouTube](https://www.youtube.com/watch?v=vQ5JPqeFitM) SRAM for cache does not scale with process node, and next-gen CPUs/GPUs are using larger cache => greatly increased price; chiplet/tile design help ease this problem for the core and cache can be using different process node

[Is a smaller manufacturing process always better? Intel's 10nm SuperFin suggests otherwise | VentureBeat](https://venturebeat.com/2020/09/21/is-smaller-always-better-in-chips-intels-new-10nm-superfin-technology-suggests-otherwise/amp/)

### 3D Transistors

[The 3-D Transistor Transition - YouTube](https://www.youtube.com/watch?v=i3dDslo9ibw) FinFET and Gate All Around (GAA)
This increase the contact surface area of the control signal (in the form of magnetic fields) towards the gate.

[FinFET - Wikiwand](https://www.wikiwand.com/en/FinFET)
[Beyond 7nm - the race to 4nm is Samsung's to lose - Android Authority](https://www.androidauthority.com/4nm-processing-node-812959/)
[Tech Brief: FinFET Fundamentals | Lam Research](https://blog.lamresearch.com/tech-brief-finfet-fundamentals/)
[The secret behind FinFET process node scaling - YouTube](https://www.youtube.com/watch?v=9vQ0T1fOvIA) FinFlex, fin depopulation (reducing the number of fins)
FinFET is used for nodes < 28nm

[Multigate device - Wikiwand](https://www.wikiwand.com/en/Gate-all-around)
[Samsung Unveils 3nm Gate-All-Around Design Tools - ExtremeTech](https://www.extremetech.com/computing/291507-samsung-unveils-3nm-gate-all-around-design-tools)
[The Gate-All-Around Transistor is Coming - YouTube](https://www.youtube.com/watch?v=5RPFfPtgw7g)
[Gate-All-Around â€” The Future of Transistors - YouTube](https://www.youtube.com/watch?v=bfkIp_j0Iv8)
GAA/RibbonFET is used for nodes < 3nm

## Packaging

[A Brief History of Semiconductor Packaging - YouTube](https://www.youtube.com/watch?v=nNpuiJitKwk)

- Plastic Encapsulation
- Dual Inline Package (DIP): leads of 2.54mm apart, through hole mounting
- Surface Mounting Technology (SMT): smaller leads catered for Very Large Scale Integration (VLSI); allow use of both side of PCB
  - Small-Outline Integrated circuit (SOIC): gull-wing leads
  - Quad Flat Package (QFP): lead pitch of 0.65 to 1 mm; Shrink QFP, Very Small QFP, Thin QFP variants
  - [How Motherboards Are Made (2019) | Taiwan Automated Factory Tour, ft. Gigabyte - YouTube](https://www.youtube.com/watch?v=cnAFTMaS5R0) fully auto SMT soldering
- Pin Grid Array (PGA)
- Ball Grid Array (BGA): surface mount version of PGA
- Flip Chip: the chip is flipped and wire bonding is ditched
- Chip scale packaging: package with a die occupying > 80% of the total packaging area
  - Wafer Level Package: die interconnects are hooked up before being cut out of the wafer
- Advanced Packaging
  wire bonding and grid array uses larger area and have high latency
  chiplets, multi chip modules, hybrid circuits, system in packages, mixing process nodes; TSMC SoIC, 3D IC (different chips stacked), 2.5D IC (chip stacked on interposer)

System-in-Package (SiP): packaging multiple dies and passive components (with prelim packaging) in a single package
System-on-Chip (SoC): Multiple (naked) chips cut from wafer are integrated to the same substrate

[Redistribution Layers (RDLs) - Semiconductor Engineering](https://semiengineering.com/knowledge_centers/packaging/redistribution-layers-rdls/)
[IC Packaging | 3D IC | Cadence](https://resources.pcb.cadence.com/ic-packaging)

[å…¨ç½‘é¥é¥é¢†å…ˆï¼Œå½»åº•è®²æ‡‚èŠ¯ç‰‡å°è£…ï¼Œå°è£…åˆ°åº•æ˜¯ä¸ªå•¥ï¼Ÿ - YouTube](https://www.youtube.com/watch?v=crOq5jmoO6Q)
[å…¨ç½‘æœ€ç®€å•æ¸…æ™°ï¼15åˆ†é’Ÿå½»åº•è®²æ¸…æ¥šèŠ¯ç‰‡å°è£…æŠ€æœ¯ï¼ - YouTube](https://www.youtube.com/watch?v=v4ypqCOU5z0) â—!important, Wire Bonding, Flip Chip Bonding, Chip-scale packaging (CSP) (Redistribution Layer (RDL), Fan-in WLCSP, Fan-out WLCSP), 2.5D and 3D Packaging (Through-silicon via (TSV), Chiplet)
[å¹¶éæ— è§£ï¼å…ˆè¿›å°è£…æŠ€æœ¯ï¼Œèƒ½æ‰“ç ´å›½äº§èŠ¯ç‰‡çš„å›°å±€å—ï¼Ÿ - YouTube](https://www.youtube.com/watch?v=6UKPFcD2Ihc)

[The RDL Layer Revolution | Advanced PCB Design Blog | Cadence](https://resources.pcb.cadence.com/blog/2023-redistribution-layer-process-flow-for-3d-ics)
[Redistribution Layers (RDLs) - Semiconductor Engineering](https://semiengineering.com/knowledge_centers/packaging/redistribution-layers-rdls/)

### Advanced Packaging

[ã€äº¦ã€‘å” å” è‹¹æœ M1 Ultraï¼šåŠå¯¼ä½“æ–°æ—¶ä»£ï¼ - YouTube](https://www.youtube.com/watch?v=lri6O8EBnlI)
[Why AMD's Chiplets Work - YouTube](https://www.youtube.com/watch?v=-x9nGo0Ge70)
[AMD ZEN 6 â€” Next-gen Chiplets & Packaging - YouTube](https://www.youtube.com/watch?v=ex_gPeWVAo0)

- silicon interposer replaces tiny copper wires on the PCB  
  the interposer has higher bandwidth, lower latency, and lower power consumption than the PCB  
  but it is much more expensive to make
- silicon bridge  
  archive the benefits of the interposer with lower complexity and lower cost
- organic RDL (Redistribution Layer)  
  organic material is used instead of silicon, fanout interconnections in the RDL  
  already used by Navi 31 and Navi 32 GPUs

[Advanced Packaging Part 1 â€“ Pad Limited Designs, Breakdown Of Economic Semiconductor Scaling, Heterogeneous Compute, and Chiplets](https://www.semianalysis.com/p/advanced-packaging-part-1-pad-limited)
[Advanced Packaging Part 2 - Review Of Options/Use From Intel, TSMC, Samsung, AMD, ASE, Sony, Micron, SKHynix, YMTC, Tesla, and Nvidia](https://www.semianalysis.com/p/advanced-packaging-part-2-review)
[Advanced Packaging Part 3 â€“ Intelâ€™s Curious Bet on Thermocompression Bonding, ASM Pacific, Kulicke and Soffa, and Besi TCB Tool Landscape](https://www.semianalysis.com/p/advanced-packaging-part-3-intels)
[The Future Of Packaging Gets Blurry â€“ Fanouts, ABF, Organic Interposers, Embedded Bridges â€“ Advanced Packaging Part 4](https://www.semianalysis.com/p/the-future-of-packaging-gets-blurry)

[é ã€Œå°è£ã€è¶…è¶Šæ‘©çˆ¾å®šå¾‹æ¥µé™ï¼ŸCoWoS æ˜¯ä»€éº¼ï¼Ÿè˜‹æœï¼­ç³»æ™¶ç‰‡ç‚ºä»€éº¼å°åˆå¿«ï¼Ÿå°ç©é›»çš„å…ˆé€²å°è£è¯ç›Ÿï¼ - YouTube](https://www.youtube.com/watch?v=MjYBkQ5_uxs)

### Backside Power Delivery

To separate the signal network from the power network, they have different requirements and can be optimized separately. With less layer of metal in the power network, the power delivery is more efficient. Reduced elements on the frontside also allows for reducing complexity of the signal network and futher optimization of signal network and the transistors. So we will have a more efficient chip with better performance and lower power consumption at a reduced cost.

[Intelâ€™s Next Breakthrough: Backside Power Delivery - YouTube](https://www.youtube.com/watch?v=fc_xzN6UErI) PowerVia is the first Backside Power Delivery technology used in production
[Why next-gen chips separate Data & Power - YouTube](https://www.youtube.com/watch?v=hyZlQY2xmWQ)
