digraph "CFG for '_Z31cudaDTargetBiasPropagate_kerneljdPKdS0_Pd' function" {
	label="CFG for '_Z31cudaDTargetBiasPropagate_kerneljdPKdS0_Pd' function";

	Node0x4dac800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = udiv i32 %14, %11\l  %19 = mul i32 %18, %11\l  %20 = icmp ugt i32 %14, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %11\l  %24 = icmp ult i32 %17, %0\l  br i1 %24, label %25, label %27\l|{<s0>T|<s1>F}}"];
	Node0x4dac800:s0 -> Node0x4daedb0;
	Node0x4dac800:s1 -> Node0x4daee40;
	Node0x4daedb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%25:\l25:                                               \l  %26 = fneg contract double %1\l  br label %28\l}"];
	Node0x4daedb0 -> Node0x4daeff0;
	Node0x4daee40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%27:\l27:                                               \l  ret void\l}"];
	Node0x4daeff0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi i32 [ %17, %25 ], [ %43, %42 ]\l  %30 = zext i32 %29 to i64\l  %31 = getelementptr inbounds double, double addrspace(1)* %2, i64 %30\l  %32 = load double, double addrspace(1)* %31, align 8, !tbaa !16\l  %33 = getelementptr inbounds double, double addrspace(1)* %4, i64 %30\l  store double %32, double addrspace(1)* %33, align 8, !tbaa !16\l  %34 = getelementptr inbounds double, double addrspace(1)* %3, i64 %30\l  %35 = load double, double addrspace(1)* %34, align 8, !tbaa !16\l  %36 = fcmp contract ogt double %35, 0.000000e+00\l  br i1 %36, label %37, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4daeff0:s0 -> Node0x4db0920;
	Node0x4daeff0:s1 -> Node0x4daf100;
	Node0x4db0920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%37:\l37:                                               \l  %38 = load double, double addrspace(1)* %31, align 8, !tbaa !16\l  %39 = fcmp contract ogt double %38, %26\l  br i1 %39, label %40, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4db0920:s0 -> Node0x4db0b60;
	Node0x4db0920:s1 -> Node0x4daf100;
	Node0x4db0b60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%40:\l40:                                               \l  %41 = fadd contract double %32, %1\l  store double %41, double addrspace(1)* %33, align 8, !tbaa !16\l  br label %42\l}"];
	Node0x4db0b60 -> Node0x4daf100;
	Node0x4daf100 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  %43 = add i32 %29, %23\l  %44 = icmp ult i32 %43, %0\l  br i1 %44, label %28, label %27, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x4daf100:s0 -> Node0x4daeff0;
	Node0x4daf100:s1 -> Node0x4daee40;
}
