#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 29 13:21:56 2022
# Process ID: 10948
# Current directory: C:/Projekt/files/mic-1-project/verilog/top-level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15784 C:\Projekt\files\mic-1-project\verilog\top-level\top_level_basys3.xpr
# Log file: C:/Projekt/files/mic-1-project/verilog/top-level/vivado.log
# Journal file: C:/Projekt/files/mic-1-project/verilog/top-level\vivado.jou
# Running On: DESKTOP-SNAS2Q5, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16966 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Projekt/files/mic-1-project/verilog/top-level/basys3_const.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
file mkdir C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1
file mkdir C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new
close [ open C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc w ]
add_files -fileset constrs_1 C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc
reset_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_n]]
set_property target_constrs_file C:/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN1]]
set_property IOSTANDARD LVCMOS25 [get_ports [list BTN2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BTN2]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
refresh_design
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
