name: custom_simd
type: compute

memories:
  sram_2Kb_5rw:
    size: 2048
    r_cost: 0
    w_cost: 0
    area: 0
    latency: 1
    operands: [I1, I2, O]
    ports:
      - name: rw_port_1
        type: read_write
        bandwidth_min: 512
        bandwidth_max: 512
        allocation: 
          - I1, fh
          - I2, fh
          - O, fh
          - O, fl
      - name: rw_port_2
        type: read_write
        bandwidth_min: 512
        bandwidth_max: 512
        allocation: 
          - I1, tl
          - I2, tl
          - O, tl
          - O, th
      - name: rw_port_3
        type: read_write
        bandwidth_min: 512
        bandwidth_max: 512
        allocation: 
          - I1, fh
          - I2, fh
          - O, fh
          - O, fl
      - name: rw_port_4
        type: read_write
        bandwidth_min: 512
        bandwidth_max: 512
        allocation: 
          - I1, tl
          - I2, tl
          - O, tl
          - O, th
      - name: rw_port_5
        type: read_write
        bandwidth_min: 512
        bandwidth_max: 512
        allocation: 
          - I1, tl
          - I2, tl
          - O, tl
          - O, th
    served_dimensions: [D1]

operational_array:
  unit_energy: 0.0 # pJ
  unit_area: 0.0 # unit
  dimensions: [D1]
  sizes: [16]
