
*** Running vivado
    with args -log top_FPAdd_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104823
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.879 ; gain = 370.801 ; free physical = 22614 ; free virtual = 34346
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3459.230; parent = 2430.883; children = 1028.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:432' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:439]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq400_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq400_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:753]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq400_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq400_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq400_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:182' bound to instance 'fracAdder' of component 'IntAdder_14_Freq400_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:765]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq400_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq400_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:190]
INFO: [Synth 8-3491] module 'LZC_13_Freq400_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:234' bound to instance 'IEEEFPAdd_5_10_Freq400_uid2LeadingZeroCounter' of component 'LZC_13_Freq400_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:776]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq400_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq400_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:240]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq400_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:304' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq400_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:784]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq400_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq400_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:311]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq400_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:366' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq400_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:803]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq400_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq400_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:439]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d2_reg' and it is trimmed from '13' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:138]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:339]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d7_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d6_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d5_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d4_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d3_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:393]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d2_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_400MHz.vhd:391]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.848 ; gain = 442.770 ; free physical = 22535 ; free virtual = 34268
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3531.199; parent = 2502.852; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.691 ; gain = 457.613 ; free physical = 22536 ; free virtual = 34268
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.043; parent = 2517.695; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.691 ; gain = 457.613 ; free physical = 22536 ; free virtual = 34268
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.043; parent = 2517.695; children = 1028.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.691 ; gain = 0.000 ; free physical = 22536 ; free virtual = 34268
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/400MHz/temp_400MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/400MHz/temp_400MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/400MHz/temp_400MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.441 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34225
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.441 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34225
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22532 ; free virtual = 34265
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22532 ; free virtual = 34265
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22532 ; free virtual = 34265
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22532 ; free virtual = 34266
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 83    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22560 ; free virtual = 34298
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.557; parent = 1642.955; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22586 ; free virtual = 34324
Synthesis current peak Physical Memory [PSS] (MB): peak = 1950.631; parent = 1746.092; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22586 ; free virtual = 34324
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.150; parent = 1746.611; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22586 ; free virtual = 34324
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.471; parent = 1746.932; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.670; parent = 1747.131; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.670; parent = 1747.131; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.686; parent = 1747.146; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.764; parent = 1747.225; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.764; parent = 1747.225; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.779; parent = 1747.240; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_FPAdd_Test | uut/xIsZero_d3_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_FPAdd_Test | uut/fracAdder/X_d3_reg[12] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     4|
|3     |LUT2   |    19|
|4     |LUT3   |     5|
|5     |LUT4   |     5|
|6     |LUT5   |     2|
|7     |LUT6   |     3|
|8     |SRL16E |     2|
|9     |FDCE   |    15|
|10    |FDRE   |    56|
|11    |IBUF   |     3|
|12    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.795; parent = 1747.256; children = 204.602
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.777; parent = 2654.430; children = 1028.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2686.441 ; gain = 457.613 ; free physical = 22600 ; free virtual = 34338
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.441 ; gain = 626.363 ; free physical = 22600 ; free virtual = 34338
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.441 ; gain = 0.000 ; free physical = 22600 ; free virtual = 34338
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.441 ; gain = 0.000 ; free physical = 22687 ; free virtual = 34425
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33b457ee
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2686.441 ; gain = 975.340 ; free physical = 22840 ; free virtual = 34578
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/400MHz/impl_FPAdd_400MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:48:02 2025...
