
# Arch-final-project
!!!!!Visualizing Verilog!!!!!
https://docs.google.com/document/d/1V2MCwSHJi483bNEmYI0gwZn8zQcxFdl0dA9kNGC65PE/edit

"wire/reg" [num_bits]name operand arg1[bitrange] arg2[bitrange]...

{{}}

# formats
literal assignment: wire y = 5 
wire .temp1 <- 5
wire y = .temp1
bit select: wire a = s0[1:0]
wire .temp2 [1:0] s0
wire a = .temp2
# modules
module .input1 .input2 ... â–¡ .output1 .output2 ...

https://zetcode.com/gfx/java2d/

â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜â¸˜hello!!!!!!ðŸ‘ŒðŸ¤ªðŸ¿â€½ðŸ˜Žnâ€½â€½oâ€½â€½â€½â€½â€½â€½â€½â€½ðŸ¤·â€â™€ï¸ðŸ¤·â€â™‚ï¸ðŸ˜¶â€ðŸŒ«ï¸ðŸ¤ðŸ˜¯ðŸ˜­ðŸ˜¡ðŸ¤¬
Â¬Æ’Ë†Â¥Â©Ë†Ë™Ëšâ€¦Ë†âˆ†Ë™â€¦Ã¸Ë†Â©Â¨â€ Â¥âˆ‚Â¨Â¥â€ Æ’Ë†â€¦Â¶âˆžÂ§âˆžÂ£â€ Â¥Ã¸Â¥Ë™Ë†Â¨Â¥âˆ‚Ã§Ëšâˆ†ËœÂ¬Ã¸Ë†Â¥Â«Â«â€˜Ë†Â¥âˆ‚Â¨â€ Â´Â¨Â¥â€ Â®`âˆ‘âˆšÆ’â‰ˆÂ®Æ’Â©âˆ†âˆšÂ¥Â®âˆ‚Â®Â©ËœÂ©âˆšâ‰¤ÂµÂ¥Â¨â€ ÂµË™ËœÆ’Â Â©Ëœâˆ†Â¥Æ’

# md
# wait this is so cool
# can I have folding feature too
# lkdslf
sdf
ds
fds

