Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 27 18:04:10 2022
| Host         : madhav-HP-348-G4 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : fpga_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.255        0.000                      0                 2623        0.071        0.000                      0                 2623        4.500        0.000                       0                   976  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.255        0.000                      0                 2623        0.071        0.000                      0                 2623        4.500        0.000                       0                   976  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.197ns (33.296%)  route 2.398ns (66.704%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 12.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.878    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.954 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.584     2.538    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.879 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/Q
                         net (fo=105, unplaced)       0.620     3.499    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[0]
                         LUT4 (Prop_lut4_I1_O)        0.199     3.698 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, unplaced)         0.552     4.250    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
                         LUT6 (Prop_lut6_I0_O)        0.097     4.347 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/i__carry__1_i_3__0/O
                         net (fo=1, unplaced)         0.471     4.818    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi_n_97
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.192 r  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.192    uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.281 r  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__2/CO[3]
                         net (fo=32, unplaced)        0.755     6.036    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data_reg[0]_3[0]
                         LUT4 (Prop_lut4_I1_O)        0.097     6.133 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[0]_i_1__3/O
                         net (fo=1, unplaced)         0.000     6.133    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]_0[0]
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.782    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    11.854 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.439    12.293    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
                         clock pessimism              0.099    12.393    
                         clock uncertainty           -0.035    12.357    
                         FDRE (Setup_fdre_C_D)        0.030    12.387    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.197ns (33.296%)  route 2.398ns (66.704%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 12.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.878    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.954 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.584     2.538    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.879 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/Q
                         net (fo=105, unplaced)       0.620     3.499    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[0]
                         LUT4 (Prop_lut4_I1_O)        0.199     3.698 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, unplaced)         0.552     4.250    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
                         LUT6 (Prop_lut6_I0_O)        0.097     4.347 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/i__carry__1_i_3__0/O
                         net (fo=1, unplaced)         0.471     4.818    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi_n_97
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.192 r  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.192    uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.281 r  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__2/CO[3]
                         net (fo=32, unplaced)        0.755     6.036    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data_reg[0]_3[0]
                         LUT4 (Prop_lut4_I1_O)        0.097     6.133 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[0]_i_1__3/O
                         net (fo=1, unplaced)         0.000     6.133    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]_0[0]
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.782    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    11.854 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.439    12.293    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
                         clock pessimism              0.099    12.393    
                         clock uncertainty           -0.035    12.357    
                         FDRE (Setup_fdre_C_D)        0.030    12.387    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.197ns (33.296%)  route 2.398ns (66.704%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 12.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.878    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.954 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.584     2.538    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.879 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/Q
                         net (fo=105, unplaced)       0.620     3.499    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[0]
                         LUT4 (Prop_lut4_I1_O)        0.199     3.698 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, unplaced)         0.552     4.250    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
                         LUT6 (Prop_lut6_I0_O)        0.097     4.347 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/i__carry__1_i_3__0/O
                         net (fo=1, unplaced)         0.471     4.818    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi_n_97
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.192 f  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.192    uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.281 r  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__2/CO[3]
                         net (fo=32, unplaced)        0.755     6.036    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data_reg[0]_3[0]
                         LUT4 (Prop_lut4_I1_O)        0.097     6.133 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[0]_i_1__3/O
                         net (fo=1, unplaced)         0.000     6.133    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]_0[0]
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.782    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    11.854 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.439    12.293    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
                         clock pessimism              0.099    12.393    
                         clock uncertainty           -0.035    12.357    
                         FDRE (Setup_fdre_C_D)        0.030    12.387    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.197ns (33.296%)  route 2.398ns (66.704%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 12.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.878    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.954 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.584     2.538    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.879 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[0]/Q
                         net (fo=105, unplaced)       0.620     3.499    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[0]
                         LUT4 (Prop_lut4_I1_O)        0.199     3.698 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, unplaced)         0.552     4.250    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
                         LUT6 (Prop_lut6_I0_O)        0.097     4.347 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/i__carry__1_i_3__0/O
                         net (fo=1, unplaced)         0.471     4.818    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi_n_97
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.192 f  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.192    uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.281 r  uart_inst/bcc_inst/my_gcd_instance/result_inferred__0/i__carry__2/CO[3]
                         net (fo=32, unplaced)        0.755     6.036    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data_reg[0]_3[0]
                         LUT4 (Prop_lut4_I1_O)        0.097     6.133 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[0]_i_1__3/O
                         net (fo=1, unplaced)         0.000     6.133    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]_0[0]
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.543    11.782    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    11.854 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.439    12.293    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]/C
                         clock pessimism              0.099    12.393    
                         clock uncertainty           -0.035    12.357    
                         FDRE (Setup_fdre_C_D)        0.030    12.387    uart_inst/bcc_inst/my_gcd_instance/data_path.ntA_62_16_buf_block.ntA_62_16_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  6.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.235ns (73.130%)  route 0.086ns (26.870%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.560    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.586 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.114     0.700    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.841 r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.086     0.927    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.021 r  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.021    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.765    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.794 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.259     1.053    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism             -0.208     0.845    
                         FDRE (Hold_fdre_C_D)         0.105     0.950    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.235ns (73.130%)  route 0.086ns (26.870%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.560    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.586 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.114     0.700    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.841 f  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.086     0.927    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.021 r  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.021    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.765    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.794 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.259     1.053    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism             -0.208     0.845    
                         FDRE (Hold_fdre_C_D)         0.105     0.950    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.235ns (73.130%)  route 0.086ns (26.870%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.560    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.586 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.114     0.700    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.841 r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.086     0.927    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.021 f  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.021    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         f  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.765    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.794 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.259     1.053    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism             -0.208     0.845    
                         FDRE (Hold_fdre_C_D)         0.105     0.950    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.235ns (73.130%)  route 0.086ns (26.870%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.560    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.586 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.114     0.700    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.841 f  uart_inst/uart_inst/baseInst/bg/counter_reg[12]/Q
                         net (fo=4, unplaced)         0.086     0.927    uart_inst/uart_inst/baseInst/bg/counter_reg_n_0_[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.021 f  uart_inst/uart_inst/baseInst/bg/_inferred__1/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.000     1.021    uart_inst/uart_inst/baseInst/bg/counter[13]
                         FDRE                                         f  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.765    CLK100MHZ_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.794 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, unplaced)       0.259     1.053    uart_inst/uart_inst/baseInst/bg/CLK100MHZ_IBUF_BUFG
                         FDRE                                         r  uart_inst/uart_inst/baseInst/bg/counter_reg[13]/C
                         clock pessimism             -0.208     0.845    
                         FDRE (Hold_fdre_C_D)         0.105     0.950    uart_inst/uart_inst/baseInst/bg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408                CLK100MHZ_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ahir_inst/data_in_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ahir_inst/data_in_Pipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]/C



