step_1_1 

if (t>=0 && t<=2)
    verify(pcb_temp1_cntr_wrt == 0);
    verify(pcb_temp2_cntr_wrt == 0);
    verify(pcb_temp3_cntr_wrt == 0);
    verify(pcb_temp4_cntr_wrt == 0);
end



if (t==3)
    verify(pcb_temp1_cntr_wrt == 1);
    verify(pcb_temp2_cntr_wrt == 0);
    verify(pcb_temp3_cntr_wrt == 0);
    verify(pcb_temp4_cntr_wrt == 0);
end



if (t==4)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 0);
    verify(pcb_temp3_cntr_wrt == 0);
    verify(pcb_temp4_cntr_wrt == 0);
end



if (t==5)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 1);
    verify(pcb_temp3_cntr_wrt == 0);
    verify(pcb_temp4_cntr_wrt == 0);
end



if (t==6)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 0);
    verify(pcb_temp4_cntr_wrt == 0);
end



if (t==7)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 1);
    verify(pcb_temp4_cntr_wrt == 0);
end




if (t==8)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 2);
    verify(pcb_temp4_cntr_wrt == 0);
end




if (t==9)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 3);
    verify(pcb_temp4_cntr_wrt == 0);
end




if (t==10)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 3);
    verify(pcb_temp4_cntr_wrt == 1);
end



if (t==11)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 3);
    verify(pcb_temp4_cntr_wrt == 2);
end

if (t==12)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 2);
    verify(pcb_temp3_cntr_wrt == 3);
    verify(pcb_temp4_cntr_wrt == 2);
end

if (t==13)
    verify(pcb_temp1_cntr_wrt == 2);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 3);
    verify(pcb_temp4_cntr_wrt == 2);
end

if (t==14)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 3);
    verify(pcb_temp4_cntr_wrt == 2);
end

if (t==15)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 4);
    verify(pcb_temp4_cntr_wrt == 2);
end

if (t==16)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 4);
    verify(pcb_temp4_cntr_wrt == 3);
end

if (t==17)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 4);
    verify(pcb_temp4_cntr_wrt == 4);
end

if (t==18)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 4);
    verify(pcb_temp4_cntr_wrt == 5);
end

if (t==19)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 4);
    verify(pcb_temp4_cntr_wrt == 6);
end

if (t==20)
    verify(pcb_temp1_cntr_wrt == 3);
    verify(pcb_temp2_cntr_wrt == 3);
    verify(pcb_temp3_cntr_wrt == 4);
    verify(pcb_temp4_cntr_wrt == 7);
end
