From f6d356144847cf6911db5b00e306ac6117aab2c0 Mon Sep 17 00:00:00 2001
From: Stuart Yoder <stuart.yoder@nxp.com>
Date: Mon, 22 Feb 2016 17:29:45 -0600
Subject: [PATCH 1059/1383] dts: remove the obsolete ls2085a device trees

the ls2085a device trees have been replaced by the ls2080a
device trees and are no longer needed

Signed-off-by: Stuart Yoder <stuart.yoder@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/freescale/Makefile             |   3 +-
 arch/arm64/boot/dts/freescale/fsl-ls2085a-qds.dts  | 230 --------
 arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts  | 202 -------
 arch/arm64/boot/dts/freescale/fsl-ls2085a-simu.dts |  65 ---
 arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi     | 627 ---------------------
 5 files changed, 1 insertion(+), 1126 deletions(-)
 delete mode 100644 arch/arm64/boot/dts/freescale/fsl-ls2085a-qds.dts
 delete mode 100644 arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts
 delete mode 100644 arch/arm64/boot/dts/freescale/fsl-ls2085a-simu.dts
 delete mode 100644 arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 66408cd..f18fcee 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -1,5 +1,4 @@
-dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2085a-simu.dtb fsl-ls2085a-qds.dtb fsl-ls2085a-rdb.dtb \
-				fsl-ls2080a-simu.dtb fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb \
+dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-simu.dtb fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb \
 				fsl-ls1043a-rdb.dtb fsl-ls1043a-qds.dtb
  
 always		:= $(dtb-y)
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a-qds.dts b/arch/arm64/boot/dts/freescale/fsl-ls2085a-qds.dts
deleted file mode 100644
index f962250..0000000
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a-qds.dts
+++ /dev/null
@@ -1,230 +0,0 @@
-/*
- * Device Tree file for Freescale LS2085a QDS Board
- *
- * Copyright (C) 2015, Freescale Semiconductor
- *
- * Bhupesh Sharma <bhupesh.sharma@freescale.com>
- *
- * This file is licensed under the terms of the GNU General Public
- * License version 2.  This program is licensed "as is" without any
- * warranty of any kind, whether express or implied.
- */
-
-/dts-v1/;
-
-/include/ "fsl-ls2085a.dtsi"
-
-/ {
-	model = "Freescale Layerscape 2085a QDS Board";
-	compatible = "fsl,ls2085a-qds", "fsl,ls2085a";
-};
-
-&esdhc {
-	status = "okay";
-};
-
-&ifc {
-	status = "okay";
-	#address-cells = <2>;
-	#size-cells = <1>;
-	ranges = <0x0 0x0 0x5 0x80000000 0x08000000
-		  0x2 0x0 0x5 0x30000000 0x00010000
-		  0x3 0x0 0x5 0x20000000 0x00010000>;
-
-	nor@0,0 {
-	     #address-cells = <1>;
-	     #size-cells = <1>;
-	     compatible = "cfi-flash";
-	     reg = <0x0 0x0 0x8000000>;
-	     bank-width = <2>;
-	     device-width = <1>;
-	};
-
-	nand@2,0 {
-	     compatible = "fsl,ifc-nand";
-	     reg = <0x2 0x0 0x10000>;
-	};
-
-	cpld@3,0 {
-	     reg = <0x3 0x0 0x10000>;
-	     compatible = "fsl,ls2085a-qds-qixis", "fsl,fpga-qixis";
-	};
-};
-
-&ftm0 {
-	status = "okay";
-};
-
-&i2c0 {
-	status = "okay";
-	pca9547@77 {
-		compatible = "nxp,pca9547";
-		reg = <0x77>;
-		#address-cells = <1>;
-		#size-cells = <0>;
-		i2c@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x00>;
-			rtc@68 {
-				compatible = "dallas,ds3232";
-				reg = <0x68>;
-			};
-		};
-
-		i2c@2 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x02>;
-
-			ina220@40 {
-				compatible = "ti,ina220";
-				reg = <0x40>;
-				shunt-resistor = <500>;
-			};
-			ina220@41 {
-				compatible = "ti,ina220";
-				reg = <0x41>;
-				shunt-resistor = <1000>;
-			};
-		};
-
-		i2c@3 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x3>;
-
-			adt7481@4c {
-				compatible = "adi,adt7461";
-				reg = <0x4c>;
-			};
-		};
-	};
-};
-
-&i2c1 {
-	status = "disabled";
-};
-
-&i2c2 {
-	status = "disabled";
-};
-
-&i2c3 {
-	status = "disabled";
-};
-
-&dspi {
-	status = "okay";
-	dflash0: n25q128a {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p80";
-		spi-max-frequency = <3000000>;
-		reg = <0>;
-	};
-	dflash1: sst25wf040b {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p80";
-		spi-max-frequency = <3000000>;
-		reg = <1>;
-	};
-	dflash2: en25s64 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p80";
-		spi-max-frequency = <3000000>;
-		reg = <2>;
-	};
-};
-
-&qspi {
-	status = "okay";
-	qflash0: s25fl008k {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p80";
-		spi-max-frequency = <20000000>;
-		reg = <0>;
-	};
-};
-
-&sata0 {
-	status = "okay";
-};
-
-&sata1 {
-	status = "okay";
-};
-
-&usb0 {
-	status = "okay";
-};
-
-&usb1 {
-	status = "okay";
-};
-
-&ifc {
-	boardctrl: board-control@3,0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "fsl,tetra-fpga", "fsl,fpga-qixis", "simple-bus";
-		reg = <3 0 0x300>;
-		ranges = <0 3 0 0x300>;
-
-		mdio_mux_emi1 {
-			compatible = "mdio-mux-mmioreg", "mdio-mux";
-			mdio-parent-bus = <&emdio1>;
-			reg = <0x54 1>;		/* BRDCFG4 */
-			mux-mask = <0xe0>;	/* EMI1_MDIO */
-
-			#address-cells=<1>;
-			#size-cells = <0>;
-
-			/* Child MDIO buses, one for each riser card available
-			   on PCIe slots:
-			   reg = 0x0, 0x20, 0x40, 0x60, 0x80, 0xa0.
-			 */
-
-			/* This one is for PCIe Slot 4 */
-			mdio_mux3: mdio@60 {
-				reg = <0x60>;
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				mdio0_phy12: mdio_phy0@1c {
-					reg = <0x1c>;
-					phy-connection-type = "sgmii";
-				};
-				mdio0_phy13: mdio_phy1@1d {
-					reg = <0x1d>;
-					phy-connection-type = "sgmii";
-				};
-				mdio0_phy14: mdio_phy2@1e {
-					reg = <0x1e>;
-					phy-connection-type = "sgmii";
-				};
-				mdio0_phy15: mdio_phy3@1f {
-					reg = <0x1f>;
-					phy-connection-type = "sgmii";
-				};
-			};
-		};
-	};
-};
-
-/* Update DPMAC connections to external PHYs, under SerDes 0x2a_0x49. */
-&dpmac9 {
-	phy-handle = <&mdio0_phy12>;
-};
-&dpmac10 {
-	phy-handle = <&mdio0_phy13>;
-};
-&dpmac11 {
-	phy-handle = <&mdio0_phy14>;
-};
-&dpmac12 {
-	phy-handle = <&mdio0_phy15>;
-};
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts
deleted file mode 100644
index 62a462d..0000000
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a-rdb.dts
+++ /dev/null
@@ -1,202 +0,0 @@
-/*
- * Device Tree file for Freescale LS2085a RDB board
- *
- * Copyright (C) 2015, Freescale Semiconductor
- *
- * Bhupesh Sharma <bhupesh.sharma@freescale.com>
- *
- * This file is licensed under the terms of the GNU General Public
- * License version 2.  This program is licensed "as is" without any
- * warranty of any kind, whether express or implied.
- */
-
-/dts-v1/;
-
-/include/ "fsl-ls2085a.dtsi"
-
-/ {
-	model = "Freescale Layerscape 2085a RDB Board";
-	compatible = "fsl,ls2085a-rdb", "fsl,ls2085a";
-};
-
-&esdhc {
-	status = "okay";
-};
-
-&ifc {
-	status = "okay";
-	#address-cells = <2>;
-	#size-cells = <1>;
-	ranges = <0x0 0x0 0x5 0x80000000 0x08000000
-		  0x2 0x0 0x5 0x30000000 0x00010000
-		  0x3 0x0 0x5 0x20000000 0x00010000>;
-
-	nor@0,0 {
-	     #address-cells = <1>;
-	     #size-cells = <1>;
-	     compatible = "cfi-flash";
-	     reg = <0x0 0x0 0x8000000>;
-	     bank-width = <2>;
-	     device-width = <1>;
-	};
-
-	nand@2,0 {
-	     compatible = "fsl,ifc-nand";
-	     reg = <0x2 0x0 0x10000>;
-	};
-
-	cpld@3,0 {
-	     reg = <0x3 0x0 0x10000>;
-	     compatible = "fsl,ls2085a-qds-qixis", "fsl,fpga-qixis";
-	};
-};
-
-&ftm0 {
-	status = "okay";
-};
-
-&i2c0 {
-	status = "okay";
-	pca9547@75 {
-		compatible = "nxp,pca9547";
-		reg = <0x75>;
-		#address-cells = <1>;
-		#size-cells = <0>;
-		i2c-mux-never-disable;
-		i2c@1 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x01>;
-			rtc@68 {
-				compatible = "dallas,ds3232";
-				reg = <0x68>;
-			};
-		};
-
-		i2c@3 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x3>;
-
-			adt7481@4c {
-				compatible = "adi,adt7461";
-				reg = <0x4c>;
-			};
-		};
-	};
-};
-
-&i2c1 {
-	status = "disabled";
-};
-
-&i2c2 {
-	status = "disabled";
-};
-
-&i2c3 {
-	status = "disabled";
-};
-
-&dspi {
-	status = "okay";
-	dflash0: n25q512a {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p80";
-		spi-max-frequency = <3000000>;
-		reg = <0>;
-	};
-};
-
-&qspi {
-	status = "disabled";
-};
-
-&sata0 {
-	status = "okay";
-};
-
-&sata1 {
-	status = "okay";
-};
-
-&usb0 {
-	status = "okay";
-};
-
-&usb1 {
-	status = "okay";
-};
-
-&emdio1 {
-	/* CS4340 PHYs */
-	mdio1_phy1: emdio1_phy@1 {
-		reg = <0x10>;
-		phy-connection-type = "xfi";
-	};
-	mdio1_phy2: emdio1_phy@2 {
-		reg = <0x11>;
-		phy-connection-type = "xfi";
-	};
-	mdio1_phy3: emdio1_phy@3 {
-		reg = <0x12>;
-		phy-connection-type = "xfi";
-	};
-	mdio1_phy4: emdio1_phy@4 {
-		reg = <0x13>;
-		phy-connection-type = "xfi";
-	};
-};
-
-&emdio2 {
-	/* AQR405 PHYs */
-	mdio2_phy1: emdio2_phy@1 {
-		compatible = "ethernet-phy-ieee802.3-c45";
-		reg = <0x0>;
-		phy-connection-type = "xfi";
-	};
-	mdio2_phy2: emdio2_phy@2 {
-		compatible = "ethernet-phy-ieee802.3-c45";
-		reg = <0x1>;
-		phy-connection-type = "xfi";
-	};
-	mdio2_phy3: emdio2_phy@3 {
-		compatible = "ethernet-phy-ieee802.3-c45";
-		reg = <0x2>;
-		phy-connection-type = "xfi";
-	};
-	mdio2_phy4: emdio2_phy@4 {
-		compatible = "ethernet-phy-ieee802.3-c45";
-		reg = <0x3>;
-		phy-connection-type = "xfi";
-	};
-};
-
-/* Update DPMAC connections to external PHYs, under the assumption of
- * SerDes 0x2a_0x41. This is currently the only SerDes supported on the board.
- */
-&dpmac1 {
-	phy-handle = <&mdio1_phy1>;
-};
-&dpmac2 {
-	phy-handle = <&mdio1_phy2>;
-};
-&dpmac3 {
-	phy-handle = <&mdio1_phy3>;
-};
-&dpmac4 {
-	phy-handle = <&mdio1_phy4>;
-};
-&dpmac5 {
-	phy-handle = <&mdio2_phy1>;
-};
-&dpmac6 {
-	phy-handle = <&mdio2_phy2>;
-};
-&dpmac7 {
-	phy-handle = <&mdio2_phy3>;
-};
-&dpmac8 {
-	phy-handle = <&mdio2_phy4>;
-};
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a-simu.dts b/arch/arm64/boot/dts/freescale/fsl-ls2085a-simu.dts
deleted file mode 100644
index 82e2a6f..0000000
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a-simu.dts
+++ /dev/null
@@ -1,65 +0,0 @@
-/*
- * Device Tree file for Freescale LS2085a software Simulator model
- *
- * Copyright (C) 2014, Freescale Semiconductor
- *
- * Bhupesh Sharma <bhupesh.sharma@freescale.com>
- *
- * This file is dual-licensed: you can use it either under the terms
- * of the GPL or the X11 license, at your option. Note that this dual
- * licensing only applies to this file, and not this project as a
- * whole.
- *
- *  a) This library is free software; you can redistribute it and/or
- *     modify it under the terms of the GNU General Public License as
- *     published by the Free Software Foundation; either version 2 of the
- *     License, or (at your option) any later version.
- *
- *     This library is distributed in the hope that it will be useful,
- *     but WITHOUT ANY WARRANTY; without even the implied warranty of
- *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- *     GNU General Public License for more details.
- *
- *     You should have received a copy of the GNU General Public
- *     License along with this library; if not, write to the Free
- *     Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
- *     MA 02110-1301 USA
- *
- * Or, alternatively,
- *
- *  b) Permission is hereby granted, free of charge, to any person
- *     obtaining a copy of this software and associated documentation
- *     files (the "Software"), to deal in the Software without
- *     restriction, including without limitation the rights to use,
- *     copy, modify, merge, publish, distribute, sublicense, and/or
- *     sell copies of the Software, and to permit persons to whom the
- *     Software is furnished to do so, subject to the following
- *     conditions:
- *
- *     The above copyright notice and this permission notice shall be
- *     included in all copies or substantial portions of the Software.
- *
- *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
- *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
- *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
- *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
- *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
- *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
- *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
- *     OTHER DEALINGS IN THE SOFTWARE.
- */
-
-/dts-v1/;
-
-/include/ "fsl-ls2085a.dtsi"
-
-/ {
-	model = "Freescale Layerscape 2085a software Simulator model";
-	compatible = "fsl,ls2085a-simu", "fsl,ls2085a";
-
-	ethernet@2210000 {
-		compatible = "smsc,lan91c111";
-		reg = <0x0 0x2210000 0x0 0x100>;
-		interrupts = <0 58 0x1>;
-	};
-};
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
deleted file mode 100644
index 6473e50..0000000
--- a/arch/arm64/boot/dts/freescale/fsl-ls2085a.dtsi
+++ /dev/null
@@ -1,627 +0,0 @@
-/*
- * Device Tree Include file for Freescale Layerscape-2085A family SoC.
- *
- * Copyright (C) 2014-2015, Freescale Semiconductor
- *
- * Bhupesh Sharma <bhupesh.sharma@freescale.com>
- *
- * This file is licensed under the terms of the GNU General Public
- * License version 2.  This program is licensed "as is" without any
- * warranty of any kind, whether express or implied.
- */
-
-/memreserve/ 0x80000000 0x00010000;
-
-/ {
-	compatible = "fsl,ls2085a";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	cpus {
-		#address-cells = <2>;
-		#size-cells = <0>;
-
-		/* We have 4 clusters having 2 Cortex-A57 cores each */
-		cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x0>;
-		};
-
-		cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x1>;
-		};
-
-		cpu@100 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x100>;
-		};
-
-		cpu@101 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x101>;
-		};
-
-		cpu@200 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x200>;
-		};
-
-		cpu@201 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x201>;
-		};
-
-		cpu@300 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x300>;
-		};
-
-		cpu@301 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a57";
-			reg = <0x0 0x301>;
-		};
-	};
-
-	pmu {
-		compatible = "arm,armv8-pmuv3";
-		interrupts = <1 7 0x8>; /* PMU PPI, Level low type */
-	};
-
-	gic: interrupt-controller@6000000 {
-		compatible = "arm,gic-v3";
-		reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */
-		      <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */
-		      <0x0 0x0c0c0000 0 0x2000>, /* GICC */
-		      <0x0 0x0c0d0000 0 0x1000>, /* GICH */
-		      <0x0 0x0c0e0000 0 0x20000>; /* GICV */
-		#interrupt-cells = <3>;
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-		interrupt-controller;
-		interrupts = <1 9 0x4>;
-
-		its: gic-its@6020000 {
-			compatible = "arm,gic-v3-its";
-			msi-controller;
-			reg = <0x0 0x6020000 0 0x20000>;
-		};
-	};
-
-	sysclk: sysclk {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <100000000>;
-		clock-output-names = "sysclk";
-	};
-
-	clockgen: clocking@1300000 {
-		compatible = "fsl,ls2080a-clockgen";
-		reg = <0 0x1300000 0 0xa0000>;
-		#clock-cells = <2>;
-		clocks = <&sysclk>;
-	};
-
-	serial0: serial@21c0500 {
-		device_type = "serial";
-		compatible = "fsl,ns16550", "ns16550a";
-		reg = <0x0 0x21c0500 0x0 0x100>;
-		clocks = <&clockgen 4 3>;
-		interrupts = <0 32 0x4>; /* Level high type */
-	};
-
-	serial1: serial@21c0600 {
-		device_type = "serial";
-		compatible = "fsl,ns16550", "ns16550a";
-		reg = <0x0 0x21c0600 0x0 0x100>;
-		clocks = <&clockgen 4 3>;
-		interrupts = <0 32 0x4>; /* Level high type */
-	};
-
-	gpio0: gpio@2300000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2300000 0x0 0x10000>;
-		interrupts = <0 36 0x4>; /* Level high type */
-		gpio-controller;
-		little-endian;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
-
-	gpio1: gpio@2310000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2310000 0x0 0x10000>;
-		interrupts = <0 36 0x4>; /* Level high type */
-		gpio-controller;
-		little-endian;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
-
-	gpio2: gpio@2320000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2320000 0x0 0x10000>;
-		interrupts = <0 37 0x4>; /* Level high type */
-		gpio-controller;
-		little-endian;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
-
-	gpio3: gpio@2330000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2330000 0x0 0x10000>;
-		interrupts = <0 37 0x4>; /* Level high type */
-		gpio-controller;
-		little-endian;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
-
-	/* TODO: WRIOP (CCSR?) */
-	emdio1: mdio@0x8B96000 { /* WRIOP0: 0x8B8_0000, E-MDIO1: 0x1_6000 */
-		compatible = "fsl,fman-memac-mdio";
-		reg = <0x0 0x8B96000 0x0 0x1000>;
-		device_type = "mdio";			/* TODO: is this necessary? */
-		little-endian;	/* force the driver in LE mode */
-
-		/* Not necessary on the QDS, but needed on the RDB */
-		#address-cells = <1>;
-		#size-cells = <0>;
-	};
-
-	emdio2: mdio@0x8B97000 { /* WRIOP0: 0x8B8_0000, E-MDIO2: 0x1_7000 */
-		compatible = "fsl,fman-memac-mdio";
-		reg = <0x0 0x8B97000 0x0 0x1000>;
-		device_type = "mdio";			/* TODO: is this necessary? */
-		little-endian;	/* force the driver in LE mode */
-
-		#address-cells = <1>;
-		#size-cells = <0>;
-	};
-
-	ifc: ifc@2240000 {
-		compatible = "fsl,ifc", "simple-bus";
-		reg = <0x0 0x2240000 0x0 0x20000>;
-		interrupts = <0 21 0x4>; /* Level high type */
-		little-endian;
-		#address-cells = <2>;
-		#size-cells = <1>;
-
-		ranges = <0 0 0x5 0x80000000 0x08000000
-			  2 0 0x5 0x30000000 0x00010000
-			  3 0 0x5 0x20000000 0x00010000>;
-	};
-
-	esdhc: esdhc@2140000 {
-		compatible = "fsl,ls2085a-esdhc", "fsl,esdhc";
-		reg = <0x0 0x2140000 0x0 0x10000>;
-		interrupts = <0 28 0x4>; /* Level high type */
-		clock-frequency = <0>;
-		voltage-ranges = <1800 1800 3300 3300>;
-		sdhci,auto-cmd12;
-		little-endian;
-		bus-width = <4>;
-	};
-
-	ftm0: ftm0@2800000 {
-		compatible = "fsl,ftm-alarm";
-		reg = <0x0 0x2800000 0x0 0x10000>;
-		interrupts = <0 44 4>;
-	};
-
-	reset: reset@1E60000 {
-		compatible = "fsl,ls-reset";
-		reg = <0x0 0x1E60000 0x0 0x10000>;
-	};
-
-	dspi: dspi@2100000 {
-		compatible = "fsl,vf610-dspi";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2100000 0x0 0x10000>;
-		interrupts = <0 26 0x4>; /* Level high type */
-		tcfq-mode;
-		clocks = <&clockgen 4 3>;
-		clock-names = "dspi";
-		spi-num-chipselects = <5>;
-		bus-num = <0>;
-		spi-cpol;
-		spi-cpha;
-	};
-
-	i2c0: i2c@2000000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2000000 0x0 0x10000>;
-		interrupts = <0 34 0x4>; /* Level high type */
-		clock-names = "i2c";
-		clocks = <&clockgen 4 3>;
-	};
-
-	i2c1: i2c@2010000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2010000 0x0 0x10000>;
-		interrupts = <0 34 0x4>; /* Level high type */
-		clock-names = "i2c";
-		clocks = <&clockgen 4 3>;
-	};
-
-	i2c2: i2c@2020000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2020000 0x0 0x10000>;
-		interrupts = <0 35 0x4>; /* Level high type */
-		clock-names = "i2c";
-		clocks = <&clockgen 4 3>;
-	};
-
-	i2c3: i2c@2030000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2030000 0x0 0x10000>;
-		interrupts = <0 35 0x4>; /* Level high type */
-		clock-names = "i2c";
-		clocks = <&clockgen 4 3>;
-	};
-
-	qspi: quadspi@20c0000 {
-		compatible = "fsl,vf610-qspi";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x20c0000 0x0 0x10000>,
-		      <0x0 0x20000000 0x0 0x10000000>;
-		reg-names = "QuadSPI", "QuadSPI-memory";
-		interrupts = <0 25 0x4>; /* Level high type */
-		clocks = <&clockgen 4 3>, <&clockgen 4 3>;
-		clock-names = "qspi_en", "qspi";
-	};
-
-	qdma: qdma@8380000 {
-		compatible = "fsl,ls-qdma";
-		reg = <0x0 0x8380000 0x0 0x20000>;
-		interrupts = <0 42 0x4>,
-				<0 43 0x4>;
-		interrupt-names = "qdma-tx", "qdma-err";
-		channels = <1>;
-	};
-
-	pcie@3400000 {
-		compatible = "fsl,ls2085a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03400000 0x0 0x00100000   /* controller registers */
-		       0x10 0x00000000 0x0 0x00001000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 108 0x4>; /* Level high type */
-		interrupt-names = "intr";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <4>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x10 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x10 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&its>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 0 0 109 4>,
-				<0000 0 0 2 &gic 0 0 0 110 4>,
-				<0000 0 0 3 &gic 0 0 0 111 4>,
-				<0000 0 0 4 &gic 0 0 0 112 4>;
-	};
-
-	pcie@3500000 {
-		compatible = "fsl,ls2085a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03500000 0x0 0x00100000   /* controller registers */
-		       0x12 0x00000000 0x0 0x00001000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 113 0x4>; /* Level high type */
-		interrupt-names = "intr";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <4>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x12 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x12 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&its>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 0 0 114 4>,
-				<0000 0 0 2 &gic 0 0 0 115 4>,
-				<0000 0 0 3 &gic 0 0 0 116 4>,
-				<0000 0 0 4 &gic 0 0 0 117 4>;
-	};
-
-	pcie@3600000 {
-		compatible = "fsl,ls2085a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03600000 0x0 0x00100000   /* controller registers */
-		       0x14 0x00000000 0x0 0x00001000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 118 0x4>; /* Level high type */
-		interrupt-names = "intr";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <8>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x14 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x14 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&its>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 0 0 119 4>,
-				<0000 0 0 2 &gic 0 0 0 120 4>,
-				<0000 0 0 3 &gic 0 0 0 121 4>,
-				<0000 0 0 4 &gic 0 0 0 122 4>;
-	};
-
-	pcie@3700000 {
-		compatible = "fsl,ls2085a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03700000 0x0 0x00100000   /* controller registers */
-		       0x16 0x00000000 0x0 0x00001000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 123 0x4>; /* Level high type */
-		interrupt-names = "intr";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <4>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x16 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x16 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&its>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 0 0 124 4>,
-				<0000 0 0 2 &gic 0 0 0 125 4>,
-				<0000 0 0 3 &gic 0 0 0 126 4>,
-				<0000 0 0 4 &gic 0 0 0 127 4>;
-	};
-
-	sata0: sata@3200000 {
-		compatible = "fsl,ls2085a-ahci", "fsl,ls1021a-ahci";
-		reg = <0x0 0x3200000 0x0 0x10000>;
-		interrupts = <0 133 0x4>; /* Level high type */
-		clocks = <&clockgen 4 3>;
-	};
-
-	sata1: sata@3210000 {
-		compatible = "fsl,ls2085a-ahci", "fsl,ls1021a-ahci";
-		reg = <0x0 0x3210000 0x0 0x10000>;
-		interrupts = <0 136 0x4>; /* Level high type */
-		clocks = <&clockgen 4 3>;
-	};
-
-	usb0: usb3@3100000 {
-		compatible = "snps,dwc3";
-		reg = <0x0 0x3100000 0x0 0x10000>;
-		interrupts = <0 80 0x4>; /* Level high type */
-		dr_mode = "host";
-		configure-gfladj;
-	};
-
-	usb1: usb3@3110000 {
-		compatible = "snps,dwc3";
-		reg = <0x0 0x3110000 0x0 0x10000>;
-		interrupts = <0 81 0x4>; /* Level high type */
-		dr_mode = "host";
-		configure-gfladj;
-	};
-
-	smmu: iommu@5000000 {
-		compatible = "arm,mmu-500";
-		reg = <0 0x5000000 0 0x800000>;
-		#global-interrupts = <12>;
-		interrupts = <0 13 4>, /* global secure fault */
-			     <0 14 4>, /* combined secure interrupt */
-			     <0 15 4>, /* global non-secure fault */
-			     <0 16 4>, /* combined non-secure interrupt */
-			/* performance counter interrupts 0-7 */
-			     <0 211 4>,
-			     <0 212 4>,
-			     <0 213 4>,
-			     <0 214 4>,
-			     <0 215 4>,
-			     <0 216 4>,
-			     <0 217 4>,
-			     <0 218 4>,
-			/* per context interrupt, 64 interrupts */
-			     <0 146 4>,
-			     <0 147 4>,
-			     <0 148 4>,
-			     <0 149 4>,
-			     <0 150 4>,
-			     <0 151 4>,
-			     <0 152 4>,
-			     <0 153 4>,
-			     <0 154 4>,
-			     <0 155 4>,
-			     <0 156 4>,
-			     <0 157 4>,
-			     <0 158 4>,
-			     <0 159 4>,
-			     <0 160 4>,
-			     <0 161 4>,
-			     <0 162 4>,
-			     <0 163 4>,
-			     <0 164 4>,
-			     <0 165 4>,
-			     <0 166 4>,
-			     <0 167 4>,
-			     <0 168 4>,
-			     <0 169 4>,
-			     <0 170 4>,
-			     <0 171 4>,
-			     <0 172 4>,
-			     <0 173 4>,
-			     <0 174 4>,
-			     <0 175 4>,
-			     <0 176 4>,
-			     <0 177 4>,
-			     <0 178 4>,
-			     <0 179 4>,
-			     <0 180 4>,
-			     <0 181 4>,
-			     <0 182 4>,
-			     <0 183 4>,
-			     <0 184 4>,
-			     <0 185 4>,
-			     <0 186 4>,
-			     <0 187 4>,
-			     <0 188 4>,
-			     <0 189 4>,
-			     <0 190 4>,
-			     <0 191 4>,
-			     <0 192 4>,
-			     <0 193 4>,
-			     <0 194 4>,
-			     <0 195 4>,
-			     <0 196 4>,
-			     <0 197 4>,
-			     <0 198 4>,
-			     <0 199 4>,
-			     <0 200 4>,
-			     <0 201 4>,
-			     <0 202 4>,
-			     <0 203 4>,
-			     <0 204 4>,
-			     <0 205 4>,
-			     <0 206 4>,
-			     <0 207 4>,
-			     <0 208 4>,
-			     <0 209 4>;
-		mmu-masters = <&fsl_mc 0x300 0>;
-	};
-
-	timer {
-		compatible = "arm,armv8-timer";
-		interrupts = <1 13 0x1>, /* Physical Secure PPI, edge triggered */
-			     <1 14 0x1>, /* Physical Non-Secure PPI, edge triggered */
-			     <1 11 0x1>, /* Virtual PPI, edge triggered */
-			     <1 10 0x1>; /* Hypervisor PPI, edge triggered */
-	};
-
-	fsl_mc: fsl-mc@80c000000 {
-		compatible = "fsl,qoriq-mc";
-		#stream-id-cells = <2>;
-		reg = <0x00000008 0x0c000000 0 0x40>,	 /* MC portal base */
-		      <0x00000000 0x08340000 0 0x40000>; /* MC control reg */
-		msi-parent = <&its>;
-		#address-cells = <3>;
-		#size-cells = <1>;
-
-		/*
-		 * Region type 0x0 - MC portals
-		 * Region type 0x1 - QBMAN portals
-		 */
-		ranges = <0x0 0x0 0x0 0x8 0x0c000000 0x4000000
-			  0x1 0x0 0x0 0x8 0x18000000 0x8000000>;
-
-		/*
-		 * Define the maximum number of MACs present on the SoC.
-		 * They won't necessarily be all probed, since the
-		 * Data Path Layout file and the MC firmware can put fewer
-		 * actual DPMAC objects on the MC bus.
-		 */
-		dpmacs {
-			#address-cells = <1>;
-			#size-cells = <0>;
-
-			dpmac1: dpmac@1 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <1>;
-			};
-			dpmac2: dpmac@2 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <2>;
-			};
-			dpmac3: dpmac@3 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <3>;
-			};
-			dpmac4: dpmac@4 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <4>;
-			};
-			dpmac5: dpmac@5 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <5>;
-			};
-			dpmac6: dpmac@6 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <6>;
-			};
-			dpmac7: dpmac@7 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <7>;
-			};
-			dpmac8: dpmac@8 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <8>;
-			};
-			dpmac9: dpmac@9 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <9>;
-			};
-			dpmac10: dpmac@10 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0xa>;
-			};
-			dpmac11: dpmac@11 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0xb>;
-			};
-			dpmac12: dpmac@12 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0xc>;
-			};
-			dpmac13: dpmac@13 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0xd>;
-			};
-			dpmac14: dpmac@14 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0xe>;
-			};
-			dpmac15: dpmac@15 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0xf>;
-			};
-			dpmac16: dpmac@16 {
-				compatible = "fsl,qoriq-mc-dpmac";
-				reg = <0x10>;
-			};
-		};
-	};
-
-	ccn@4000000 {
-		compatible = "arm,ccn-504";
-		reg = <0x0 0x04000000 0x0 0x01000000>;
-		interrupts = <0 12 4>;
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0x00000000 0x80000000 0 0x80000000>;
-		      /* DRAM space 1 - 2 GB DRAM */
-	};
-};
-- 
2.8.1

