LoRa OTA Bootloader v1.4 (Dragino) â€” Bootloader Analysis

0. Purpose

Living document containing all extracted evidence from the binary LoRa_OTA_Bootloader_v1.4.bin (slice 0x0..0xD000). Goal: preserve all technical findings from the bootloader so that the application team can design interoperability and test procedures.

â¸»

1. Quick Summary
	â€¢	Type: Dragino OTA Bootloader v1.4 (multi-region variants: AS923, AU915, US915, EU868, etc.).
	â€¢	Analyzed slice size: ~0xD000 bytes (â‰ˆ53 KB). In most sessions, a 0x9000 block was used for disassembly and sub-slices were extracted as needed.
	â€¢	Vector table detected at 0x08000000.
	â€¢	Initial Stack Pointer: 0x2000F000.
	â€¢	Reset handler (PC) detected at 0x08002149 (aligned to 0x08002148).
	â€¢	Early functions configure NVIC/SysTick/MMIO and copy data from Flash to RAM (likely data relocation/init).
	â€¢	Contains AT command strings (AT+DATA=, AT_ERROR, +FREQ, etc.) and version strings such as "Dragino OTA bootloader ... v1.4" for multiple frequency bands (AU915 included).

â¸»

2. Memory Map (verified portions)
	â€¢	FLASH (defined in Ghidra): 0x08000000 â€” 0x0800CFFF (expanded up to 0xD000 in some sessions). Locally mapped as LoRa_OTA_Bootloader_v1.4.bin[0x0,0x9000].
	â€¢	RAM (from vector table): 0x2000F000 (initial stack pointer).
	â€¢	Reset handler file offset: reset_addr & ~1 = 0x08002148 â†’ file_offset = 0x2148 in the binary.

â¸»

3. Vector Table (relevant entries)

Base vector table: 0x08000000 â€” 48 entries.
	â€¢	[0] SP: 0x2000F000
	â€¢	[1] Reset: 0x08002148 (Thumb) â€” main entry of the bootloader
	â€¢	Example IRQ vectors: 0x080073C8, 0x080073CA, 0x080073CC, 0x080073CE, etc.
	â€¢	Many entries point to the same handler 0x08002190 (likely a generic IRQ handler or jump table dispatcher).

(The full table appears in previous logs and extracted listings.)

â¸»

4. Identified Functions / Blocks (addresses and inferred roles)

Note: Function names are heuristic; addresses and observed behaviors are preserved.

	â€¢	0x08002148 â€” Reset handler (copy/relocates data, calls inits, loops indefinitely):
	â€¢	Copies tables to RAM (ldr/str pairs), compares with limits at 0x2000046C, 0x20000470, 0x20001488.
	â€¢	Calls FUN_08002104, FUN_08007A70, FUN_080072B0.
	â€¢	Ends in b . (infinite loop) â€” expected for a bootloader awaiting AT or OTA commands.
	â€¢	0x08002104 â€” NVIC / Peripheral Init
	â€¢	Writes to E000ED00 and E000E100 (System Control / NVIC configuration).
	â€¢	Accesses 0x4000000C and 0x40020014 (likely GPIO/RCC/SYSCFG base addresses).
	â€¢	Calls FUN_080020E0 (also accesses MMIO at E000ED00/E000E100 and writes bytes at large offsets â†’ interrupt setup logic).
	â€¢	0x080020E0 â€” Writes to E000ED22, loops, and writes to memory offset #0x300 from computed base (low-level SCB/NVIC manipulation).
	â€¢	0x08007A70, 0x080072B0 â€” Post-init routines; possibly radio/UART/scheduler setup or transition to main loop.
	â€¢	0x08002190 â€” Referenced by many IRQ vectors (common handler). A descriptor table at 0x0800217C points to 0x08008BDC (likely secondary jump/data table in Flash).

â¸»

5. AT Command Strings (key evidence)

strings scan of the binary returned:
	â€¢	AT+DATA=
	â€¢	AT_ERROR
	â€¢	+FREQ, +MOD
	â€¢	Version identifiers: Dragino OTA bootloader AS923 v1.4, ... AU915 v1.4, ... US915 v1.4, ... EU868 v1.4, etc.
	â€¢	Debug hooks: OnTxTimeout, OnRxTimeout, OnRxError, AT_PARAM_ERROR, AT_BUSY_ERROR.

âœ… Confirms that the bootloader implements an AT command parser and multi-band configuration.

â¸»

6. MMIO / Peripheral Access (observed through disassembly)
	â€¢	E000ED00, E000E100, E000ED88 â€” System Control Block / NVIC / SysTick.
	â€¢	0x4000000C â€” Peripheral register (possible SYSCFG/EXTI/RCC depending on MCU).
	â€¢	0x40020014 â€” Likely GPIO port configuration register.

ðŸ§© Conclusion: Bootloader configures NVIC, system control, and GPIO peripherals.

â¸»

7. Watchdog and WFI Observations
	â€¢	Heuristic scan found no explicit IWDG signatures (0xAAAA/0xCCCC patterns) or WFI instructions.
	â€¢	This does not exclude watchdog use; initialization could be indirect via HAL or embedded elsewhere.
	â€¢	The reset/init routines show NVIC/SysTick activity but no direct writes to IWDG registers.

â¸»

8. Implications for Application Firmware
	â€¢	The bootloader manages low-level hardware (NVIC/GPIO) and exposes AT commands.
	â€¢	The application must respect Flash boundaries and avoid overwriting the bootloader vector table.
	â€¢	The bootloader relocates data into 0x2000xxxx; the app must avoid RAM collisions.
	â€¢	Knowing the bootloader vector table helps:
	â€¢	Identify which IRQs it uses.
	â€¢	Avoid handler conflicts in application firmware.

â¸»

9. Useful Commands (for reproducibility)
	1.	Hexdump + Header (vector and reset):

F=~/Downloads/LoRa_OTA_Bootloader_v1.4.bin
hexdump -C "$F" | sed -n '1,40p'
od -An -v -t x4 -N 8 "$F"

	2.	SP/Reset check and reset handler dump:

python3 - <<'PY'
import struct,os
F=os.path.expanduser('~/Downloads/LoRa_OTA_Bootloader_v1.4.bin')
with open(F,'rb') as fh:
    head=fh.read(8)
    sp,pc=struct.unpack_from('<II', head, 0)
    reset_addr = pc & ~1
    file_offset = reset_addr - 0x08000000
    print(hex(sp), hex(pc), hex(file_offset))
PY
xxd -g1 -s 0x2148 -l 512 "$F" | sed -n '1,40p'

	3.	Extract and disassemble reset slice:

OFF=0x2148; LEN=0x2000
dd if=LoRa_OTA_Bootloader_v1.4.bin of=bl_reset.bin bs=1 skip=$OFF count=$LEN status=none
arm-none-eabi-objdump -D -b binary -marm -M force-thumb --adjust-vma=0x08002148 bl_reset.bin | sed -n '1,200p'

	4.	Strings (search AT/boot/version identifiers):

strings LoRa_OTA_Bootloader_v1.4.bin | egrep -i "AT\+|Dragino|bootloader|OTA|Image Version|OnTxTimeout|OnRxTimeout" -n

	5.	Full disassembly of .text:

arm-none-eabi-objdump -D -b binary -marm -M force-thumb --adjust-vma=0x08000000 LoRa_OTA_Bootloader_v1.4.bin > bl_full.disasm.txt


â¸»

10. Next Recommended Steps
	1.	In Ghidra, ensure proper code unit creation: at 0x08002148, define the function manually if the script fails.
	2.	Extract AT string references and XREFs to locate AT command handler functions.
	3.	Dump table at 0x08008BDC (likely image info or jump table).
	4.	Scan for IWDG register access (0x40003000 range) or writes to IWDG_KR/PR/RLR if watchdog validation is needed.
	5.	Finalize this artifact with attached outputs (disassembly, strings, hexdumps).

â¸»

11. Artifact Completion Checklist
	â€¢	Vector table + SP/Reset confirmed.
	â€¢	Reset handler disassembly extracted.
	â€¢	AT / boot ID strings verified.
	â€¢	MMIO / NVIC evidence confirmed.
	â€¢	AT handler cross-references mapped.
	â€¢	IWDG presence confirmed (TBD).
	â€¢	RAM regions reserved by bootloader mapped.

â¸»

12. Next Iteration (what to collect next)
	â€¢	Paste full objdump of bl_reset.bin slice (first 200â€“400 lines).
	â€¢	Paste strings output filtered by AT/Dragino keywords.
	â€¢	Provide output of vector-to-function creation script (if any differences appear).

â¸»
