--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf elbertv2.ucf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 767 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.153ns.
--------------------------------------------------------------------------------

Paths for end point rx_data_5 (SLICE_X15Y4.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          rx_data_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.194ns (Levels of Logic = 4)
  Clock Path Skew:      0.041ns (0.062 - 0.021)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.YQ      Tcko                  0.596   contador<3>
                                                       contador_3
    SLICE_X12Y13.G2      net (fanout=3)        0.435   contador<3>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X12Y13.F3      net (fanout=3)        0.063   N9
    SLICE_X12Y13.X       Tilo                  0.601   N13
                                                       estados_cmp_eq00001
    SLICE_X15Y8.G2       net (fanout=5)        1.146   N13
    SLICE_X15Y8.Y        Tilo                  0.561   rx_data_7_not0001
                                                       indice_mux0001<1>11
    SLICE_X14Y4.G3       net (fanout=8)        0.321   N4
    SLICE_X14Y4.Y        Tilo                  0.616   rx_data_0_not0001
                                                       rx_data_5_not00011
    SLICE_X15Y4.CE       net (fanout=1)        1.084   rx_data_5_not0001
    SLICE_X15Y4.CLK      Tceck                 0.155   rx_data_5
                                                       rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (3.145ns logic, 3.049ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          rx_data_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.153ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (0.262 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.495   contador<2>
                                                       contador_2
    SLICE_X12Y13.G1      net (fanout=3)        0.495   contador<2>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X12Y13.F3      net (fanout=3)        0.063   N9
    SLICE_X12Y13.X       Tilo                  0.601   N13
                                                       estados_cmp_eq00001
    SLICE_X15Y8.G2       net (fanout=5)        1.146   N13
    SLICE_X15Y8.Y        Tilo                  0.561   rx_data_7_not0001
                                                       indice_mux0001<1>11
    SLICE_X14Y4.G3       net (fanout=8)        0.321   N4
    SLICE_X14Y4.Y        Tilo                  0.616   rx_data_0_not0001
                                                       rx_data_5_not00011
    SLICE_X15Y4.CE       net (fanout=1)        1.084   rx_data_5_not0001
    SLICE_X15Y4.CLK      Tceck                 0.155   rx_data_5
                                                       rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (3.044ns logic, 3.109ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_1 (FF)
  Destination:          rx_data_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.033ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.062 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_1 to rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.495   contador<1>
                                                       contador_1
    SLICE_X12Y13.G4      net (fanout=3)        0.375   contador<1>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X12Y13.F3      net (fanout=3)        0.063   N9
    SLICE_X12Y13.X       Tilo                  0.601   N13
                                                       estados_cmp_eq00001
    SLICE_X15Y8.G2       net (fanout=5)        1.146   N13
    SLICE_X15Y8.Y        Tilo                  0.561   rx_data_7_not0001
                                                       indice_mux0001<1>11
    SLICE_X14Y4.G3       net (fanout=8)        0.321   N4
    SLICE_X14Y4.Y        Tilo                  0.616   rx_data_0_not0001
                                                       rx_data_5_not00011
    SLICE_X15Y4.CE       net (fanout=1)        1.084   rx_data_5_not0001
    SLICE_X15Y4.CLK      Tceck                 0.155   rx_data_5
                                                       rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (3.044ns logic, 2.989ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point rx_data_4 (SLICE_X15Y3.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          rx_data_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.915ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.066 - 0.021)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.YQ      Tcko                  0.596   contador<3>
                                                       contador_3
    SLICE_X12Y13.G2      net (fanout=3)        0.435   contador<3>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X12Y13.F3      net (fanout=3)        0.063   N9
    SLICE_X12Y13.X       Tilo                  0.601   N13
                                                       estados_cmp_eq00001
    SLICE_X15Y8.G2       net (fanout=5)        1.146   N13
    SLICE_X15Y8.Y        Tilo                  0.561   rx_data_7_not0001
                                                       indice_mux0001<1>11
    SLICE_X14Y5.G3       net (fanout=8)        0.321   N4
    SLICE_X14Y5.Y        Tilo                  0.616   rx_data_4_not0001
                                                       rx_data_4_not00011
    SLICE_X15Y3.CE       net (fanout=1)        0.805   rx_data_4_not0001
    SLICE_X15Y3.CLK      Tceck                 0.155   rx_data_4
                                                       rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (3.145ns logic, 2.770ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          rx_data_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.874ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.266 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.495   contador<2>
                                                       contador_2
    SLICE_X12Y13.G1      net (fanout=3)        0.495   contador<2>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X12Y13.F3      net (fanout=3)        0.063   N9
    SLICE_X12Y13.X       Tilo                  0.601   N13
                                                       estados_cmp_eq00001
    SLICE_X15Y8.G2       net (fanout=5)        1.146   N13
    SLICE_X15Y8.Y        Tilo                  0.561   rx_data_7_not0001
                                                       indice_mux0001<1>11
    SLICE_X14Y5.G3       net (fanout=8)        0.321   N4
    SLICE_X14Y5.Y        Tilo                  0.616   rx_data_4_not0001
                                                       rx_data_4_not00011
    SLICE_X15Y3.CE       net (fanout=1)        0.805   rx_data_4_not0001
    SLICE_X15Y3.CLK      Tceck                 0.155   rx_data_4
                                                       rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.874ns (3.044ns logic, 2.830ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_1 (FF)
  Destination:          rx_data_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.754ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.066 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_1 to rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.495   contador<1>
                                                       contador_1
    SLICE_X12Y13.G4      net (fanout=3)        0.375   contador<1>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X12Y13.F3      net (fanout=3)        0.063   N9
    SLICE_X12Y13.X       Tilo                  0.601   N13
                                                       estados_cmp_eq00001
    SLICE_X15Y8.G2       net (fanout=5)        1.146   N13
    SLICE_X15Y8.Y        Tilo                  0.561   rx_data_7_not0001
                                                       indice_mux0001<1>11
    SLICE_X14Y5.G3       net (fanout=8)        0.321   N4
    SLICE_X14Y5.Y        Tilo                  0.616   rx_data_4_not0001
                                                       rx_data_4_not00011
    SLICE_X15Y3.CE       net (fanout=1)        0.805   rx_data_4_not0001
    SLICE_X15Y3.CLK      Tceck                 0.155   rx_data_4
                                                       rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (3.044ns logic, 2.710ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point contador_9 (SLICE_X14Y15.F3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_3 (FF)
  Destination:          contador_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.834ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.007 - 0.021)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_3 to contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.YQ      Tcko                  0.596   contador<3>
                                                       contador_3
    SLICE_X12Y13.G2      net (fanout=3)        0.435   contador<3>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X13Y14.F2      net (fanout=3)        0.372   N9
    SLICE_X13Y14.X       Tilo                  0.562   estados_cmp_eq0001
                                                       estados_cmp_eq0001
    SLICE_X15Y10.G1      net (fanout=7)        0.929   estados_cmp_eq0001
    SLICE_X15Y10.Y       Tilo                  0.561   contador<1>
                                                       contador_mux0000<0>11
    SLICE_X14Y15.F3      net (fanout=11)       1.107   N01
    SLICE_X14Y15.CLK     Tfck                  0.656   contador<9>
                                                       contador_mux0000<1>1
                                                       contador_9
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (2.991ns logic, 2.843ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          contador_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.793ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.207 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.XQ      Tcko                  0.495   contador<2>
                                                       contador_2
    SLICE_X12Y13.G1      net (fanout=3)        0.495   contador<2>
    SLICE_X12Y13.Y       Tilo                  0.616   N13
                                                       estados_cmp_eq00001_SW0
    SLICE_X13Y14.F2      net (fanout=3)        0.372   N9
    SLICE_X13Y14.X       Tilo                  0.562   estados_cmp_eq0001
                                                       estados_cmp_eq0001
    SLICE_X15Y10.G1      net (fanout=7)        0.929   estados_cmp_eq0001
    SLICE_X15Y10.Y       Tilo                  0.561   contador<1>
                                                       contador_mux0000<0>11
    SLICE_X14Y15.F3      net (fanout=11)       1.107   N01
    SLICE_X14Y15.CLK     Tfck                  0.656   contador<9>
                                                       contador_mux0000<1>1
                                                       contador_9
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (2.890ns logic, 2.903ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_6 (FF)
  Destination:          contador_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.774ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.007 - 0.008)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_6 to contador_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.YQ      Tcko                  0.596   contador<7>
                                                       contador_6
    SLICE_X12Y14.F1      net (fanout=5)        0.740   contador<6>
    SLICE_X12Y14.X       Tilo                  0.601   N26
                                                       estados_cmp_eq00001_SW2
    SLICE_X13Y14.F4      net (fanout=1)        0.022   N26
    SLICE_X13Y14.X       Tilo                  0.562   estados_cmp_eq0001
                                                       estados_cmp_eq0001
    SLICE_X15Y10.G1      net (fanout=7)        0.929   estados_cmp_eq0001
    SLICE_X15Y10.Y       Tilo                  0.561   contador<1>
                                                       contador_mux0000<0>11
    SLICE_X14Y15.F3      net (fanout=11)       1.107   N01
    SLICE_X14Y15.CLK     Tfck                  0.656   contador<9>
                                                       contador_mux0000<1>1
                                                       contador_9
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (2.976ns logic, 2.798ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point contador_1 (SLICE_X15Y10.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_1 (FF)
  Destination:          contador_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_1 to contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.396   contador<1>
                                                       contador_1
    SLICE_X15Y10.F4      net (fanout=3)        0.308   contador<1>
    SLICE_X15Y10.CLK     Tckf        (-Th)    -0.406   contador<1>
                                                       contador_mux0000<9>1
                                                       contador_1
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.802ns logic, 0.308ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point read_data (SLICE_X13Y12.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_data (FF)
  Destination:          read_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: read_data to read_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.YQ      Tcko                  0.419   read_data_OBUF
                                                       read_data
    SLICE_X13Y12.G1      net (fanout=2)        0.345   read_data_OBUF
    SLICE_X13Y12.CLK     Tckg        (-Th)    -0.406   read_data_OBUF
                                                       read_data_mux00001
                                                       read_data
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.825ns logic, 0.345ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point contador_0 (SLICE_X14Y16.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_0 (FF)
  Destination:          contador_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 83.333ns
  Destination Clock:    clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_0 to contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.XQ      Tcko                  0.417   contador<0>
                                                       contador_0
    SLICE_X14Y16.F2      net (fanout=9)        0.320   contador<0>
    SLICE_X14Y16.CLK     Tckf        (-Th)    -0.438   contador<0>
                                                       contador_mux0000<10>1
                                                       contador_0
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.855ns logic, 0.320ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: indice<0>/CLK
  Logical resource: indice_0/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: indice<0>/CLK
  Logical resource: indice_0/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: indice<2>/CLK
  Logical resource: indice_2/CK
  Location pin: SLICE_X14Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.153|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 767 paths, 0 nets, and 221 connections

Design statistics:
   Minimum period:   6.153ns{1}   (Maximum frequency: 162.522MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 05 00:29:53 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



