arch                                                     	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	ch_intrinsics.v	cdb2fff     	success   	     	378                	508                  	307                 	255                   	15          	15           	25     	99    	130        	1           	0       	2862                 	1.59095       	-150.536            	-1.59095            	1439             	16                               	1.16234e+06           	180248               	2.18874e+06       	9727.71              	1.82608            	-169.37  	-1.82608 	0       	0       	0.04           	0.02          	-1          	-1          	-1      	0.05     	0.69      	0.50                	1.82                 	42060      	7908        	35444      
