\hypertarget{group___p_m_c___register___masks}{}\section{P\+MC Register Masks}
\label{group___p_m_c___register___masks}\index{PMC Register Masks@{PMC Register Masks}}
\subsection*{L\+V\+D\+S\+C1 -\/ Low Voltage Detect Status And Control 1 register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga777eada2a526d88569a30323e9d3e1d3}\label{group___p_m_c___register___masks_ga777eada2a526d88569a30323e9d3e1d3}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+V\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gaaf45daa6de387f93bc57f1218ab17a16}\label{group___p_m_c___register___masks_gaaf45daa6de387f93bc57f1218ab17a16}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+V\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_gae2cf4048ec29cc1a54349d8bc18e27e4}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+DV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+V\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gad771f87e373907e3ef60e5fa31001fad}\label{group___p_m_c___register___masks_gad771f87e373907e3ef60e5fa31001fad}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+R\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga056ca878a20782f5bf65b3be3e98581d}\label{group___p_m_c___register___masks_ga056ca878a20782f5bf65b3be3e98581d}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+R\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga5cb39f8534fc256799aa9e495b5f449d}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+RE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+R\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+R\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga1e7518c88ea0037d099124a643788363}\label{group___p_m_c___register___masks_ga1e7518c88ea0037d099124a643788363}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+I\+E\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga30ca240c9254a7e76123a3cf2bfdc40e}\label{group___p_m_c___register___masks_ga30ca240c9254a7e76123a3cf2bfdc40e}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+I\+E\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_gaca76bd97c7883297f5b00061a1cc0578}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+I\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga65d04677ca16ad916563d6673cb8ecaa}\label{group___p_m_c___register___masks_ga65d04677ca16ad916563d6673cb8ecaa}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+C\+K\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga56654042b7934ca0e6c51f21db7d1201}\label{group___p_m_c___register___masks_ga56654042b7934ca0e6c51f21db7d1201}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+C\+K\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_gaac6d13822cd8df0c6dcd9538aa820a6b}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+CK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+C\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga44ae12d2d3e732cd25a897092a7e9ada}\label{group___p_m_c___register___masks_ga44ae12d2d3e732cd25a897092a7e9ada}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+F\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga75efd4534766aaa126efff96d241de61}\label{group___p_m_c___register___masks_ga75efd4534766aaa126efff96d241de61}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+F\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga9deb83dbe1f7f6415f842750016bd408}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+DF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+F\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{L\+V\+D\+S\+C2 -\/ Low Voltage Detect Status And Control 2 register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gaab1198a446bb9b8412589eeb12311666}\label{group___p_m_c___register___masks_gaab1198a446bb9b8412589eeb12311666}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+V\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gabd2e288b833d9e66c422b814dc7b5f03}\label{group___p_m_c___register___masks_gabd2e288b833d9e66c422b814dc7b5f03}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+V\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga4599ee84bb111c3f42a8613447ca823d}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+WV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+V\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga3a9de69524d99d6ec8985d211bc7861d}\label{group___p_m_c___register___masks_ga3a9de69524d99d6ec8985d211bc7861d}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+I\+E\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gaf5cb9cf53bade8254aa7749b5eb36eff}\label{group___p_m_c___register___masks_gaf5cb9cf53bade8254aa7749b5eb36eff}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+I\+E\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga48d1cdfca4a7c154993c1e741101a07d}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+IE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+I\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga8b0c8bcad4d38e6ff797e9bc3d9db6d7}\label{group___p_m_c___register___masks_ga8b0c8bcad4d38e6ff797e9bc3d9db6d7}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+C\+K\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga99ad1d373a7be7591a7ee3577bed5374}\label{group___p_m_c___register___masks_ga99ad1d373a7be7591a7ee3577bed5374}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+C\+K\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga487c1af0f694e53be64251c1862e8d9c}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+CK}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+C\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga34187b0598a3e166a457818770a616d4}\label{group___p_m_c___register___masks_ga34187b0598a3e166a457818770a616d4}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+F\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga8bcfb9fc5fd4a92164b2aa6cdb6db77e}\label{group___p_m_c___register___masks_ga8bcfb9fc5fd4a92164b2aa6cdb6db77e}} 
\#define {\bfseries P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+F\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga674f52d0325d911bf7dd91bf47b708f4}{P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+WF}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+F\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{R\+E\+G\+SC -\/ Regulator Status And Control register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga98cf5c98c133e20fb620faa6ca29d98e}\label{group___p_m_c___register___masks_ga98cf5c98c133e20fb620faa6ca29d98e}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+B\+E\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga2e23aa8155158c86fc53ccd8baccf24d}\label{group___p_m_c___register___masks_ga2e23aa8155158c86fc53ccd8baccf24d}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+B\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_gafb37a90d087dbf5bc4c3b654e33d6ef7}{P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+BE}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+B\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+B\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gab830f2c82eef6d0db7caab8ee5689ba6}\label{group___p_m_c___register___masks_gab830f2c82eef6d0db7caab8ee5689ba6}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+N\+S\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga06b4e6d970f2610a635c92bb1270541d}\label{group___p_m_c___register___masks_ga06b4e6d970f2610a635c92bb1270541d}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+N\+S\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga5c4e1173d8cdf7f0318071b77331fb83}{P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+NS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+N\+S\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+N\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga35ced6f0f133b2d5892bdcba3e0b2832}\label{group___p_m_c___register___masks_ga35ced6f0f133b2d5892bdcba3e0b2832}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+S\+O\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gad2b9b6ce6aa455e8607fd3c2d1647544}\label{group___p_m_c___register___masks_gad2b9b6ce6aa455e8607fd3c2d1647544}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+S\+O\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga3267bf5ad24a6ff2fced59c01f98c652}{P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+SO}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+S\+O\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+S\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_ga7e1520a56f4d2675018d5efaa9492f19}\label{group___p_m_c___register___masks_ga7e1520a56f4d2675018d5efaa9492f19}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+E\+N\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___p_m_c___register___masks_gab43d258e6864ee3a7a728de1d720f6fe}\label{group___p_m_c___register___masks_gab43d258e6864ee3a7a728de1d720f6fe}} 
\#define {\bfseries P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+E\+N\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___p_m_c___register___masks_ga2823482fbfe8289abb28701a85bd3539}{P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_m_c___register___masks_gaac6d13822cd8df0c6dcd9538aa820a6b}\label{group___p_m_c___register___masks_gaac6d13822cd8df0c6dcd9538aa820a6b}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC1\_LVDACK@{PMC\_LVDSC1\_LVDACK}}
\index{PMC\_LVDSC1\_LVDACK@{PMC\_LVDSC1\_LVDACK}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC1\_LVDACK}{PMC\_LVDSC1\_LVDACK}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+CK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+A\+C\+K\+\_\+\+M\+A\+SK)}

L\+V\+D\+A\+CK -\/ Low-\/\+Voltage Detect Acknowledge \mbox{\Hypertarget{group___p_m_c___register___masks_ga9deb83dbe1f7f6415f842750016bd408}\label{group___p_m_c___register___masks_ga9deb83dbe1f7f6415f842750016bd408}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC1\_LVDF@{PMC\_LVDSC1\_LVDF}}
\index{PMC\_LVDSC1\_LVDF@{PMC\_LVDSC1\_LVDF}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC1\_LVDF}{PMC\_LVDSC1\_LVDF}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+DF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+F\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+F\+\_\+\+M\+A\+SK)}

L\+V\+DF -\/ Low-\/\+Voltage Detect Flag 0b0..Low-\/voltage event not detected 0b1..Low-\/voltage event detected \mbox{\Hypertarget{group___p_m_c___register___masks_gaca76bd97c7883297f5b00061a1cc0578}\label{group___p_m_c___register___masks_gaca76bd97c7883297f5b00061a1cc0578}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC1\_LVDIE@{PMC\_LVDSC1\_LVDIE}}
\index{PMC\_LVDSC1\_LVDIE@{PMC\_LVDSC1\_LVDIE}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC1\_LVDIE}{PMC\_LVDSC1\_LVDIE}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+I\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+I\+E\+\_\+\+M\+A\+SK)}

L\+V\+D\+IE -\/ Low-\/\+Voltage Detect Interrupt Enable 0b0..Hardware interrupt disabled (use polling) 0b1..Request a hardware interrupt when L\+V\+DF = 1 \mbox{\Hypertarget{group___p_m_c___register___masks_ga5cb39f8534fc256799aa9e495b5f449d}\label{group___p_m_c___register___masks_ga5cb39f8534fc256799aa9e495b5f449d}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC1\_LVDRE@{PMC\_LVDSC1\_LVDRE}}
\index{PMC\_LVDSC1\_LVDRE@{PMC\_LVDSC1\_LVDRE}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC1\_LVDRE}{PMC\_LVDSC1\_LVDRE}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+R\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+R\+E\+\_\+\+M\+A\+SK)}

L\+V\+D\+RE -\/ Low-\/\+Voltage Detect Reset Enable 0b0..L\+V\+DF does not generate hardware resets 0b1..Force an M\+CU reset when L\+V\+DF = 1 \mbox{\Hypertarget{group___p_m_c___register___masks_gae2cf4048ec29cc1a54349d8bc18e27e4}\label{group___p_m_c___register___masks_gae2cf4048ec29cc1a54349d8bc18e27e4}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC1\_LVDV@{PMC\_LVDSC1\_LVDV}}
\index{PMC\_LVDSC1\_LVDV@{PMC\_LVDSC1\_LVDV}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC1\_LVDV}{PMC\_LVDSC1\_LVDV}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+DV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+V\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C1\+\_\+\+L\+V\+D\+V\+\_\+\+M\+A\+SK)}

L\+V\+DV -\/ Low-\/\+Voltage Detect Voltage Select 0b00..Low trip point selected (V L\+VD = V L\+V\+DL ) 0b01..High trip point selected (V L\+VD = V L\+V\+DH ) 0b10..Reserved 0b11..Reserved \mbox{\Hypertarget{group___p_m_c___register___masks_ga487c1af0f694e53be64251c1862e8d9c}\label{group___p_m_c___register___masks_ga487c1af0f694e53be64251c1862e8d9c}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC2\_LVWACK@{PMC\_LVDSC2\_LVWACK}}
\index{PMC\_LVDSC2\_LVWACK@{PMC\_LVDSC2\_LVWACK}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC2\_LVWACK}{PMC\_LVDSC2\_LVWACK}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+CK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+A\+C\+K\+\_\+\+M\+A\+SK)}

L\+V\+W\+A\+CK -\/ Low-\/\+Voltage Warning Acknowledge \mbox{\Hypertarget{group___p_m_c___register___masks_ga674f52d0325d911bf7dd91bf47b708f4}\label{group___p_m_c___register___masks_ga674f52d0325d911bf7dd91bf47b708f4}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC2\_LVWF@{PMC\_LVDSC2\_LVWF}}
\index{PMC\_LVDSC2\_LVWF@{PMC\_LVDSC2\_LVWF}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC2\_LVWF}{PMC\_LVDSC2\_LVWF}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+WF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+F\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+F\+\_\+\+M\+A\+SK)}

L\+V\+WF -\/ Low-\/\+Voltage Warning Flag 0b0..Low-\/voltage warning event not detected 0b1..Low-\/voltage warning event detected \mbox{\Hypertarget{group___p_m_c___register___masks_ga48d1cdfca4a7c154993c1e741101a07d}\label{group___p_m_c___register___masks_ga48d1cdfca4a7c154993c1e741101a07d}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC2\_LVWIE@{PMC\_LVDSC2\_LVWIE}}
\index{PMC\_LVDSC2\_LVWIE@{PMC\_LVDSC2\_LVWIE}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC2\_LVWIE}{PMC\_LVDSC2\_LVWIE}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+I\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+I\+E\+\_\+\+M\+A\+SK)}

L\+V\+W\+IE -\/ Low-\/\+Voltage Warning Interrupt Enable 0b0..Hardware interrupt disabled (use polling) 0b1..Request a hardware interrupt when L\+V\+WF = 1 \mbox{\Hypertarget{group___p_m_c___register___masks_ga4599ee84bb111c3f42a8613447ca823d}\label{group___p_m_c___register___masks_ga4599ee84bb111c3f42a8613447ca823d}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_LVDSC2\_LVWV@{PMC\_LVDSC2\_LVWV}}
\index{PMC\_LVDSC2\_LVWV@{PMC\_LVDSC2\_LVWV}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_LVDSC2\_LVWV}{PMC\_LVDSC2\_LVWV}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+WV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+V\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+L\+V\+D\+S\+C2\+\_\+\+L\+V\+W\+V\+\_\+\+M\+A\+SK)}

L\+V\+WV -\/ Low-\/\+Voltage Warning Voltage Select 0b00..Low trip point selected (V\+L\+VW = V\+L\+V\+W1) 0b01..Mid 1 trip point selected (V\+L\+VW = V\+L\+V\+W2) 0b10..Mid 2 trip point selected (V\+L\+VW = V\+L\+V\+W3) 0b11..High trip point selected (V\+L\+VW = V\+L\+V\+W4) \mbox{\Hypertarget{group___p_m_c___register___masks_ga3267bf5ad24a6ff2fced59c01f98c652}\label{group___p_m_c___register___masks_ga3267bf5ad24a6ff2fced59c01f98c652}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_REGSC\_ACKISO@{PMC\_REGSC\_ACKISO}}
\index{PMC\_REGSC\_ACKISO@{PMC\_REGSC\_ACKISO}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_REGSC\_ACKISO}{PMC\_REGSC\_ACKISO}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+SO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+S\+O\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+A\+C\+K\+I\+S\+O\+\_\+\+M\+A\+SK)}

A\+C\+K\+I\+SO -\/ Acknowledge Isolation 0b0..Peripherals and I/O pads are in normal run state. 0b1..Certain peripherals and I/O pads are in an isolated and latched state. \mbox{\Hypertarget{group___p_m_c___register___masks_gafb37a90d087dbf5bc4c3b654e33d6ef7}\label{group___p_m_c___register___masks_gafb37a90d087dbf5bc4c3b654e33d6ef7}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_REGSC\_BGBE@{PMC\_REGSC\_BGBE}}
\index{PMC\_REGSC\_BGBE@{PMC\_REGSC\_BGBE}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_REGSC\_BGBE}{PMC\_REGSC\_BGBE}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+BE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+B\+E\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+B\+E\+\_\+\+M\+A\+SK)}

B\+G\+BE -\/ Bandgap Buffer Enable 0b0..Bandgap buffer not enabled 0b1..Bandgap buffer enabled \mbox{\Hypertarget{group___p_m_c___register___masks_ga2823482fbfe8289abb28701a85bd3539}\label{group___p_m_c___register___masks_ga2823482fbfe8289abb28701a85bd3539}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_REGSC\_BGEN@{PMC\_REGSC\_BGEN}}
\index{PMC\_REGSC\_BGEN@{PMC\_REGSC\_BGEN}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_REGSC\_BGEN}{PMC\_REGSC\_BGEN}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+B\+G\+E\+N\+\_\+\+M\+A\+SK)}

B\+G\+EN -\/ Bandgap Enable In V\+L\+Px Operation 0b0..Bandgap voltage reference is disabled in V\+L\+Px , L\+LS , and V\+L\+L\+Sx modes. 0b1..Bandgap voltage reference is enabled in V\+L\+Px , L\+LS , and V\+L\+L\+Sx modes. \mbox{\Hypertarget{group___p_m_c___register___masks_ga5c4e1173d8cdf7f0318071b77331fb83}\label{group___p_m_c___register___masks_ga5c4e1173d8cdf7f0318071b77331fb83}} 
\index{PMC Register Masks@{PMC Register Masks}!PMC\_REGSC\_REGONS@{PMC\_REGSC\_REGONS}}
\index{PMC\_REGSC\_REGONS@{PMC\_REGSC\_REGONS}!PMC Register Masks@{PMC Register Masks}}
\subsubsection{\texorpdfstring{PMC\_REGSC\_REGONS}{PMC\_REGSC\_REGONS}}
{\footnotesize\ttfamily \#define P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+NS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+N\+S\+\_\+\+S\+H\+I\+FT)) \& P\+M\+C\+\_\+\+R\+E\+G\+S\+C\+\_\+\+R\+E\+G\+O\+N\+S\+\_\+\+M\+A\+SK)}

R\+E\+G\+O\+NS -\/ Regulator In Run Regulation Status 0b0..Regulator is in stop regulation or in transition to/from it 0b1..Regulator is in run regulation 