\documentclass[../main]{subfiles}

\ifSubfilesClassLoaded{
    \input{tikzset}
    \input{subctikz}
    % \tikzexternalize[prefix=figcache/]
} {
}

\begin{document}

\section{Initializer}

\subsection {Clock Generator}

\begin{minted} [mathescape] {verilog}
    module clk_gen(input logic clk,
        output logic notfeclk, notdfeclk, notdreclk, notreclk);

        wire notclk;
        wire reclk;

        nor #3 (notclk, clk, clk);

        edge_detector ed0 (
            .clk(clk),
            .feclk(feclk)
        );

        edge_detector ed1 (
            .clk(notclk),
            .feclk(reclk)
        );

        wire dsfe0;

        nor #3  (notreclk, reclk, reclk);

        nor #30 (notdreclk, reclk, reclk);

        nor #3 (notfeclk, feclk, feclk);

        nor #15 (dsfe0, notfeclk, notfeclk);
        nor #15 (notdfeclk, dsfe0, dsfe0);

    endmodule
\end{minted}

\subsection {Reset Signal Generator}

\begin{minted} [mathescape] {verilog}
    module rst_gen(input logic on, notreclk, notdfeclk,
        output logic fsrq, rstsig);

        wire feon;
        wire ssrset, srreset;
        wire ssrlqbar, fsrqbar;

        edge_detector ed0 (
            .clk(on),
            .feclk(feon)
        );

        sr_latch fsrl (
            .set(feon),
            .reset(srreset),
            .q(fsrq),
            .qbar(fsrqbar)
        );

        nor #3 (ssrset, fsrqbar, notreclk);

        sr_latch ssrl (
            .set(ssrset),
            .reset(srreset),
            .q(rstsig),
            .qbar(ssrqbar)
        );

        wire resetfl, rflnoron;

        nor #3 (resetfl, notdfeclk, ssrqbar);
        nor #3 (rflnoron, resetfl, on);
        nor #3 (srreset, rflnoron, rflnoron);

    endmodule
\end{minted}

\subsection {Halt Unit}

\begin{minted} [mathescape] {verilog}
    module halt_unit(input logic muxlast, rgfsrq, notfeclk, notreclk, notdreclk,
        output logic notreclkout);

        wire fsrset, fsrqbar;

        sr_latch fsrl (
            .set(fsrset),
            .reset(rgfsrq),
            .qbar(fsrqbar)
        );

        wire muxnorq, notmuxnorq;

        nor #3 (muxnorq, muxlast, rgfsrq);
        nor #3 (notmuxnorq, muxnorq, muxnorq);

        nor #3 (fsrset, notmuxnorq, notreclk);

        wire ssrset, ssrq;

        sr_latch ssrl (
            .set(ssrset),
            .reset(rgfsrq),
            .q(ssrq)
        );

        nor #3 (ssrset, fsrqbar, notfeclk);

        wire dreclk;

        nor #3 (dreclk, ssrq, notdreclk);
        nor #3 (notreclkout, dreclk, dreclk);

    endmodule
\end{minted}

\subsection {Initializing Circuit}

\begin{minted} [mathescape] {verilog}
    module init(input logic clk, on, muxlast,
        output logic notreclkout, notfeclkout, rstsig);

        wire notdfeclk, notdreclk, notreclk;
        wire rgfsrq;

        clk_gen cg (
            .clk(clk),
            .notfeclk(notfeclkout),
            .notdfeclk(notdfeclk),
            .notdreclk(notdreclk),
            .notreclk(notreclk)
        );

        rst_gen rg (
            .on(on),
            .notreclk(notreclk),
            .notdfeclk(notdfeclk),
            .fsrq(rgfsrq),
            .rstsig(rstsig)
        );

        halt_unit hu (
            .muxlast(muxlast),
            .rgfsrq(rgfsrq),
            /* since we don't have notfeclk, notdfeclk will be just fine */
            .notfeclk(notdfeclk),
            .notreclk(notreclk),
            .notdreclk(notdreclk),
            .notreclkout(notreclkout)
        );

    endmodule
\end{minted}

\subsection {Schematic of the Initializing Circuit}

\begin{figure}[!ht]

    \centering
    \resizebox{0.6\textwidth}{!}{

        \begin{tikzpicture} [american]

            \draw [line join = round]
            (0,0)
            \initCircuit {init} {clk}
            \labelinitCircuit {init}
            {\texttt{CLK GEN}}
            {\texttt{RST GEN}}
            {\texttt{HALT UNIT}}

            (init-clk) node[ocirc] {}
            (init-clk) node[left = 4pt] {$Clk$}

            (init-on) node[ocirc] {}
            (init-on) node[left = 4pt] {$On$}

            (init-muxlast) node[ocirc] {}
            (init-muxlast) node[below = 4pt] {$Muxlast$}

            (init-feclk) node[ocirc] {}
            (init-feclk) node[right = 4pt] {$Feclk$}

            (init-reclk) node[ocirc] {}
            (init-reclk) node[right = 4pt] {$Reclk$}

            (init-rstsig) node[ocirc] {}
            (init-rstsig) node[right = 4pt] {$Rstsig$}

            ;
        \end{tikzpicture}

    }
    \caption{Schematic of the Initializing Circuit}
\end{figure}

\end{document}
