OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
number instances in verilog is 17852
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 354 rows of 1776 sites.
[INFO RSZ-0026] Removed 1538 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -21841.18

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1379.19

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1379.19

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_17520_/CLK ^
 187.70
_20374_/CLK v
  28.33      0.00     159.36


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _17520_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    2.76                           rst_ni (net)
                  0.00    0.00  100.00 ^ _16049_/A (CKINVDCx5p33_ASAP7_75t_R)
                236.04  110.79  210.79 v _16049_/Y (CKINVDCx5p33_ASAP7_75t_R)
   272  176.08                           _00801_ (net)
                236.04    0.00  210.79 v _17520_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                210.79   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _17520_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        119.48  119.48   library removal time
                                119.48   data required time
-----------------------------------------------------------------------------
                                119.48   data required time
                               -210.79   data arrival time
-----------------------------------------------------------------------------
                                 91.31   slack (MET)


Startpoint: _25452_ (negative level-sensitive latch clocked by clk)
Endpoint: _15969_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _25452_/CLK (DLLx1_ASAP7_75t_R)
                  8.57   24.35  524.35 ^ _25452_/Q (DLLx1_ASAP7_75t_R)
     1    0.30                           cg_we_global.en_latch (net)
                  8.57    0.00  524.35 ^ _15969_/B (AND2x2_ASAP7_75t_R)
                                524.35   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _15969_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -524.35   data arrival time
-----------------------------------------------------------------------------
                                 24.35   slack (MET)


Startpoint: _17520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _17520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _17520_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 42.53   66.65   66.65 ^ _17520_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    3.20                           _00800_ (net)
                 42.53    0.00   66.65 ^ _16310_/A1 (AO21x1_ASAP7_75t_R)
                 27.06   32.46   99.11 ^ _16310_/Y (AO21x1_ASAP7_75t_R)
     1    2.76                           _07723_ (net)
                 27.06    0.00   99.11 ^ _16311_/A (CKINVDCx5p33_ASAP7_75t_R)
                  7.25    7.50  106.61 v _16311_/Y (CKINVDCx5p33_ASAP7_75t_R)
     1    0.49                           _00802_ (net)
                  7.25    0.00  106.61 v _17520_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                106.61   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _17520_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.74    5.74   library hold time
                                  5.74   data required time
-----------------------------------------------------------------------------
                                  5.74   data required time
                               -106.61   data arrival time
-----------------------------------------------------------------------------
                                100.87   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _17520_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.70                           rst_ni (net)
                  0.00    0.00  100.00 ^ _16049_/A (CKINVDCx5p33_ASAP7_75t_R)
                278.12  130.31  230.31 v _16049_/Y (CKINVDCx5p33_ASAP7_75t_R)
   272  207.67                           _00801_ (net)
                278.12    0.00  230.31 v _17520_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                230.31   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _17520_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         52.09 1052.09   library recovery time
                               1052.09   data required time
-----------------------------------------------------------------------------
                               1052.09   data required time
                               -230.31   data arrival time
-----------------------------------------------------------------------------
                                821.78   slack (MET)


Startpoint: _17568_ (negative level-sensitive latch clocked by clk)
Endpoint: _14678_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _17568_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  598.89 v _17568_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           gen_sub_units_scm[11].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  598.89 v _14678_/B (AND2x2_ASAP7_75t_R)
                                598.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14678_/A (AND2x2_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -598.89   data arrival time
-----------------------------------------------------------------------------
                                401.11   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    14   11.53                           raddr_a_i[4] (net)
                  0.00    0.00  100.00 v _08351_/A (NOR2x1_ASAP7_75t_R)
               3104.74 1432.96 1532.96 ^ _08351_/Y (NOR2x1_ASAP7_75t_R)
   816  367.81                           _01095_ (net)
               3104.74    0.00 1532.96 ^ _08398_/D (AND4x1_ASAP7_75t_R)
                657.26  534.62 2067.58 ^ _08398_/Y (AND4x1_ASAP7_75t_R)
   158   75.23                           _01142_ (net)
                657.26    0.00 2067.58 ^ _11500_/B1 (AO32x1_ASAP7_75t_R)
                 68.33   91.49 2159.07 ^ _11500_/Y (AO32x1_ASAP7_75t_R)
     1    0.54                           _04239_ (net)
                 68.33    0.00 2159.07 ^ _11503_/B (OR4x1_ASAP7_75t_R)
                  9.51   26.14 2185.21 ^ _11503_/Y (OR4x1_ASAP7_75t_R)
     1    0.52                           _04242_ (net)
                  9.51    0.00 2185.21 ^ _11508_/A (OR5x1_ASAP7_75t_R)
                 10.56   17.09 2202.30 ^ _11508_/Y (OR5x1_ASAP7_75t_R)
     1    0.49                           _04247_ (net)
                 10.56    0.00 2202.30 ^ _11509_/E (OR5x1_ASAP7_75t_R)
                  9.21   19.72 2222.03 ^ _11509_/Y (OR5x1_ASAP7_75t_R)
     1    0.44                           _04248_ (net)
                  9.21    0.00 2222.03 ^ _11510_/B1 (AO32x1_ASAP7_75t_R)
                 13.21   22.80 2244.83 ^ _11510_/Y (AO32x1_ASAP7_75t_R)
     1    0.48                           _04249_ (net)
                 13.21    0.00 2244.83 ^ _11511_/C (AO221x1_ASAP7_75t_R)
                 13.31   19.88 2264.70 ^ _11511_/Y (AO221x1_ASAP7_75t_R)
     1    0.55                           _04250_ (net)
                 13.31    0.00 2264.70 ^ _11512_/D (OR4x1_ASAP7_75t_R)
                  4.17   14.49 2279.19 ^ _11512_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[10] (net)
                  4.17    0.00 2279.19 ^ rdata_a_o[10] (out)
                               2279.19   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -2279.19   data arrival time
-----------------------------------------------------------------------------
                               -1379.19   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _17520_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.70                           rst_ni (net)
                  0.00    0.00  100.00 ^ _16049_/A (CKINVDCx5p33_ASAP7_75t_R)
                278.12  130.31  230.31 v _16049_/Y (CKINVDCx5p33_ASAP7_75t_R)
   272  207.67                           _00801_ (net)
                278.12    0.00  230.31 v _17520_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                230.31   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _17520_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         52.09 1052.09   library recovery time
                               1052.09   data required time
-----------------------------------------------------------------------------
                               1052.09   data required time
                               -230.31   data arrival time
-----------------------------------------------------------------------------
                                821.78   slack (MET)


Startpoint: _17568_ (negative level-sensitive latch clocked by clk)
Endpoint: _14678_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _17568_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  598.89 v _17568_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           gen_sub_units_scm[11].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  598.89 v _14678_/B (AND2x2_ASAP7_75t_R)
                                598.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14678_/A (AND2x2_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -598.89   data arrival time
-----------------------------------------------------------------------------
                                401.11   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    14   11.53                           raddr_a_i[4] (net)
                  0.00    0.00  100.00 v _08351_/A (NOR2x1_ASAP7_75t_R)
               3104.74 1432.96 1532.96 ^ _08351_/Y (NOR2x1_ASAP7_75t_R)
   816  367.81                           _01095_ (net)
               3104.74    0.00 1532.96 ^ _08398_/D (AND4x1_ASAP7_75t_R)
                657.26  534.62 2067.58 ^ _08398_/Y (AND4x1_ASAP7_75t_R)
   158   75.23                           _01142_ (net)
                657.26    0.00 2067.58 ^ _11500_/B1 (AO32x1_ASAP7_75t_R)
                 68.33   91.49 2159.07 ^ _11500_/Y (AO32x1_ASAP7_75t_R)
     1    0.54                           _04239_ (net)
                 68.33    0.00 2159.07 ^ _11503_/B (OR4x1_ASAP7_75t_R)
                  9.51   26.14 2185.21 ^ _11503_/Y (OR4x1_ASAP7_75t_R)
     1    0.52                           _04242_ (net)
                  9.51    0.00 2185.21 ^ _11508_/A (OR5x1_ASAP7_75t_R)
                 10.56   17.09 2202.30 ^ _11508_/Y (OR5x1_ASAP7_75t_R)
     1    0.49                           _04247_ (net)
                 10.56    0.00 2202.30 ^ _11509_/E (OR5x1_ASAP7_75t_R)
                  9.21   19.72 2222.03 ^ _11509_/Y (OR5x1_ASAP7_75t_R)
     1    0.44                           _04248_ (net)
                  9.21    0.00 2222.03 ^ _11510_/B1 (AO32x1_ASAP7_75t_R)
                 13.21   22.80 2244.83 ^ _11510_/Y (AO32x1_ASAP7_75t_R)
     1    0.48                           _04249_ (net)
                 13.21    0.00 2244.83 ^ _11511_/C (AO221x1_ASAP7_75t_R)
                 13.31   19.88 2264.70 ^ _11511_/Y (AO221x1_ASAP7_75t_R)
     1    0.55                           _04250_ (net)
                 13.31    0.00 2264.70 ^ _11512_/D (OR4x1_ASAP7_75t_R)
                  4.17   14.49 2279.19 ^ _11512_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[10] (net)
                  4.17    0.00 2279.19 ^ rdata_a_o[10] (out)
                               2279.19   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -2279.19   data arrival time
-----------------------------------------------------------------------------
                               -1379.19   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.27e-03   1.51e-04   1.29e-06   5.43e-03  63.2%
Combinational          7.32e-04   2.43e-03   9.42e-07   3.16e-03  36.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.01e-03   2.58e-03   2.24e-06   8.59e-03 100.0%
                          69.9%      30.1%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 2966 u^2 32% utilization.
Core area = 9166504320

Elapsed time: 0:07.24[h:]min:sec. CPU time: user 7.13 sys 0.11 (100%). Peak memory: 267336KB.
