; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
; 
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
; 
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
; 
RAMAlloc
        Push    "r1-r4,lr"
        LDR     lr, mempool_base_log
        TEQ     lr, #0
        BLEQ    InitDA
        Pull    "r1-r4,pc",VS
 [ DebugMemory
        DREG    r0, "Requested size ",cc
        DREG    r1, ", alignment ",cc
        DREG    r2, ", boundary limitation "
 ]
        LDRB    r3, osheap7_supported
        CMP     r3, #0
        BEQ     NoOSHeap7
        MOV     r4, r2
        MOV     r3, r0
        MOV     r2, r1
        MOV     r0, #HeapReason_GetAligned
        LDR     r1, mempool_base_log
        SWI     XOS_Heap
        BVC     GotAlloced
        LDR     r14, [r0]
        TEQ     r14, #ErrorNumber_HeapFail_Alloc
        Pull    "r1-r4,pc",NE
        ; Grow heap
        LDR     r0, [r1, #8]  ; heap base offset
        ADD     r0, r0, r1    ; heap base ptr
        ; Add some breathing room to ensure a free block plus used block header will fit
        ADD     r0, r0, #12
        ; Round up heap base ptr to required alignment
        LDR     r2, [sp]      ; Recover alignment (OS_Heap will have zero'd it)
        CMP     r2, #4
        MOVLT   r2, #4
        SUB     r2, r2, #1
        ADD     r0, r0, r2
        BIC     r0, r0, r2
        ; Check boundary
        SUBS    r4, r4, #1
        BLT     BoundaryOK
        AND     r2, r0, r4
        ADD     r2, r2, r3
        SUB     r2, r2, #1
        CMP     r2, r4
        BLS     BoundaryOK
        ; Round up heap base ptr to required boundary
        ADD     r0, r0, r4
        BIC     r0, r0, r4
BoundaryOK
        ADD     r0, r0, r3
        LDR     r2, [r1, #12] ; heap end offset
        SUB     r0, r0, r1    ; New base offset
        ADD     r4, r4, #1
        SUB     r1, r0, r2    ; Grow amount
        LDR     r0, mempool_da_number
        SWI     XOS_ChangeDynamicArea
        ; Try again
        MOVVC   r0, #HeapReason_GetAligned
        LDRVC   r1, mempool_base_log
        LDRVC   r2, [sp]
        SWIVC   XOS_Heap
        Pull    "r1-r4,pc",VS

GotAlloced
 [ DebugMemory
        DREG    r2, "Allocated block at ",cc
        DREG    r3, ", size = "
 ]
        LDR     r3, mempool_base_phys
        SUB     lr, r2, r1
        MOV     r0, r2
        ADD     r1, r3, lr
 [ DebugMemory
        DREG    r0, "Returned logical address = ",cc
        DREG    r1, ", physical address = "
 ]
        ADD     sp, sp, #4
        Pull    "r2-r4,pc"
        
NoOSHeap7
        CMP     r2, r1
        MOVLO   r2, r1          ; cheaty cheaty
        LDR     r1, mempool_base_log
        MOV     r4, r2
        CMP     r4, #4
        ADDLS   r3, r0, #4
        ADDHI   r3, r0, r4
        MOV     r0, #HeapReason_Get
        SWI     XOS_Heap
        BVC     GotAllocedNoOSHeap7
        LDR     r14, [r0]
        TEQ     r14, #ErrorNumber_HeapFail_Alloc
        Pull    "r1-r4,pc",NE
        ; Grow heap
        LDR     r0, [r1, #8]    ; heap base offset
        LDR     r1, [r1, #12]   ; heap end offset
        SUB     r1, r1, r0      ; bytes free
        SUB     r1, r3, r1      ; bytes needed
        ADD     r1, r1, #8      ; safety factor

        LDR     r0, mempool_da_number
        SWI     XOS_ChangeDynamicArea

        MOVVC   r0, #HeapReason_Get
        LDRVC   r1, mempool_base_log
        SWIVC   XOS_Heap
        Pull    "r1-r4,pc",VS


GotAllocedNoOSHeap7
 [ DebugMemory
        DREG    r2, "Allocated block at ",cc
        DREG    r3, ", size = "
 ]
        ADD     r0, r2, #4
        CMP     r4, #4
        SUBHI   r3, r4, #1
        ADDHI   r0, r2, r3
        BICHI   r0, r0, r3
        STR     r2, [r0, #-4]
        LDR     r3, mempool_base_phys
        SUB     lr, r0, r1
        ADD     r1, r3, lr
 [ DebugMemory
        DREG    r0, "Returned logical address = ",cc
        DREG    r1, ", physical address = "
 ]
        ADD     sp, sp, #4
        Pull    "r2-r4,pc"

RAMFree
        Push    "r1,r2,lr"
        ; If OS_Heap 7 is supported, all pointers are to heap blocks
        ; Else the word before the pointer points to the heap block
        LDRB    r2, osheap7_supported
        CMP     r2, #0
        LDREQ   r2, [r0, #-4]
        MOVNE   r2, r0
 [ DebugMemory
        DREG    r2, "Freeing block at "
 ]
        LDR     r1, mempool_base_log
        MOV     r0, #HeapReason_Free
        SWI     XOS_Heap
        Pull    "r1,r2,pc"

InitDA
        Push    "r0-r8,lr"
        MOV     r3, #0
        STR     r3, mempool_base_log
        BL      open_message_file
        ADRVC   r0, message_file_block
        ADRVC   r1, Token_DAName
        ADRVC   r2, name_buffer
        MOVVC   r3, #?name_buffer
        MOVVC   r4, #0
        MOVVC   r5, #0
        MOVVC   r6, #0
        MOVVC   r7, #0
        SWIVC   XMessageTrans_Lookup
        MOVVC   r0, #0
        STRVCB  r0, [r2, r3]
        MOVVC   r8, r2
        MOVVC   r0, #DAReason_Create
        MOVVC   r1, #-1
        STRVC   r1, mempool_base_ppn
        MOVVC   r2, #0
        MOVVC   r3, #-1
        MOVVC   r4, #2_00100010         ; SVC only, B, ~C, draggable
        ORRVC   r4, r4, #&100           ; requires specific physical pages
        MOVVC   r5, #32*1024*1024
        ADRVC   r6, DynAreaHandler
        MOVVC   r7, wp
        SWIVC   XOS_DynamicArea
 [ DebugMemory
        BVS     %FT01
        DREG    r1, "Dynamic area ",,Integer
        DREG    r3, "Logical address "
01
 ]
        STRVS   r0, [sp]
        Pull    "r0-r8,pc",VS
20      STR     r1, mempool_da_number
        STR     r3, mempool_base_log
        STR     r3, mempool_free
        ; Grow by one page so we can init the heap
        ; (can't do the initial grow during DA create since the pre-grow handler needs to know the logical base)
        SWI     XOS_ReadMemMapInfo
        MOVVC   r1, r0
        LDRVC   r0, mempool_da_number
        SWIVC   XOS_ChangeDynamicArea
        MOVVC   r0, #HeapReason_Init
        MOVVC   r3, r1
        LDRVC   r1, mempool_base_log
        SWIVC   XOS_Heap
        Pull    "r0-r8,pc",VC
; error case
        STR     r0,[sp]
        BL      KillDA
        SETV
        Pull    "r0-r8,pc"

KillDA
        Push    "r0-r1,lr"
        MOV     r0, #DAReason_Remove
        LDR     r1, mempool_da_number
        CMP     r1, #0
 [ DebugMemory
        BEQ     %FT01
        DREG    r1, "Removing dynamic area ",,Integer
01
 ]
        SWINE   XOS_DynamicArea
        MOV     r1, #0
        STR     r1, mempool_da_number
        STR     r1, mempool_base_log
        STRVS   r0, [sp]
        Pull    "r0-r1,pc"

Token_DAName
        =       "DAName", 0
        ALIGN

DynAreaHandler
        CMP     r0, #4
        ADDCC   pc, pc, R0, LSL #2
        B       UnknownHandlerError
        B       PreGrow
        B       PostGrow
        B       PreShrink
        B       PostShrink

UnknownHandlerError
        ADRL    r0, ErrorBlock_UnknownAreaHandler
        B       copy_error_zero

;Pregrow entry parameters
; R0 = 0 (reason code)
; R1 -> page block (entries set to -1)
; R2 = number of entries in page block == number of pages area is growing by
; R3 = number of bytes area is growing by (r2 * pagesize)
; R4 = current size (bytes)
; R5 = page size
;
; exit with V clear, all preserved

PreGrow Entry   "r0-r3"

        LDR     r3, mempool_base_ppn
        CMP     r3, #-1
        BNE     %FT05

        MOV     r1, #32*1024*1024               ; Try for 32M, 4M aligned
        MOV     r2, #22
02      MOV     r0, #OSMemReason_RecommendPage
        SWI     XOS_Memory
        BVC     %FT03
        MOV     r1, r1, LSR #1                  ; If we can't get it, halve both
        SUB     r2, r2, #1                      ; until down to 32K, 4K aligned
        TST     r1, #16*1024                    ; preserve V flag in loop test
        BEQ     %BT02
        B       %FT99
03
 [ DebugMemory
        DREG    r3, "PPN suggested ",,Integer
 ]
        ; Skip the first few pages of the region, to ensure physical alignment and logical alignment match
        ; (all our allocation functions work by aligning based around logical addresses, when really what the client wants is physically aligned memory)
        MOV     r0, #1
        MOV     r2, r0, LSL r2
        SUB     r2, r2, #1
        LDR     r0, mempool_base_log
        AND     r0, r0, r2
        ADD     r3, r3, r0, LSR #12
 [ DebugMemory
        DREG    r3, "PPN aligned ",,Integer
 ]
        STR     r3, mempool_base_ppn
        MOV     r0, #(2_100001:SHL:8) + OSMemReason_Convert
        ADR     r1, mempool_base_ppn
        MOV     r2, #1
        SWI     XOS_Memory
        BVS     %FT99
 [ DebugMemory
        LDR     r0, mempool_base_phys
        DREG    r0, "Physical address "
 ]

        LDMFD   sp, {r0-r2}             ; recover input parameters

05      MOV     lr, #0
 [ DebugMemory
        DREG    r4, "Current size ",cc
        DREG    r5, ", page size "
 ]
10      CMP     lr, r4
        ADDLO   r3, r3, #1
        ADDLO   lr, lr, r5
        BLO     %BT10

20      STR     r3, [r1], #12
 [ DebugMemory :LAND: {FALSE}
        DREG    r3, "Requesting page ",,Integer
 ]
        SUBS    r2, r2, #1
        ADDNE   r3, r3, #1
        BNE     %BT20

99      STRVS   r0, [sp]
        EXIT

PostGrow
PostShrink
        LDR     r12, mempool_base_log
        TEQ     r12, #0
        STRNE   r4, [r12, #12]
        MOV     pc, lr

PreShrink
        LDR     r12, mempool_base_log
        TEQ     r12, #0
        MOVEQ   pc, lr
        Push    "r0, lr"
        PHPSEI                          ; disable IRQs round this bit
        LDR     r0, [r12, #8]           ; get minimum size
        SUB     r0, r4, r0              ; r0 = current-minimum = max shrink
        CMP     r3, r0                  ; if requested shrink > max
        MOVHI   r3, r0                  ; then limit it
        SUB     r0, r5, #1              ; r0 = page mask
        BIC     r3, r3, r0              ; round size change down to page multiple
        SUB     r0, r4, r3              ; area size after shrink
        STR     r0, [r12, #12]          ; update size

        PLP                             ; restore IRQ status
        CLRV
        Pull    "r0, pc"

        END
