module top_module(
    input clk,
    input reset,    // Synchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        // State transition logic
        if(j==0&&state==OFF)begin
            next_state<=OFF;
        end
        else if(j==1&&state==OFF)begin
            next_state<=ON;
        end
        else if(k==0&&state==ON)begin
            next_state<=ON;
        end
        else 
            next_state<=OFF;
    end

    always @(posedge clk) begin
        if(reset)
            state<=OFF;
        else
            state<=next_state;
        // State flip-flops with synchronous reset
    end

    // Output logic
    // assign out = (state == ...);
        assign out=(state==OFF?0:1);

endmodule
