{
  "creator": "Yosys 0.8+456 (git sha1 caad4978, clang 6.0.0-1ubuntu2 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:671"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:673"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:672"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:138"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:144"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:149"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:197"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:215"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:187"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:225"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:278"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:268"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:244"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:236"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:252"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:155"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1089"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1091"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:932"
      },
      "ports": {
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:934"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:933"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:997"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:998"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:996"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:977"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:976"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:975"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:974"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:973"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:972"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:971"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:970"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:967"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:985"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:984"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:982"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:981"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:980"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:979"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:978"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:995"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:994"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:993"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:992"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:991"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:990"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:989"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:988"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:968"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:969"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:986"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:999"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1000"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:987"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1001"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1002"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1098"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1104"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1105"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1102"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1103"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1099"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1097"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1100"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1101"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1096"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1106"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1107"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1164"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1167"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1174"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1173"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1172"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1171"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1168"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1166"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1169"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1170"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1165"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1063"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1077"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1076"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1075"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1065"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1064"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1073"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1070"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1069"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1068"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1067"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1066"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1078"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1079"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1080"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1081"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:941"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:944"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:943"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:942"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1228"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1230"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1237"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1235"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1235"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1231"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1230"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1231"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1230"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1229"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1231"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1237"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1229"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1230"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1231"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1232"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1232"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1236"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1236"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1234"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1234"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1233"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1233"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1237"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:814"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:823"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:821"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:820"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:825"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:816"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:818"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:817"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:819"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:815"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:824"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:828"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:827"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:826"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:849"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:858"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:856"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:855"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:860"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:857"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:851"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:853"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:852"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:854"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:859"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:863"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:862"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:861"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:789"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:787"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:791"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:788"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:781"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:782"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:783"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:785"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:790"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:794"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:793"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:792"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:718"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:725"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:723"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:722"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:727"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:724"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:720"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:721"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:719"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:726"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:730"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:729"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:728"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:749"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:756"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:754"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:753"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:758"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:755"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:750"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:752"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:757"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:761"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:760"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:759"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:306"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:312"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:309"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:307"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:308"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:312"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:310"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:474"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:475"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:479"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:604"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:610"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:607"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:605"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:606"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:609"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:610"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:608"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:539"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:545"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:542"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:544"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:545"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:543"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:949"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:950"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:952"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:956"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:953"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:957"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:954"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:951"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1009"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1053"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1052"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1051"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1050"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1057"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1056"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1055"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1054"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1046"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1047"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1041"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1020"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1019"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1018"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1015"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1014"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1010"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1028"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1027"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1025"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1023"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1022"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1021"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1039"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1038"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1037"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1034"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1033"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1011"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1012"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1031"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1048"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1049"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1032"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1030"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1044"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1045"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1042"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1043"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:893"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:894"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:895"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:898"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:896"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:897"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:887"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:889"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:888"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": 1,
        "src": "toplevel.v:44"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16390": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 129
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 10 ],
            "I1": [ 11 ],
            "I2": [ 12 ],
            "I3": [ "0" ],
            "O": [ 13 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16391": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 14 ],
            "I1": [ 15 ],
            "I2": [ 16 ],
            "I3": [ "0" ],
            "O": [ 17 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16392": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 18 ],
            "I1": [ 19 ],
            "I2": [ 20 ],
            "I3": [ "0" ],
            "O": [ 16 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16393": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 127
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ 22 ],
            "I2": [ 23 ],
            "I3": [ 24 ],
            "O": [ 20 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16394": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 26 ],
            "I2": [ 27 ],
            "I3": [ "0" ],
            "O": [ 24 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16395": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 23 ],
            "I2": [ 29 ],
            "I3": [ 21 ],
            "O": [ 27 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16396": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 25 ],
            "I2": [ 26 ],
            "I3": [ "0" ],
            "O": [ 22 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16397": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 18 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16398": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 26 ],
            "I2": [ 21 ],
            "I3": [ "0" ],
            "O": [ 30 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16399": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 25 ],
            "I2": [ 29 ],
            "I3": [ "0" ],
            "O": [ 31 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16400": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 32 ],
            "I2": [ 30 ],
            "I3": [ "0" ],
            "O": [ 19 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16401": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 25 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 32 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16402": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 32 ],
            "I2": [ 23 ],
            "I3": [ "0" ],
            "O": [ 14 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16403": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 23 ],
            "I2": [ 30 ],
            "I3": [ "0" ],
            "O": [ 15 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16404": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 35 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16405": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 36 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16406": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 37 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16407": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 39 ],
            "I2": [ 40 ],
            "I3": [ "0" ],
            "O": [ 41 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16408": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 43 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 40 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16409": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 44 ],
            "I1": [ 45 ],
            "I2": [ 46 ],
            "I3": [ "0" ],
            "O": [ 43 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16410": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 49 ],
            "I3": [ "0" ],
            "O": [ 44 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16411": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 50 ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 53 ],
            "O": [ 47 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16412": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 57 ],
            "O": [ 50 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16413": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 51 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16414": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 62 ],
            "I1": [ 63 ],
            "I2": [ 64 ],
            "I3": [ 65 ],
            "O": [ 52 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16415": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 66 ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 69 ],
            "O": [ 53 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16416": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 71 ],
            "I2": [ 72 ],
            "I3": [ 73 ],
            "O": [ 48 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16417": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 74 ],
            "I1": [ 75 ],
            "I2": [ 76 ],
            "I3": [ 77 ],
            "O": [ 49 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16418": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 79 ],
            "I2": [ 80 ],
            "I3": [ "0" ],
            "O": [ 45 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16419": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 81 ],
            "I1": [ 82 ],
            "I2": [ 83 ],
            "I3": [ 84 ],
            "O": [ 80 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16420": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 86 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 87 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16421": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 89 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 85 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16422": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 90 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 89 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16423": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 45 ],
            "I2": [ 44 ],
            "I3": [ "0" ],
            "O": [ 90 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16424": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 241
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 91 ],
            "I1": [ 92 ],
            "I2": [ 93 ],
            "I3": [ 46 ],
            "O": [ 88 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16425": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ],
            "O": [ 93 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16426": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 40 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 86 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16427": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 98 ],
            "I1": [ 40 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 99 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16428": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 90 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 98 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16429": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 42 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 100 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16430": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 191
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ "0" ],
            "O": [ 104 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16431": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 191
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 34 ],
            "I2": [ 19 ],
            "I3": [ 106 ],
            "O": [ 102 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16432": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 57344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 24 ],
            "O": [ 106 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16433": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 63488
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ 105 ],
            "I3": [ 18 ],
            "O": [ 101 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16434": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45243
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 107 ],
            "I1": [ 15 ],
            "I2": [ 36 ],
            "I3": [ 14 ],
            "O": [ 103 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16435": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49331
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 33 ],
            "I2": [ 105 ],
            "I3": [ 34 ],
            "O": [ 107 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16436": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 15 ],
            "I2": [ 110 ],
            "I3": [ "0" ],
            "O": [ 111 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16437": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 33 ],
            "I2": [ 14 ],
            "I3": [ 16 ],
            "O": [ 110 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16438": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61232
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 108 ],
            "I1": [ 34 ],
            "I2": [ 33 ],
            "I3": [ 105 ],
            "O": [ 109 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16439": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65279
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 101 ],
            "I2": [ 112 ],
            "I3": [ 113 ],
            "O": [ 114 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16440": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62464
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 108 ],
            "I2": [ 116 ],
            "I3": [ 15 ],
            "O": [ 112 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16441": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 33 ],
            "I2": [ 105 ],
            "I3": [ "0" ],
            "O": [ 116 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16442": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53245
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 34 ],
            "I2": [ 33 ],
            "I3": [ 105 ],
            "O": [ 115 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16443": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ 14 ],
            "I3": [ 19 ],
            "O": [ 113 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16444": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65279
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 117 ],
            "I2": [ 14 ],
            "I3": [ 102 ],
            "O": [ 118 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16445": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 34 ],
            "I2": [ 15 ],
            "I3": [ 105 ],
            "O": [ 117 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16446": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 119 ],
            "I1": [ 120 ],
            "I2": [ 121 ],
            "I3": [ 122 ],
            "O": [ 123 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16447": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 126 ],
            "I3": [ 127 ],
            "O": [ 119 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16448": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 128 ],
            "I1": [ 129 ],
            "I2": [ 130 ],
            "I3": [ 131 ],
            "O": [ 124 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16449": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62464
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 132 ],
            "I1": [ 133 ],
            "I2": [ 134 ],
            "I3": [ 135 ],
            "O": [ 128 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16450": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17648
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 138 ],
            "I3": [ 139 ],
            "O": [ 132 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16451": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51967
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 141 ],
            "I2": [ 142 ],
            "I3": [ 143 ],
            "O": [ 137 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16452": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 145 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 143 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16453": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 148 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 145 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16454": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 153 ],
            "O": [ 154 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16455": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45067
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 153 ],
            "I2": [ 151 ],
            "I3": [ 156 ],
            "O": [ 157 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16456": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 158 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 159 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16457": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 161 ],
            "I2": [ 162 ],
            "I3": [ 163 ],
            "O": [ 164 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16458": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16640
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 166 ],
            "I2": [ 167 ],
            "I3": [ 168 ],
            "O": [ 160 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16459": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 170 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 168 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16460": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 174 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 165 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16461": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 176 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 161 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16462": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 179 ],
            "I1": [ 180 ],
            "I2": [ 181 ],
            "I3": [ 182 ],
            "O": [ 162 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16463": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 183 ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 163 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16464": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 180 ],
            "I1": [ 187 ],
            "I2": [ 184 ],
            "I3": [ 188 ],
            "O": [ 189 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16465": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 191 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 148 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16466": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36864
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 155 ],
            "I1": [ 194 ],
            "I2": [ 195 ],
            "I3": [ 196 ],
            "O": [ 192 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16467": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 176
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 197 ],
            "I1": [ 198 ],
            "I2": [ 199 ],
            "I3": [ "0" ],
            "O": [ 195 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16468": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 200 ],
            "I1": [ 156 ],
            "I2": [ 201 ],
            "I3": [ 155 ],
            "O": [ 198 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16469": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16640
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ 197 ],
            "I2": [ 203 ],
            "I3": [ 204 ],
            "O": [ 196 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16470": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 158 ],
            "I2": [ 201 ],
            "I3": [ 205 ],
            "O": [ 204 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16471": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 200 ],
            "I1": [ 206 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 202 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16472": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45067
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 188 ],
            "I1": [ 183 ],
            "I2": [ 181 ],
            "I3": [ 207 ],
            "O": [ 208 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16473": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 171 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 210 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16474": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36864
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 214 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16475": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 215 ],
            "I2": [ 179 ],
            "I3": [ 187 ],
            "O": [ 212 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16476": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 216 ],
            "I1": [ 217 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 191 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16477": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 147 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16478": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 223 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 142 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16479": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3077
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 224 ],
            "I1": [ 225 ],
            "I2": [ 146 ],
            "I3": [ 149 ],
            "O": [ 222 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16480": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 226 ],
            "I1": [ 227 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 225 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16481": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 229 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 227 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16482": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 231 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 224 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16483": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ 146 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 223 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16484": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 224 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 141 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16485": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 236 ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 234 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16486": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 144
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 239 ],
            "I2": [ 240 ],
            "I3": [ "0" ],
            "O": [ 236 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16487": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 242 ],
            "I2": [ 153 ],
            "I3": [ 243 ],
            "O": [ 237 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16488": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 244 ],
            "I2": [ 152 ],
            "I3": [ 245 ],
            "O": [ 238 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16489": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 246 ],
            "I1": [ 227 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 233 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16490": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 248 ],
            "I2": [ 249 ],
            "I3": [ "0" ],
            "O": [ 247 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16491": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 144
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ 239 ],
            "I2": [ 250 ],
            "I3": [ "0" ],
            "O": [ 248 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16492": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 201 ],
            "I1": [ 245 ],
            "I2": [ 197 ],
            "I3": [ 242 ],
            "O": [ 250 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16493": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 200 ],
            "I1": [ 244 ],
            "I2": [ 155 ],
            "I3": [ 243 ],
            "O": [ 249 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16494": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 251 ],
            "I1": [ 147 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 140 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16495": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 191 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 251 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16496": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 773
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 254 ],
            "I2": [ 143 ],
            "I3": [ 142 ],
            "O": [ 136 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16497": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 256 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 254 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16498": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 258 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 255 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16499": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 260 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 258 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16500": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 262 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 256 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16501": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 264 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 253 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16502": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 266 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 263 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16503": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 268 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 266 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16504": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 270 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 264 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16505": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 271 ],
            "I1": [ 272 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 138 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16506": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ 274 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 272 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16507": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 275 ],
            "I1": [ 276 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 273 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16508": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 278 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 275 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16509": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 280 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 278 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16510": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 282 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 276 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16511": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 274 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16512": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 286 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 283 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16513": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 287 ],
            "I1": [ 288 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 286 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16514": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 289 ],
            "I1": [ 290 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 284 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16515": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 292 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 271 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16516": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 294 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 292 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16517": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 296 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 293 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16518": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 297 ],
            "I1": [ 298 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 296 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16519": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 300 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 294 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16520": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 301 ],
            "I1": [ 302 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 291 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16521": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 304 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 301 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16522": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 306 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 304 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16523": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 308 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 302 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16524": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 309 ],
            "I1": [ 310 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 139 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16525": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 311 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 310 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16526": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 312 ],
            "I1": [ 258 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 311 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16527": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 773
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 314 ],
            "I2": [ 133 ],
            "I3": [ 139 ],
            "O": [ 134 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16528": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 315 ],
            "I1": [ 316 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 314 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16529": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 318 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 316 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16530": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 320 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 317 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16531": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 321 ],
            "I1": [ 322 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 319 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16532": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 323 ],
            "I1": [ 324 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 322 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16533": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 326 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 320 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16534": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 328 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 318 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16535": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 330 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 327 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16536": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ 332 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 330 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16537": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 334 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 328 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16538": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ 336 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 315 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16539": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 338 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 335 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16540": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 337 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16541": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 342 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 340 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16542": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ 344 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 338 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16543": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 345 ],
            "I1": [ 346 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 336 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16544": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 348 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 345 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16545": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 350 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 348 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16546": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 352 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 346 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16547": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 354 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 313 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16548": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 356 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 354 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16549": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 355 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16550": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 359 ],
            "I1": [ 360 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 357 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16551": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 362 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 360 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16552": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 364 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 358 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16553": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 365 ],
            "I1": [ 366 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 356 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16554": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 368 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 365 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16555": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 370 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 368 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16556": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 372 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 366 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16557": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 353 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16558": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 376 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 374 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16559": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 378 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 375 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16560": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 380 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 378 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16561": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 382 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 376 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16562": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 383 ],
            "I1": [ 384 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 373 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16563": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 385 ],
            "I1": [ 386 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 383 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16564": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 388 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 386 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16565": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 389 ],
            "I1": [ 390 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 384 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16566": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 392 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 133 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16567": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 393 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 392 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16568": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 394 ],
            "I1": [ 266 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 393 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16569": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 135 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16570": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 398 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 395 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16571": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 399 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 398 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16572": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 278 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 399 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16573": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 402 ],
            "I2": [ 403 ],
            "I3": [ 404 ],
            "O": [ 396 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16574": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 405 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 131 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16575": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 408 ],
            "I1": [ 409 ],
            "I2": [ 410 ],
            "I3": [ 411 ],
            "O": [ 407 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16576": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 142 ],
            "I3": [ 141 ],
            "O": [ 408 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16577": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61435
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 403 ],
            "I2": [ 402 ],
            "I3": [ 401 ],
            "O": [ 413 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16578": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 402 ],
            "I2": [ 403 ],
            "I3": [ 401 ],
            "O": [ 412 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16579": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62261
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 415 ],
            "I2": [ 142 ],
            "I3": [ 141 ],
            "O": [ 411 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16580": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 402 ],
            "I2": [ 404 ],
            "I3": [ 401 ],
            "O": [ 415 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16581": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 402 ],
            "I2": [ 404 ],
            "I3": [ 401 ],
            "O": [ 414 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16582": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 417 ],
            "I2": [ 141 ],
            "I3": [ 418 ],
            "O": [ 410 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16583": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 402 ],
            "I1": [ 404 ],
            "I2": [ 403 ],
            "I3": [ 401 ],
            "O": [ 418 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16584": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 401 ],
            "I2": [ 404 ],
            "I3": [ 402 ],
            "O": [ 416 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16585": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 409 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16586": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 404 ],
            "I2": [ 401 ],
            "I3": [ 402 ],
            "O": [ 419 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16587": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 421 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 405 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16588": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 402 ],
            "I1": [ 401 ],
            "I2": [ 404 ],
            "I3": [ 403 ],
            "O": [ 421 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16589": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ 143 ],
            "I2": [ 142 ],
            "I3": [ 139 ],
            "O": [ 406 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16590": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 422 ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 425 ],
            "O": [ 129 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16591": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 427 ],
            "I2": [ 428 ],
            "I3": [ 429 ],
            "O": [ 423 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16592": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 431 ],
            "I2": [ 432 ],
            "I3": [ 433 ],
            "O": [ 426 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16593": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 434 ],
            "I1": [ 435 ],
            "I2": [ 292 ],
            "I3": [ 146 ],
            "O": [ 430 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16594": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 294 ],
            "I1": [ 436 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 434 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16595": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 437 ],
            "I1": [ 296 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 436 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16596": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 438 ],
            "I1": [ 439 ],
            "I2": [ 291 ],
            "I3": [ 146 ],
            "O": [ 431 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16597": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 440 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 438 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16598": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 441 ],
            "I1": [ 304 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 440 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16599": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 442 ],
            "I1": [ 435 ],
            "I2": [ 317 ],
            "I3": [ 146 ],
            "O": [ 432 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16600": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 320 ],
            "I1": [ 443 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 442 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16601": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 444 ],
            "I1": [ 322 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 443 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16602": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ 446 ],
            "I2": [ 447 ],
            "I3": [ 146 ],
            "O": [ 433 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16603": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 448 ],
            "I1": [ 449 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 447 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16604": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 450 ],
            "I1": [ 451 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 448 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16605": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 453 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 451 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16606": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 455 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 449 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16607": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 449 ],
            "I1": [ 456 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 445 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16608": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 457 ],
            "I1": [ 451 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 456 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16609": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 458 ],
            "I1": [ 459 ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 427 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16610": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 225
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 223 ],
            "I2": [ 141 ],
            "I3": [ "0" ],
            "O": [ 458 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16611": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 392 ],
            "I1": [ 391 ],
            "I2": [ 253 ],
            "I3": [ 146 ],
            "O": [ 459 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16612": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 309 ],
            "I2": [ 254 ],
            "I3": [ 146 ],
            "O": [ 460 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16613": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 464 ],
            "I3": [ 146 ],
            "O": [ 461 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16614": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 466 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 464 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16615": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 465 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16616": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 470 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 468 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16617": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 471 ],
            "I1": [ 472 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 466 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16618": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 473 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 462 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16619": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 468 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 473 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16620": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 476 ],
            "I2": [ 477 ],
            "I3": [ 478 ],
            "O": [ 428 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16621": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "I2": [ 336 ],
            "I3": [ 146 ],
            "O": [ 475 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16622": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 346 ],
            "I1": [ 481 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 479 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16623": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 482 ],
            "I1": [ 348 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 481 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16624": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 484 ],
            "I2": [ 373 ],
            "I3": [ 146 ],
            "O": [ 476 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16625": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 485 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 483 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16626": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 486 ],
            "I1": [ 386 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 485 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16627": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 398 ],
            "I1": [ 397 ],
            "I2": [ 273 ],
            "I3": [ 146 ],
            "O": [ 477 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16628": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 487 ],
            "I1": [ 488 ],
            "I2": [ 356 ],
            "I3": [ 146 ],
            "O": [ 478 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16629": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 366 ],
            "I1": [ 489 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 487 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16630": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 368 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 489 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16631": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 491 ],
            "I1": [ 492 ],
            "I2": [ 493 ],
            "I3": [ 494 ],
            "O": [ 429 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16632": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 495 ],
            "I1": [ 496 ],
            "I2": [ 497 ],
            "I3": [ 146 ],
            "O": [ 491 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16633": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 498 ],
            "I1": [ 499 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 497 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16634": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 500 ],
            "I1": [ 501 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 498 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16635": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 502 ],
            "I1": [ 503 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 501 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16636": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 504 ],
            "I1": [ 505 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 499 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16637": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 506 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 495 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16638": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 507 ],
            "I1": [ 501 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 506 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16639": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 508 ],
            "I1": [ 463 ],
            "I2": [ 509 ],
            "I3": [ 146 ],
            "O": [ 492 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16640": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 511 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 509 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16641": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 513 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 510 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16642": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 514 ],
            "I1": [ 515 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 513 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16643": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 516 ],
            "I1": [ 517 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 511 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16644": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 511 ],
            "I1": [ 518 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 508 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16645": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 519 ],
            "I1": [ 513 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 518 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16646": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 521 ],
            "I2": [ 355 ],
            "I3": [ 146 ],
            "O": [ 493 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16647": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 522 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 520 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16648": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 523 ],
            "I1": [ 360 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 522 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16649": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 144 ],
            "I2": [ 140 ],
            "I3": [ 146 ],
            "O": [ 494 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16650": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 527 ],
            "O": [ 422 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16651": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 529 ],
            "I2": [ 530 ],
            "I3": [ 531 ],
            "O": [ 524 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16652": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 532 ],
            "I1": [ 533 ],
            "I2": [ 534 ],
            "I3": [ 146 ],
            "O": [ 528 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16653": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 536 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 534 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16654": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 538 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 535 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16655": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 538 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16656": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 542 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 536 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16657": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 543 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 532 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16658": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 544 ],
            "I1": [ 538 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 543 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16659": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 546 ],
            "I2": [ 274 ],
            "I3": [ 146 ],
            "O": [ 529 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16660": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 284 ],
            "I1": [ 547 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 545 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16661": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 286 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 547 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16662": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 549 ],
            "I1": [ 463 ],
            "I2": [ 550 ],
            "I3": [ 146 ],
            "O": [ 530 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16663": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 550 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16664": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 554 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 551 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16665": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 555 ],
            "I1": [ 556 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 554 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16666": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 558 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 552 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16667": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 552 ],
            "I1": [ 559 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 549 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16668": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 560 ],
            "I1": [ 554 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 559 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16669": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 209 ],
            "I2": [ 562 ],
            "I3": [ 146 ],
            "O": [ 531 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16670": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 564 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 562 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16671": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 565 ],
            "I1": [ 566 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 563 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16672": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 568 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 566 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16673": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 569 ],
            "I1": [ 570 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 564 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16674": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 564 ],
            "I1": [ 571 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 561 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16675": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 566 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 571 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16676": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 574 ],
            "I2": [ 575 ],
            "I3": [ 576 ],
            "O": [ 525 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16677": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 577 ],
            "I1": [ 578 ],
            "I2": [ 579 ],
            "I3": [ 146 ],
            "O": [ 573 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16678": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 580 ],
            "I1": [ 581 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 579 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16679": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 583 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 580 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16680": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 584 ],
            "I1": [ 585 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 583 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16681": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 586 ],
            "I1": [ 587 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 581 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16682": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 581 ],
            "I1": [ 588 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 577 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16683": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 583 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 588 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16684": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 590 ],
            "I1": [ 591 ],
            "I2": [ 592 ],
            "I3": [ 146 ],
            "O": [ 574 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16685": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 594 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 592 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16686": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 595 ],
            "I1": [ 596 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 593 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16687": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 597 ],
            "I1": [ 598 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 596 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16688": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 599 ],
            "I1": [ 600 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 594 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16689": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 594 ],
            "I1": [ 601 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 590 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16690": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 602 ],
            "I1": [ 596 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 601 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16691": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 603 ],
            "I1": [ 604 ],
            "I2": [ 318 ],
            "I3": [ 146 ],
            "O": [ 575 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16692": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 328 ],
            "I1": [ 605 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 603 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16693": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 606 ],
            "I1": [ 330 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 605 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16694": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 608 ],
            "I2": [ 609 ],
            "I3": [ 146 ],
            "O": [ 576 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16695": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 610 ],
            "I1": [ 611 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 609 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16696": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 612 ],
            "I1": [ 613 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 610 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16697": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 615 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 613 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16698": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 617 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 611 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16699": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 618 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 607 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16700": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 613 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 618 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16701": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 621 ],
            "I2": [ 622 ],
            "I3": [ 623 ],
            "O": [ 526 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16702": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 624 ],
            "I1": [ 625 ],
            "I2": [ 626 ],
            "I3": [ 146 ],
            "O": [ 620 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16703": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 627 ],
            "I1": [ 628 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 626 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16704": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 627 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16705": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 631 ],
            "I1": [ 632 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 630 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16706": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 633 ],
            "I1": [ 634 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 628 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16707": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 635 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 624 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16708": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 636 ],
            "I1": [ 630 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 635 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16709": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 637 ],
            "I1": [ 435 ],
            "I2": [ 335 ],
            "I3": [ 146 ],
            "O": [ 621 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16710": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 338 ],
            "I1": [ 638 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 637 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16711": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 639 ],
            "I1": [ 340 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 638 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16712": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 640 ],
            "I1": [ 641 ],
            "I2": [ 642 ],
            "I3": [ 146 ],
            "O": [ 622 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16713": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 643 ],
            "I1": [ 644 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 642 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16714": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 645 ],
            "I1": [ 646 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 643 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16715": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 647 ],
            "I1": [ 648 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 646 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16716": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 650 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 644 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16717": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 644 ],
            "I1": [ 651 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 640 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16718": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 652 ],
            "I1": [ 646 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 651 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16719": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 653 ],
            "I1": [ 654 ],
            "I2": [ 374 ],
            "I3": [ 146 ],
            "O": [ 623 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16720": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 655 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 653 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16721": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 656 ],
            "I1": [ 378 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 655 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16722": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 657 ],
            "I1": [ 658 ],
            "I2": [ 659 ],
            "I3": [ 660 ],
            "O": [ 527 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16723": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 662 ],
            "I2": [ 663 ],
            "I3": [ 146 ],
            "O": [ 657 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16724": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 665 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 663 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16725": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 666 ],
            "I1": [ 667 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 664 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16726": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 668 ],
            "I1": [ 669 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 667 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16727": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 670 ],
            "I1": [ 671 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 665 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16728": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 672 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 661 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16729": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 667 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 672 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16730": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 674 ],
            "I1": [ 675 ],
            "I2": [ 676 ],
            "I3": [ 146 ],
            "O": [ 658 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16731": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 678 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 676 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16732": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 680 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 677 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16733": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 681 ],
            "I1": [ 682 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 680 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16734": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 678 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16735": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 678 ],
            "I1": [ 685 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 674 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16736": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 686 ],
            "I1": [ 680 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 685 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16737": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 687 ],
            "I1": [ 688 ],
            "I2": [ 689 ],
            "I3": [ 146 ],
            "O": [ 659 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16738": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 690 ],
            "I1": [ 691 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 689 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16739": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 692 ],
            "I1": [ 693 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 690 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16740": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 694 ],
            "I1": [ 695 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 693 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16741": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 696 ],
            "I1": [ 697 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 691 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16742": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 698 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 687 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16743": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 693 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 698 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16744": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 50085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 146 ],
            "O": [ 660 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16745": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 703 ],
            "I1": [ 704 ],
            "I2": [ 234 ],
            "I3": [ "0" ],
            "O": [ 702 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16746": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 705 ],
            "I1": [ 706 ],
            "I2": [ 247 ],
            "I3": [ "0" ],
            "O": [ 703 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16747": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 708 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 706 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16748": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 709 ],
            "I1": [ 710 ],
            "I2": [ 221 ],
            "I3": [ "0" ],
            "O": [ 704 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16749": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 704 ],
            "I1": [ 711 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 700 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16750": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13114
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 712 ],
            "I1": [ 706 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 711 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16751": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 150
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 713 ],
            "I1": [ 714 ],
            "I2": [ 715 ],
            "I3": [ "0" ],
            "O": [ 424 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16752": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 402 ],
            "I2": [ 404 ],
            "I3": [ 403 ],
            "O": [ 425 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16753": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 716 ],
            "I1": [ 717 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 130 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16754": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 720 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 717 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16755": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 722 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 720 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16756": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 676 ],
            "I1": [ 534 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 722 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16757": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 689 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 721 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16758": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 723 ],
            "I1": [ 724 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 719 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16759": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 702 ],
            "I1": [ 447 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 724 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16760": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 642 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 723 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16761": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 725 ],
            "I1": [ 726 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 716 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16762": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 728 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 726 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16763": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 579 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 728 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16764": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 609 ],
            "I1": [ 464 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 727 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16765": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 725 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16766": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 663 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 730 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16767": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 562 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 729 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16768": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 718 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16769": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 732 ],
            "I2": [ 421 ],
            "I3": [ 733 ],
            "O": [ 125 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16770": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 492 ],
            "I2": [ 734 ],
            "I3": [ 735 ],
            "O": [ 733 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16771": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 737 ],
            "I2": [ 395 ],
            "I3": [ 139 ],
            "O": [ 734 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16772": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 143 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 736 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16773": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 396 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 737 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16774": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 738 ],
            "I1": [ 419 ],
            "I2": [ 739 ],
            "I3": [ 740 ],
            "O": [ 735 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16775": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 741 ],
            "I3": [ 509 ],
            "O": [ 739 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16776": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 508 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 741 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16777": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 509 ],
            "I2": [ 414 ],
            "I3": [ 742 ],
            "O": [ 740 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16778": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 743 ],
            "I2": [ 509 ],
            "I3": [ 418 ],
            "O": [ 742 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16779": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44287
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 744 ],
            "I1": [ 745 ],
            "I2": [ 133 ],
            "I3": [ 395 ],
            "O": [ 732 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16780": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 747 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 745 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16781": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 748 ],
            "I1": [ 749 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 747 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16782": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 447 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 749 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16783": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 702 ],
            "I1": [ 689 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 748 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16784": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 750 ],
            "I1": [ 751 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 746 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16785": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 534 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 751 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16786": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 676 ],
            "I1": [ 374 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 750 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16787": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61168
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ 753 ],
            "I2": [ 754 ],
            "I3": [ 139 ],
            "O": [ 744 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16788": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 755 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 753 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16789": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 464 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 755 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16790": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 509 ],
            "I2": [ 142 ],
            "I3": [ 143 ],
            "O": [ 752 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16791": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 756 ],
            "I1": [ 757 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 754 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16792": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 609 ],
            "I1": [ 579 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 757 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16793": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 642 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 756 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16794": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 773
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 759 ],
            "I2": [ 395 ],
            "I3": [ 133 ],
            "O": [ 731 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16795": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 760 ],
            "I1": [ 761 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 759 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16796": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 762 ],
            "I1": [ 763 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 761 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16797": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 356 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 763 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16798": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 336 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 762 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16799": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 764 ],
            "I1": [ 765 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 760 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16800": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ 318 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 765 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16801": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 292 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 764 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16802": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 767 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 758 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16803": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 768 ],
            "I1": [ 769 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 767 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16804": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 274 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 769 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16805": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ 253 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 768 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16806": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61627
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ 142 ],
            "I2": [ 770 ],
            "I3": [ 143 ],
            "O": [ 766 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16807": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 140 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 770 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16808": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 771 ],
            "I1": [ 772 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 773 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16809": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 774 ],
            "I1": [ 775 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 772 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16810": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 776 ],
            "I1": [ 777 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 775 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16811": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ 592 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 777 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16812": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ 702 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 776 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16813": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 779 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 774 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16814": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 447 ],
            "I1": [ 626 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 779 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16815": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 642 ],
            "I1": [ 497 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 778 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16816": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 781 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 771 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16817": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 783 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 781 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16818": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ 609 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 783 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16819": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 550 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 782 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16820": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 784 ],
            "I1": [ 785 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 780 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16821": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 509 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 785 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16822": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 562 ],
            "I2": [ 223 ],
            "I3": [ "0" ],
            "O": [ 784 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16823": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 273 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 786 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16824": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 787 ],
            "I1": [ 788 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 789 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16825": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 291 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 788 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16826": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 292 ],
            "I1": [ 317 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 787 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16827": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 790 ],
            "I1": [ 791 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 792 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16828": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 793 ],
            "I1": [ 794 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 791 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16829": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 335 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 794 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16830": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 355 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 793 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16831": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 795 ],
            "I1": [ 796 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 790 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16832": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 356 ],
            "I1": [ 373 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 796 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16833": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 676 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 795 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16834": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 797 ],
            "I2": [ 133 ],
            "I3": [ 139 ],
            "O": [ 798 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16835": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ 143 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 797 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16836": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 141 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 799 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16837": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 143 ],
            "I3": [ 140 ],
            "O": [ 800 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16838": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 801 ],
            "I2": [ 419 ],
            "I3": [ 802 ],
            "O": [ 803 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16839": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 494 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 804 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16840": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 807 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16841": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 808 ],
            "I1": [ 809 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 806 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16842": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 762 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 809 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16843": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 764 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 808 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16844": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 811 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 805 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16845": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ 142 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 811 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16846": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 768 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 810 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16847": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 176
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 812 ],
            "I2": [ 813 ],
            "I3": [ "0" ],
            "O": [ 814 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16848": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 815 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 812 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16849": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "I2": [ 143 ],
            "I3": [ 139 ],
            "O": [ 815 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16850": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 816 ],
            "I1": [ 419 ],
            "I2": [ 817 ],
            "I3": [ 818 ],
            "O": [ 813 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16851": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10303
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 355 ],
            "I2": [ 819 ],
            "I3": [ 820 ],
            "O": [ 817 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16852": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 520 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 819 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16853": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 355 ],
            "I2": [ 413 ],
            "I3": [ "0" ],
            "O": [ 820 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16854": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 355 ],
            "I2": [ 414 ],
            "I3": [ 821 ],
            "O": [ 818 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16855": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 822 ],
            "I2": [ 355 ],
            "I3": [ 418 ],
            "O": [ 821 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16856": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 823 ],
            "I1": [ 824 ],
            "I2": [ 825 ],
            "I3": [ 826 ],
            "O": [ 120 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16857": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 829 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16858": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 139 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 828 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16859": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 830 ],
            "I1": [ 831 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 827 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16860": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 728 ],
            "I1": [ 723 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 831 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16861": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 727 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 830 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16862": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 745 ],
            "I1": [ 759 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 832 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16863": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 833 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16864": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 625 ],
            "I1": [ 624 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 834 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16865": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 834 ],
            "I3": [ 626 ],
            "O": [ 835 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16866": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 836 ],
            "I2": [ 419 ],
            "I3": [ 837 ],
            "O": [ 838 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16867": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 421 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 839 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16868": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 842 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16869": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ 844 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 841 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16870": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 846 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 844 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16871": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 356 ],
            "I1": [ 355 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 846 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16872": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 335 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 845 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16873": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 847 ],
            "I1": [ 848 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 843 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16874": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 317 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 848 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16875": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 292 ],
            "I1": [ 291 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 847 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16876": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 849 ],
            "I1": [ 797 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 840 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16877": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 850 ],
            "I1": [ 851 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 849 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16878": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 273 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 851 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16879": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 254 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 850 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16880": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 139 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 852 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16881": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10303
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 356 ],
            "I2": [ 853 ],
            "I3": [ 854 ],
            "O": [ 855 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16882": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 487 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 853 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16883": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 356 ],
            "I2": [ 413 ],
            "I3": [ "0" ],
            "O": [ 854 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16884": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 856 ],
            "I2": [ 419 ],
            "I3": [ 857 ],
            "O": [ 858 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16885": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 859 ],
            "I1": [ 860 ],
            "I2": [ 133 ],
            "I3": [ "0" ],
            "O": [ 861 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16886": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 862 ],
            "I1": [ 863 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 860 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16887": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 783 ],
            "I1": [ 778 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 863 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16888": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 785 ],
            "I1": [ 782 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 862 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16889": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 139 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 859 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16890": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 784 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 864 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16891": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 865 ],
            "I1": [ 866 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 867 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16892": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 868 ],
            "I1": [ 869 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 866 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16893": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 870 ],
            "I1": [ 871 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 869 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16894": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 642 ],
            "I1": [ 626 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 871 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16895": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 447 ],
            "I1": [ 702 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 870 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16896": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 872 ],
            "I1": [ 873 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 868 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16897": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ 592 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 873 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16898": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ 676 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 872 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16899": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 874 ],
            "I1": [ 875 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 865 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16900": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 876 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 875 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16901": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 373 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 876 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16902": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 848 ],
            "I1": [ 845 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 874 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16903": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 877 ],
            "I1": [ 878 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 879 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16904": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 851 ],
            "I1": [ 847 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 878 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16905": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ 850 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 877 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16906": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 880 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16907": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 640 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 881 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16908": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 881 ],
            "I3": [ 642 ],
            "O": [ 882 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16909": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 883 ],
            "I2": [ 419 ],
            "I3": [ 884 ],
            "O": [ 885 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16910": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 886 ],
            "I1": [ 887 ],
            "I2": [ 888 ],
            "I3": [ 889 ],
            "O": [ 826 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16911": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 890 ],
            "I1": [ 891 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 886 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16912": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 172
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 831 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 891 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16913": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 721 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 892 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16914": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 830 ],
            "I1": [ 736 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 890 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16915": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 887 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16916": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4592
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 896 ],
            "I2": [ 897 ],
            "I3": [ 139 ],
            "O": [ 894 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16917": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 254 ],
            "I2": [ 142 ],
            "I3": [ 143 ],
            "O": [ 896 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16918": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 272 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 895 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16919": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 316 ],
            "I1": [ 271 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 897 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16920": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 898 ],
            "I1": [ 899 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 893 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16921": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 354 ],
            "I1": [ 315 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 899 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16922": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 722 ],
            "I1": [ 353 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 898 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16923": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 900 ],
            "I1": [ 419 ],
            "I2": [ 901 ],
            "I3": [ 902 ],
            "O": [ 888 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16924": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 405 ],
            "I2": [ 133 ],
            "I3": [ 139 ],
            "O": [ 901 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16925": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 254 ],
            "I2": [ 414 ],
            "I3": [ "0" ],
            "O": [ 902 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16926": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 460 ],
            "I2": [ 903 ],
            "I3": [ 904 ],
            "O": [ 889 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16927": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 139 ],
            "I3": [ 254 ],
            "O": [ 903 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16928": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 905 ],
            "I2": [ 254 ],
            "I3": [ 418 ],
            "O": [ 904 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16929": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 907 ],
            "I2": [ 908 ],
            "I3": [ "0" ],
            "O": [ 121 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16930": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ 910 ],
            "I2": [ 911 ],
            "I3": [ 912 ],
            "O": [ 906 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16931": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 913 ],
            "I1": [ 827 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 909 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16932": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 172
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 898 ],
            "I1": [ 892 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 913 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16933": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 759 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 910 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16934": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 737 ],
            "I2": [ 828 ],
            "I3": [ "0" ],
            "O": [ 911 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16935": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 476 ],
            "I2": [ 914 ],
            "I3": [ 915 ],
            "O": [ 912 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16936": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 916 ],
            "I3": [ 373 ],
            "O": [ 914 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16937": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 483 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 916 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16938": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 916 ],
            "I1": [ 373 ],
            "I2": [ 414 ],
            "I3": [ 917 ],
            "O": [ 915 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16939": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 373 ],
            "I2": [ 918 ],
            "I3": [ "0" ],
            "O": [ 917 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16940": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 919 ],
            "I2": [ 419 ],
            "I3": [ 920 ],
            "O": [ 918 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16941": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 776 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 921 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16942": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 796 ],
            "I1": [ 793 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 922 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16943": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 777 ],
            "I1": [ 795 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 923 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16944": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 925 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 926 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16945": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 874 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 925 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16946": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ 850 ],
            "I2": [ 143 ],
            "I3": [ 139 ],
            "O": [ 924 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16947": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 862 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 927 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16948": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 475 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 928 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16949": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 479 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 929 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16950": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 929 ],
            "I3": [ 336 ],
            "O": [ 930 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16951": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 931 ],
            "I2": [ 419 ],
            "I3": [ 932 ],
            "O": [ 933 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16952": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 934 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 935 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16953": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 808 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 934 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16954": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 442 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 936 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16955": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 412 ],
            "I2": [ 317 ],
            "I3": [ 413 ],
            "O": [ 937 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16956": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 938 ],
            "I2": [ 419 ],
            "I3": [ 939 ],
            "O": [ 940 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16957": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 941 ],
            "I1": [ 942 ],
            "I2": [ 135 ],
            "I3": [ 943 ],
            "O": [ 944 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16958": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 720 ],
            "I2": [ 133 ],
            "I3": [ 139 ],
            "O": [ 942 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16959": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 314 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 941 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16960": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 432 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 943 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16961": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 945 ],
            "I1": [ 946 ],
            "I2": [ 947 ],
            "I3": [ 948 ],
            "O": [ 122 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16962": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 949 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 950 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16963": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 781 ],
            "I1": [ 774 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 949 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16964": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 951 ],
            "I1": [ 841 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 952 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16965": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 953 ],
            "I1": [ 954 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 951 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16966": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 873 ],
            "I1": [ 870 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 954 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16967": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 876 ],
            "I1": [ 872 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 953 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16968": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 955 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16969": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 445 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 956 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16970": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 956 ],
            "I3": [ 447 ],
            "O": [ 957 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16971": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 958 ],
            "I2": [ 419 ],
            "I3": [ 959 ],
            "O": [ 960 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16972": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 962 ],
            "I2": [ 963 ],
            "I3": [ 964 ],
            "O": [ 946 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16973": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41728
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 966 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 961 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16974": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 923 ],
            "I1": [ 922 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 966 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16975": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 967 ],
            "I2": [ 968 ],
            "I3": [ "0" ],
            "O": [ 965 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16976": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 787 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 967 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16977": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 786 ],
            "I2": [ 143 ],
            "I3": [ 139 ],
            "O": [ 968 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16978": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 969 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 962 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16979": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 172
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 863 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 969 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16980": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 970 ],
            "I1": [ 419 ],
            "I2": [ 971 ],
            "I3": [ 972 ],
            "O": [ 963 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16981": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 924 ],
            "I2": [ 133 ],
            "I3": [ "0" ],
            "O": [ 971 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16982": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 253 ],
            "I2": [ 414 ],
            "I3": [ "0" ],
            "O": [ 972 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16983": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 459 ],
            "I2": [ 973 ],
            "I3": [ 974 ],
            "O": [ 964 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16984": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 133 ],
            "I3": [ 253 ],
            "O": [ 973 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16985": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 975 ],
            "I2": [ 253 ],
            "I3": [ 418 ],
            "O": [ 974 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16986": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 976 ],
            "I1": [ 977 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 978 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16987": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 609 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 977 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16988": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ 497 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 976 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16989": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 979 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16990": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 462 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 980 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16991": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 980 ],
            "I3": [ 464 ],
            "O": [ 981 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16992": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 982 ],
            "I2": [ 419 ],
            "I3": [ 983 ],
            "O": [ 984 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16993": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 925 ],
            "I2": [ 133 ],
            "I3": [ 839 ],
            "O": [ 985 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16994": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 763 ],
            "I1": [ 750 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 986 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16995": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 751 ],
            "I1": [ 748 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 987 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16996": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 749 ],
            "I1": [ 756 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 988 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16997": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 491 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 989 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16998": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 496 ],
            "I1": [ 495 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 990 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$16999": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 990 ],
            "I3": [ 497 ],
            "O": [ 991 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17000": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 992 ],
            "I2": [ 419 ],
            "I3": [ 993 ],
            "O": [ 994 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17001": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 934 ],
            "I2": [ 133 ],
            "I3": [ 839 ],
            "O": [ 995 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17002": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 997 ],
            "I2": [ 998 ],
            "I3": [ "0" ],
            "O": [ 999 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17003": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 63488
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 737 ],
            "I2": [ 1000 ],
            "I3": [ 395 ],
            "O": [ 1001 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17004": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1002 ],
            "I1": [ 951 ],
            "I2": [ 133 ],
            "I3": [ 421 ],
            "O": [ 1000 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17005": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 1003 ],
            "I2": [ 1004 ],
            "I3": [ "0" ],
            "O": [ 1002 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17006": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 977 ],
            "I1": [ 1005 ],
            "I2": [ 143 ],
            "I3": [ 139 ],
            "O": [ 1004 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17007": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 550 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 1005 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17008": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 871 ],
            "I1": [ 976 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 1003 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17009": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 133 ],
            "I3": [ 839 ],
            "O": [ 1006 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17010": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 662 ],
            "I1": [ 661 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1007 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17011": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1007 ],
            "I3": [ 663 ],
            "O": [ 1008 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17012": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1010 ],
            "I2": [ 1011 ],
            "I3": [ 1012 ],
            "O": [ 1013 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17013": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 805 ],
            "I2": [ 395 ],
            "I3": [ "0" ],
            "O": [ 1012 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17014": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 815 ],
            "I1": [ 1014 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1011 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17015": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 726 ],
            "I1": [ 719 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1014 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17016": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 176
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 806 ],
            "I2": [ 421 ],
            "I3": [ "0" ],
            "O": [ 1010 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17017": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44032
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 986 ],
            "I2": [ 139 ],
            "I3": [ 1015 ],
            "O": [ 1009 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17018": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 133 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1015 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17019": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 660 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1016 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17020": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 701 ],
            "I1": [ 700 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1017 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17021": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 879 ],
            "I1": [ 865 ],
            "I2": [ 133 ],
            "I3": [ 421 ],
            "O": [ 1018 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17022": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44287
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1019 ],
            "I1": [ 860 ],
            "I2": [ 133 ],
            "I3": [ 396 ],
            "O": [ 1020 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17023": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 172
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 923 ],
            "I1": [ 921 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1019 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17024": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 864 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1021 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17025": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 623 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1022 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17026": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 653 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1023 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17027": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1024 ],
            "I2": [ 419 ],
            "I3": [ 1025 ],
            "O": [ 1026 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17028": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 1028 ],
            "I2": [ 1029 ],
            "I3": [ 1030 ],
            "O": [ 1031 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17029": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1032 ],
            "I1": [ 1033 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1027 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17030": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62464
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1034 ],
            "I1": [ 1035 ],
            "I2": [ 812 ],
            "I3": [ 395 ],
            "O": [ 1036 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17031": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2572
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 986 ],
            "I2": [ 133 ],
            "I3": [ 139 ],
            "O": [ 1034 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17032": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1037 ],
            "I1": [ 1038 ],
            "I2": [ 133 ],
            "I3": [ 421 ],
            "O": [ 1035 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17033": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 755 ],
            "I2": [ 143 ],
            "I3": [ 139 ],
            "O": [ 1038 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17034": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 773
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 749 ],
            "I1": [ 756 ],
            "I2": [ 139 ],
            "I3": [ 143 ],
            "O": [ 1037 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17035": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 133 ],
            "I3": [ 839 ],
            "O": [ 1039 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17036": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 530 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1040 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17037": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 549 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1041 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17038": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1042 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1043 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17039": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61696
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 395 ],
            "I2": [ 1044 ],
            "I3": [ 1045 ],
            "O": [ 1033 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17040": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1046 ],
            "I1": [ 1047 ],
            "I2": [ 421 ],
            "I3": [ 1021 ],
            "O": [ 1044 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17041": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 868 ],
            "I1": [ 869 ],
            "I2": [ 139 ],
            "I3": [ 1048 ],
            "O": [ 1046 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17042": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 395 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1048 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17043": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1049 ],
            "I1": [ 978 ],
            "I2": [ 139 ],
            "I3": [ 1015 ],
            "O": [ 1047 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17044": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60943
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1050 ],
            "I1": [ 784 ],
            "I2": [ 1005 ],
            "I3": [ 143 ],
            "O": [ 1049 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17045": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 223 ],
            "I1": [ 222 ],
            "I2": [ 509 ],
            "I3": [ "0" ],
            "O": [ 1050 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17046": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 531 ],
            "I2": [ 1051 ],
            "I3": [ 1052 ],
            "O": [ 1045 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17047": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1053 ],
            "I3": [ 562 ],
            "O": [ 1051 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17048": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 561 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1053 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17049": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1053 ],
            "I1": [ 562 ],
            "I2": [ 414 ],
            "I3": [ 1054 ],
            "O": [ 1052 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17050": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 562 ],
            "I2": [ 1055 ],
            "I3": [ "0" ],
            "O": [ 1054 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17051": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1056 ],
            "I2": [ 419 ],
            "I3": [ 1057 ],
            "O": [ 1055 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17052": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1058 ],
            "I1": [ 1059 ],
            "I2": [ 1060 ],
            "I3": [ 1061 ],
            "O": [ 1028 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17053": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 890 ],
            "I1": [ 891 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1062 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17054": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1063 ],
            "I1": [ 1064 ],
            "I2": [ 1065 ],
            "I3": [ 421 ],
            "O": [ 1066 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17055": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 760 ],
            "I2": [ 139 ],
            "I3": [ 1048 ],
            "O": [ 1063 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17056": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44032
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 761 ],
            "I2": [ 139 ],
            "I3": [ 1015 ],
            "O": [ 1064 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17057": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 191
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 133 ],
            "I2": [ 139 ],
            "I3": [ 395 ],
            "O": [ 1065 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17058": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 591 ],
            "I1": [ 590 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1067 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17059": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1067 ],
            "I3": [ 592 ],
            "O": [ 1068 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17060": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1069 ],
            "I1": [ 1070 ],
            "I2": [ 1071 ],
            "I3": [ 1072 ],
            "O": [ 1059 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17061": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1073 ],
            "I1": [ 1074 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1069 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17062": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 720 ],
            "I1": [ 313 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1074 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17063": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 314 ],
            "I1": [ 138 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1073 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17064": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 815 ],
            "I1": [ 1014 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 1070 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17065": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 405 ],
            "I2": [ 133 ],
            "I3": [ "0" ],
            "O": [ 1071 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17066": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1075 ],
            "I1": [ 419 ],
            "I2": [ 1076 ],
            "I3": [ 1077 ],
            "O": [ 1072 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17067": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10303
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 273 ],
            "I2": [ 395 ],
            "I3": [ 1078 ],
            "O": [ 1076 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17068": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 273 ],
            "I2": [ 413 ],
            "I3": [ "0" ],
            "O": [ 1078 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17069": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 273 ],
            "I2": [ 414 ],
            "I3": [ 1079 ],
            "O": [ 1077 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17070": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1080 ],
            "I2": [ 273 ],
            "I3": [ 418 ],
            "O": [ 1079 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17071": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1081 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17072": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 578 ],
            "I1": [ 577 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1082 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17073": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1082 ],
            "I3": [ 579 ],
            "O": [ 1083 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17074": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1084 ],
            "I2": [ 419 ],
            "I3": [ 1085 ],
            "O": [ 1086 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17075": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1087 ],
            "I1": [ 1088 ],
            "I2": [ 133 ],
            "I3": [ 839 ],
            "O": [ 1089 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17076": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 797 ],
            "I1": [ 139 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1088 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17077": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 849 ],
            "I1": [ 843 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1087 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17078": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1090 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17079": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 608 ],
            "I1": [ 607 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1091 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17080": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1091 ],
            "I3": [ 609 ],
            "O": [ 1092 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17081": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1093 ],
            "I2": [ 419 ],
            "I3": [ 1094 ],
            "O": [ 1095 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17082": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 1097 ],
            "I2": [ 133 ],
            "I3": [ 839 ],
            "O": [ 1098 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17083": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 139 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1097 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17084": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 760 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1096 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17085": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1099 ],
            "I1": [ 1100 ],
            "I2": [ 1101 ],
            "I3": [ 1102 ],
            "O": [ 1029 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17086": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1103 ],
            "I1": [ 1104 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1099 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17087": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 969 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1103 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17088": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 874 ],
            "I2": [ 139 ],
            "I3": [ 1048 ],
            "O": [ 1105 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17089": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 875 ],
            "I1": [ 868 ],
            "I2": [ 139 ],
            "I3": [ 1015 ],
            "O": [ 1106 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17090": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 63488
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 133 ],
            "I2": [ 395 ],
            "I3": [ 421 ],
            "O": [ 1107 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17091": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 688 ],
            "I1": [ 687 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1108 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17092": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1108 ],
            "I3": [ 689 ],
            "O": [ 1109 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17093": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 659 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1110 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17094": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1111 ],
            "I2": [ 419 ],
            "I3": [ 1112 ],
            "O": [ 1113 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17095": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ 1115 ],
            "I2": [ 1116 ],
            "I3": [ 1117 ],
            "O": [ 1100 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17096": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1118 ],
            "I1": [ 913 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1114 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17097": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 899 ],
            "I1": [ 897 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1118 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17098": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 1115 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17099": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 405 ],
            "I2": [ 133 ],
            "I3": [ 1119 ],
            "O": [ 1117 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17100": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1120 ],
            "I1": [ 291 ],
            "I2": [ 414 ],
            "I3": [ 1121 ],
            "O": [ 1119 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17101": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 439 ],
            "I1": [ 438 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1120 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17102": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 291 ],
            "I2": [ 1122 ],
            "I3": [ "0" ],
            "O": [ 1121 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17103": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1123 ],
            "I2": [ 419 ],
            "I3": [ 1124 ],
            "O": [ 1122 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17104": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10303
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 291 ],
            "I2": [ 1120 ],
            "I3": [ 1125 ],
            "O": [ 1116 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17105": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 291 ],
            "I2": [ 413 ],
            "I3": [ "0" ],
            "O": [ 1125 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17106": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 1097 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 1126 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17107": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1127 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17108": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 637 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1128 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17109": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1128 ],
            "I3": [ 335 ],
            "O": [ 1129 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17110": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1130 ],
            "I2": [ 419 ],
            "I3": [ 1131 ],
            "O": [ 1132 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17111": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1134 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1102 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17112": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 716 ],
            "I1": [ 717 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1133 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17113": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 808 ],
            "I2": [ 139 ],
            "I3": [ 1048 ],
            "O": [ 1135 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17114": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44032
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 986 ],
            "I1": [ 809 ],
            "I2": [ 139 ],
            "I3": [ 1015 ],
            "O": [ 1136 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17115": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 63488
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 133 ],
            "I2": [ 395 ],
            "I3": [ 421 ],
            "O": [ 1137 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17116": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 658 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1138 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17117": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 675 ],
            "I1": [ 674 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1139 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17118": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1139 ],
            "I3": [ 676 ],
            "O": [ 1140 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17119": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1141 ],
            "I2": [ 419 ],
            "I3": [ 1142 ],
            "O": [ 1143 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17120": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1144 ],
            "I1": [ 1145 ],
            "I2": [ 1146 ],
            "I3": [ 1147 ],
            "O": [ 1030 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17121": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 852 ],
            "I1": [ 949 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 1148 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17122": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 529 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1149 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17123": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 545 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1150 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17124": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1150 ],
            "I3": [ 274 ],
            "O": [ 1151 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17125": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1152 ],
            "I2": [ 419 ],
            "I3": [ 1153 ],
            "O": [ 1154 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17126": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 772 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1155 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17127": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1087 ],
            "I1": [ 1088 ],
            "I2": [ 133 ],
            "I3": [ 405 ],
            "O": [ 1156 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17128": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 604 ],
            "I1": [ 603 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1157 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17129": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1157 ],
            "I3": [ 318 ],
            "O": [ 1158 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17130": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1159 ],
            "I2": [ 419 ],
            "I3": [ 1160 ],
            "O": [ 1161 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17131": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 575 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1162 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17132": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1163 ],
            "I1": [ 1164 ],
            "I2": [ 1165 ],
            "I3": [ 1166 ],
            "O": [ 1146 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17133": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "I2": [ 1169 ],
            "I3": [ 421 ],
            "O": [ 1163 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17134": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44032
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 953 ],
            "I1": [ 844 ],
            "I2": [ 139 ],
            "I3": [ 1015 ],
            "O": [ 1167 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17135": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 849 ],
            "I1": [ 843 ],
            "I2": [ 133 ],
            "I3": [ 139 ],
            "O": [ 1168 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17136": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 127
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 797 ],
            "I2": [ 133 ],
            "I3": [ 395 ],
            "O": [ 1169 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17137": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 771 ],
            "I1": [ 772 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1164 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17138": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1170 ],
            "I1": [ 534 ],
            "I2": [ 414 ],
            "I3": [ 1171 ],
            "O": [ 1166 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17139": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3328
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 534 ],
            "I2": [ 1172 ],
            "I3": [ 1173 ],
            "O": [ 1171 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17140": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2867
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 413 ],
            "I2": [ 1170 ],
            "I3": [ 534 ],
            "O": [ 1172 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17141": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 532 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1170 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17142": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1174 ],
            "I2": [ 419 ],
            "I3": [ 1175 ],
            "O": [ 1173 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17143": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 415 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1165 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17144": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14848
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 859 ],
            "I1": [ 860 ],
            "I2": [ 133 ],
            "I3": [ 718 ],
            "O": [ 1176 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17145": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1177 ],
            "I1": [ 1019 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 1178 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17146": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 172
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 967 ],
            "I1": [ 922 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 1177 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17147": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 879 ],
            "I1": [ 405 ],
            "I2": [ 133 ],
            "I3": [ "0" ],
            "O": [ 1179 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17148": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 434 ],
            "I2": [ 146 ],
            "I3": [ "0" ],
            "O": [ 1180 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17149": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 1181 ],
            "I2": [ 419 ],
            "I3": [ 1182 ],
            "O": [ 1183 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17150": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10303
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 292 ],
            "I2": [ 1180 ],
            "I3": [ 1184 ],
            "O": [ 1185 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17151": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 292 ],
            "I2": [ 413 ],
            "I3": [ "0" ],
            "O": [ 1184 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17152": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6144
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1186 ],
            "I1": [ 11 ],
            "I2": [ 10 ],
            "I3": [ 12 ],
            "O": [ 1187 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17153": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1188 ],
            "I1": [ 1189 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1186 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17154": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 422 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1188 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17155": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1188 ],
            "I1": [ 424 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1190 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17156": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1192 ],
            "I2": [ 1193 ],
            "I3": [ "0" ],
            "O": [ 1194 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17157": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 1195 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1191 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17158": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 96 ],
            "I1": [ 95 ],
            "I2": [ 94 ],
            "I3": [ "0" ],
            "O": [ 1195 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17159": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 26 ],
            "I2": [ 25 ],
            "I3": [ "0" ],
            "O": [ 1192 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17160": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1194 ],
            "I1": [ 1191 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1196 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17161": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61439
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1196 ],
            "I1": [ 29 ],
            "I2": [ 28 ],
            "I3": [ 26 ],
            "O": [ 1197 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17162": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1196 ],
            "I2": [ 1197 ],
            "I3": [ "0" ],
            "O": [ 1199 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17163": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ 124 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1201 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17164": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 126 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1202 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17165": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 309 ],
            "I1": [ 826 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1203 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17166": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 946 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1204 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17167": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 1059 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1205 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17168": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 1144 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1206 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17169": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 439 ],
            "I1": [ 1100 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1207 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17170": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 1147 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1208 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17171": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 908 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1209 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17172": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 604 ],
            "I1": [ 1145 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1210 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17173": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 1101 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1211 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17174": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 907 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1212 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17175": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 127 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1213 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17176": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 906 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1214 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17177": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 998 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1215 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17178": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61627
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1134 ],
            "I2": [ 675 ],
            "I3": [ 1200 ],
            "O": [ 1216 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17179": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 1146 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1217 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17180": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 591 ],
            "I1": [ 1058 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1218 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17181": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61627
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1103 ],
            "I1": [ 1104 ],
            "I2": [ 688 ],
            "I3": [ 1200 ],
            "O": [ 1219 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17182": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 701 ],
            "I1": [ 997 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1220 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17183": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 945 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1221 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17184": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 625 ],
            "I1": [ 823 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1222 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17185": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 825 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1223 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17186": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 496 ],
            "I1": [ 948 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1224 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17187": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 578 ],
            "I1": [ 1060 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1225 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17188": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 608 ],
            "I1": [ 1061 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1226 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17189": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 947 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1227 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17190": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 1032 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1228 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17191": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 662 ],
            "I1": [ 996 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1229 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17192": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 125 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1230 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17193": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 1033 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1231 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17194": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 1225 ],
            "I2": [ 1226 ],
            "I3": [ 1232 ],
            "O": [ 1233 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17195": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 824 ],
            "I2": [ 1200 ],
            "I3": [ "0" ],
            "O": [ 1232 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17196": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1220 ],
            "I1": [ 1228 ],
            "I2": [ 1234 ],
            "I3": [ "0" ],
            "O": [ 1235 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17197": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1292
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 662 ],
            "I1": [ 996 ],
            "I2": [ 1231 ],
            "I3": [ 1200 ],
            "O": [ 1234 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17198": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1201 ],
            "I1": [ 1202 ],
            "I2": [ 1203 ],
            "I3": [ 1204 ],
            "O": [ 1236 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17199": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3584
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1200 ],
            "I1": [ 908 ],
            "I2": [ 93 ],
            "I3": [ 91 ],
            "O": [ 1237 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17200": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1210 ],
            "I1": [ 1211 ],
            "I2": [ 1238 ],
            "I3": [ 1239 ],
            "O": [ 1240 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17201": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1212 ],
            "I1": [ 1213 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1238 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17202": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1205 ],
            "I1": [ 1206 ],
            "I2": [ 1207 ],
            "I3": [ 1208 ],
            "O": [ 1239 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17203": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1241 ],
            "I1": [ 141 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1243 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17204": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 140 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1245 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17205": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 254 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1247 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17206": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 253 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1249 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17207": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 273 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1251 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17208": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 274 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1253 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17209": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 291 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1255 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17210": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1256 ],
            "I1": [ 292 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1257 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17211": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1258 ],
            "I1": [ 317 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1259 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17212": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1260 ],
            "I1": [ 318 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1261 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17213": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1262 ],
            "I1": [ 335 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1263 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17214": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 336 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1265 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17215": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 355 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1267 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17216": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1268 ],
            "I1": [ 356 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1269 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17217": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1270 ],
            "I1": [ 373 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1271 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17218": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1272 ],
            "I1": [ 374 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1273 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17219": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1274 ],
            "I1": [ 676 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1275 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17220": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1276 ],
            "I1": [ 534 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1277 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17221": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 592 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1279 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17222": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1280 ],
            "I1": [ 689 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1281 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17223": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1282 ],
            "I1": [ 702 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1283 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17224": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1284 ],
            "I1": [ 447 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1285 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17225": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1286 ],
            "I1": [ 626 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1287 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17226": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 642 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1289 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17227": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1290 ],
            "I1": [ 497 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1291 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17228": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1292 ],
            "I1": [ 579 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1293 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17229": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 609 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1295 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17230": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1296 ],
            "I1": [ 464 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1297 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17231": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1298 ],
            "I1": [ 550 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1299 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17232": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1300 ],
            "I1": [ 663 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1301 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17233": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 509 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1303 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17234": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 58
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1304 ],
            "I1": [ 562 ],
            "I2": [ 1242 ],
            "I3": [ "0" ],
            "O": [ 1305 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17235": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1306 ],
            "I1": [ 1307 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1308 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17236": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1309 ],
            "I1": [ 229 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1307 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17237": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1311 ],
            "I1": [ 1312 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1313 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17238": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ 1314 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1312 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17239": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1315 ],
            "I1": [ 1316 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1317 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17240": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 1318 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1316 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17241": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1319 ],
            "I1": [ 1320 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1321 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17242": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 1322 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1320 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17243": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1323 ],
            "I1": [ 1324 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1325 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17244": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 1326 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1324 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17245": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1327 ],
            "I1": [ 1328 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1329 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17246": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 288 ],
            "I1": [ 1330 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1328 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17247": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1331 ],
            "I1": [ 1332 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1333 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17248": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 1334 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1332 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17249": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1335 ],
            "I1": [ 1336 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1337 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17250": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 1338 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1336 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17251": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1339 ],
            "I1": [ 1340 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1341 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17252": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 1342 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1340 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17253": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1344 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1345 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17254": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 1346 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1344 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17255": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1347 ],
            "I1": [ 1348 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1349 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17256": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 1350 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1348 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17257": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1351 ],
            "I1": [ 1352 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1353 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17258": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 350 ],
            "I1": [ 1354 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1352 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17259": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1355 ],
            "I1": [ 1356 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1357 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17260": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 362 ],
            "I1": [ 1358 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1356 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17261": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1359 ],
            "I1": [ 1360 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1361 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17262": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 370 ],
            "I1": [ 1362 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1360 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17263": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1365 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17264": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 388 ],
            "I1": [ 1366 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1364 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17265": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1368 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1369 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17266": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 1370 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1368 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17267": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1372 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1373 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17268": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 682 ],
            "I1": [ 1374 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1372 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17269": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 1376 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1377 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17270": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 1378 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1376 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17271": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1379 ],
            "I1": [ 1380 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1381 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17272": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 598 ],
            "I1": [ 1382 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1380 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17273": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1383 ],
            "I1": [ 1384 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1385 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17274": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 695 ],
            "I1": [ 1386 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1384 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17275": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 1388 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1389 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17276": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 708 ],
            "I1": [ 1390 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1388 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17277": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1391 ],
            "I1": [ 1392 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1393 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17278": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 453 ],
            "I1": [ 1394 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1392 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17279": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1395 ],
            "I1": [ 1396 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1397 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17280": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 632 ],
            "I1": [ 1398 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1396 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17281": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1399 ],
            "I1": [ 1400 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1401 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17282": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 648 ],
            "I1": [ 1402 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1400 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17283": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 1404 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1405 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17284": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 1406 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1404 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17285": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1407 ],
            "I1": [ 1408 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1409 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17286": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 1410 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1408 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17287": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1412 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1413 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17288": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 615 ],
            "I1": [ 1414 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1412 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17289": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1417 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17290": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 1418 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1416 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17291": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1419 ],
            "I1": [ 1420 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1421 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17292": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 556 ],
            "I1": [ 1422 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1420 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17293": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1423 ],
            "I1": [ 1424 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1425 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17294": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 669 ],
            "I1": [ 1426 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1424 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17295": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1427 ],
            "I1": [ 1428 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1429 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17296": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 1430 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1428 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17297": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1431 ],
            "I1": [ 1432 ],
            "I2": [ 213 ],
            "I3": [ "0" ],
            "O": [ 1433 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17298": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 568 ],
            "I1": [ 1434 ],
            "I2": [ 1310 ],
            "I3": [ "0" ],
            "O": [ 1432 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17299": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1436 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1437 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17300": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1439 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1435 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17301": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1440 ],
            "I1": [ 1441 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1439 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17302": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1439 ],
            "I1": [ 1442 ],
            "I2": [ 1443 ],
            "I3": [ 1438 ],
            "O": [ 1436 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17303": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1444 ],
            "I2": [ 1445 ],
            "I3": [ "0" ],
            "O": [ 1442 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17304": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1447 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1443 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17305": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65456
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1448 ],
            "I1": [ 1449 ],
            "I2": [ 1435 ],
            "I3": [ 1436 ],
            "O": [ 1450 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17306": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 191
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1447 ],
            "I2": [ 1451 ],
            "I3": [ 1452 ],
            "O": [ 1449 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17307": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1444 ],
            "I2": [ 1446 ],
            "I3": [ 1453 ],
            "O": [ 1452 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17308": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1198 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1453 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17309": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1444 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1451 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17310": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1454 ],
            "I1": [ 1446 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1448 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17311": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65263
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1444 ],
            "I2": [ 1447 ],
            "I3": [ 1445 ],
            "O": [ 1454 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17312": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1455 ],
            "I1": [ 1436 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1456 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17313": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3328
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1457 ],
            "I1": [ 1458 ],
            "I2": [ 1459 ],
            "I3": [ 1435 ],
            "O": [ 1455 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17314": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1453 ],
            "I2": [ 1445 ],
            "I3": [ "0" ],
            "O": [ 1458 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17315": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 191
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1447 ],
            "I2": [ 1451 ],
            "I3": [ 1446 ],
            "O": [ 1457 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17316": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1442 ],
            "I2": [ 1446 ],
            "I3": [ "0" ],
            "O": [ 1459 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17317": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1460 ],
            "I1": [ 1446 ],
            "I2": [ 1461 ],
            "I3": [ 1435 ],
            "O": [ 1462 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17318": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1463 ],
            "I1": [ 1198 ],
            "I2": [ 1443 ],
            "I3": [ 1464 ],
            "O": [ 1461 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17319": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36864
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1444 ],
            "I2": [ 1465 ],
            "I3": [ 1445 ],
            "O": [ 1464 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17320": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1447 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1465 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17321": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 9
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1463 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17322": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 42959
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1444 ],
            "I2": [ 1445 ],
            "I3": [ 1447 ],
            "O": [ 1460 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17323": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65524
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1466 ],
            "I1": [ 1467 ],
            "I2": [ 1436 ],
            "I3": [ 1468 ],
            "O": [ 1469 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17324": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1470 ],
            "I1": [ 1453 ],
            "I2": [ 1471 ],
            "I3": [ 1472 ],
            "O": [ 1468 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17325": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1446 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1472 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17326": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1451 ],
            "I1": [ 1473 ],
            "I2": [ 1447 ],
            "I3": [ "0" ],
            "O": [ 1471 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17327": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1198 ],
            "I2": [ 1445 ],
            "I3": [ "0" ],
            "O": [ 1473 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17328": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1470 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17329": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1435 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1467 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17330": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39951
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ 1198 ],
            "I3": [ 1447 ],
            "O": [ 1466 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17331": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 1455 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1475 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17332": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 1472 ],
            "I2": [ 1436 ],
            "I3": [ "0" ],
            "O": [ 1474 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17333": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32511
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1447 ],
            "I2": [ 1445 ],
            "I3": [ 1444 ],
            "O": [ 1476 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17334": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1467 ],
            "I1": [ 1477 ],
            "I2": [ 1478 ],
            "I3": [ "0" ],
            "O": [ 1479 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17335": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1463 ],
            "I2": [ 1480 ],
            "I3": [ 1472 ],
            "O": [ 1478 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17336": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1198 ],
            "I2": [ 1445 ],
            "I3": [ 1447 ],
            "O": [ 1480 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17337": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 57352
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1447 ],
            "I2": [ 1444 ],
            "I3": [ 1445 ],
            "O": [ 1477 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17338": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 57863
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1447 ],
            "I2": [ 1198 ],
            "I3": [ 1445 ],
            "O": [ 1481 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17339": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1482 ],
            "I1": [ 1483 ],
            "I2": [ 1446 ],
            "I3": [ 1435 ],
            "O": [ 1484 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17340": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 19251
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1447 ],
            "I2": [ 1444 ],
            "I3": [ 1198 ],
            "O": [ 1483 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17341": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 35280
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1445 ],
            "I2": [ 1444 ],
            "I3": [ 1447 ],
            "O": [ 1482 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17342": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65024
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1485 ],
            "I1": [ 1486 ],
            "I2": [ 1487 ],
            "I3": [ 1435 ],
            "O": [ 1488 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17343": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1489 ],
            "I2": [ 1459 ],
            "I3": [ "0" ],
            "O": [ 1486 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17344": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1447 ],
            "I2": [ 1444 ],
            "I3": [ "0" ],
            "O": [ 1489 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17345": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 40448
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ 1198 ],
            "I3": [ 1465 ],
            "O": [ 1487 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17346": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1470 ],
            "I1": [ 1451 ],
            "I2": [ 1443 ],
            "I3": [ "0" ],
            "O": [ 1485 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17347": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1445 ],
            "I2": [ 1467 ],
            "I3": [ 1451 ],
            "O": [ 1490 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17348": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1491 ],
            "I2": [ 1474 ],
            "I3": [ "0" ],
            "O": [ 1492 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17349": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ 1443 ],
            "I3": [ 1198 ],
            "O": [ 1491 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17350": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1493 ],
            "I1": [ 1437 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1494 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17351": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 778
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1495 ],
            "I1": [ 1496 ],
            "I2": [ 1436 ],
            "I3": [ 1446 ],
            "O": [ 1493 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17352": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16039
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1445 ],
            "I2": [ 1447 ],
            "I3": [ 1444 ],
            "O": [ 1496 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17353": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49979
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1447 ],
            "I2": [ 1198 ],
            "I3": [ 1444 ],
            "O": [ 1495 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17354": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 254
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1497 ],
            "I1": [ 1498 ],
            "I2": [ 1436 ],
            "I3": [ "0" ],
            "O": [ 1499 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17355": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1500 ],
            "I1": [ 1472 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1497 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17356": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20381
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1198 ],
            "I2": [ 1445 ],
            "I3": [ 1447 ],
            "O": [ 1500 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17357": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1465 ],
            "I2": [ 1198 ],
            "I3": [ 1445 ],
            "O": [ 1498 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17358": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65524
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1501 ],
            "I1": [ 1472 ],
            "I2": [ 1436 ],
            "I3": [ 1498 ],
            "O": [ 1502 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17359": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15697
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1444 ],
            "I2": [ 1447 ],
            "I3": [ 1198 ],
            "O": [ 1501 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17360": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 1503 ],
            "I2": [ 1435 ],
            "I3": [ 1436 ],
            "O": [ 1504 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17361": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43050
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1198 ],
            "I2": [ 1444 ],
            "I3": [ 1445 ],
            "O": [ 1503 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17362": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1505 ],
            "I1": [ 1435 ],
            "I2": [ 1436 ],
            "I3": [ "0" ],
            "O": [ 1506 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17363": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1507 ],
            "I2": [ 1508 ],
            "I3": [ "0" ],
            "O": [ 1505 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17364": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33536
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1198 ],
            "I2": [ 1444 ],
            "I3": [ 1465 ],
            "O": [ 1508 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17365": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41982
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1447 ],
            "I2": [ 1198 ],
            "I3": [ 1445 ],
            "O": [ 1507 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17366": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65408
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1467 ],
            "I2": [ 1473 ],
            "I3": [ 1509 ],
            "O": [ 1510 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17367": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1198 ],
            "I2": [ 1511 ],
            "I3": [ 1472 ],
            "O": [ 1509 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17368": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13804
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1447 ],
            "I2": [ 1444 ],
            "I3": [ 1445 ],
            "O": [ 1511 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17369": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1512 ],
            "I1": [ 1436 ],
            "I2": [ 1513 ],
            "I3": [ "0" ],
            "O": [ 1514 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17370": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1465 ],
            "I2": [ 1515 ],
            "I3": [ "0" ],
            "O": [ 1512 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17371": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 75
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1445 ],
            "I2": [ 1444 ],
            "I3": [ "0" ],
            "O": [ 1515 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17372": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41983
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1458 ],
            "I2": [ 1446 ],
            "I3": [ 1435 ],
            "O": [ 1513 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17373": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13772
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1447 ],
            "I2": [ 1444 ],
            "I3": [ 1445 ],
            "O": [ 1516 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17374": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1517 ],
            "I1": [ 1518 ],
            "I2": [ 1446 ],
            "I3": [ 1435 ],
            "O": [ 1519 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17375": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 23602
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1198 ],
            "I2": [ 1445 ],
            "I3": [ 1444 ],
            "O": [ 1518 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17376": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 46815
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1445 ],
            "I2": [ 1444 ],
            "I3": [ 1447 ],
            "O": [ 1517 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17377": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3328
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1520 ],
            "I1": [ 1458 ],
            "I2": [ 1457 ],
            "I3": [ 1435 ],
            "O": [ 1521 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17378": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1463 ],
            "I2": [ 1447 ],
            "I3": [ 1446 ],
            "O": [ 1520 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17379": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1522 ],
            "I1": [ 1467 ],
            "I2": [ 1523 ],
            "I3": [ "0" ],
            "O": [ 1524 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17380": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1525 ],
            "I1": [ 1435 ],
            "I2": [ 1446 ],
            "I3": [ 1436 ],
            "O": [ 1523 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17381": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1444 ],
            "I2": [ 1198 ],
            "I3": [ 1447 ],
            "O": [ 1525 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17382": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61627
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1447 ],
            "I2": [ 1198 ],
            "I3": [ 1444 ],
            "O": [ 1522 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17383": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1526 ],
            "I1": [ 1525 ],
            "I2": [ 1446 ],
            "I3": [ 1435 ],
            "O": [ 1527 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17384": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44751
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1445 ],
            "I2": [ 1447 ],
            "I3": [ 1444 ],
            "O": [ 1526 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17385": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1526 ],
            "I1": [ 1467 ],
            "I2": [ 1436 ],
            "I3": [ "0" ],
            "O": [ 1528 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17386": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1527 ],
            "I1": [ 1436 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1529 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17387": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65296
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1530 ],
            "I1": [ 1446 ],
            "I2": [ 1437 ],
            "I3": [ 1523 ],
            "O": [ 1531 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17388": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47843
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1447 ],
            "I2": [ 1445 ],
            "I3": [ 1444 ],
            "O": [ 1530 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17389": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 1532 ],
            "I2": [ 1533 ],
            "I3": [ 1534 ],
            "O": [ 1535 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17390": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28672
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 32 ],
            "I2": [ 1536 ],
            "I3": [ 1537 ],
            "O": [ 1534 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17391": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1532 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1536 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17392": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 26 ],
            "I2": [ 29 ],
            "I3": [ "0" ],
            "O": [ 1532 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17393": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61508
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1538 ],
            "I2": [ 1539 ],
            "I3": [ 1532 ],
            "O": [ 1540 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17394": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61508
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1541 ],
            "I2": [ 1542 ],
            "I3": [ 1532 ],
            "O": [ 1543 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17395": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61508
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1544 ],
            "I2": [ 1545 ],
            "I3": [ 1532 ],
            "O": [ 1546 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17396": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61508
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1547 ],
            "I2": [ 1548 ],
            "I3": [ 1532 ],
            "O": [ 1549 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17397": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1550 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1551 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17398": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1552 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1553 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17399": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1554 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1555 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17400": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 108 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1556 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17401": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62719
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 1557 ],
            "I2": [ 1558 ],
            "I3": [ 1559 ],
            "O": [ 1560 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17402": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28672
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 32 ],
            "I2": [ 1536 ],
            "I3": [ 1561 ],
            "O": [ 1558 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17403": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 1562 ],
            "I2": [ 1563 ],
            "I3": [ 1564 ],
            "O": [ 1559 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17404": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 28 ],
            "I2": [ 26 ],
            "I3": [ "0" ],
            "O": [ 1562 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17405": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 25 ],
            "I2": [ 1533 ],
            "I3": [ "0" ],
            "O": [ 1564 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17406": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 32 ],
            "I2": [ 26 ],
            "I3": [ 1561 ],
            "O": [ 1563 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17407": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1561 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1557 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17408": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 33 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1567 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17409": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1558 ],
            "I1": [ 1557 ],
            "I2": [ 1563 ],
            "I3": [ "0" ],
            "O": [ 1566 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17410": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1562 ],
            "I1": [ 22 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1565 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17411": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 34 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1568 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17412": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 105 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1569 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17413": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 1570 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1571 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17414": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 1572 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1573 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17415": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 1574 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1575 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17416": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 1576 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1577 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17417": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 1578 ],
            "I2": [ 1566 ],
            "I3": [ "0" ],
            "O": [ 1579 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17418": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 22 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1581 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17419": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 25 ],
            "I1": [ 1561 ],
            "I2": [ 1558 ],
            "I3": [ 1557 ],
            "O": [ 1580 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17420": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1538 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1582 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17421": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1541 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1583 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17422": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1544 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1584 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17423": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1547 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1585 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17424": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1550 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1586 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17425": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1552 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1587 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17426": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 108 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1588 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17427": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 1554 ],
            "I2": [ 1580 ],
            "I3": [ "0" ],
            "O": [ 1589 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17428": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1590 ],
            "I1": [ 1591 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1592 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17429": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1594 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1595 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17430": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1597 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1594 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17431": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 194
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1598 ],
            "I1": [ 1596 ],
            "I2": [ 1599 ],
            "I3": [ "0" ],
            "O": [ 1593 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17432": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 34831
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1594 ],
            "I1": [ 1600 ],
            "I2": [ 1601 ],
            "I3": [ 1593 ],
            "O": [ 1602 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17433": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1603 ],
            "I1": [ 1604 ],
            "I2": [ 1594 ],
            "I3": [ "0" ],
            "O": [ 1601 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17434": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1606 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1607 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17435": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1594 ],
            "I1": [ 1593 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1605 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17436": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1608 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1609 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17437": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30704
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1594 ],
            "I1": [ 1610 ],
            "I2": [ 1611 ],
            "I3": [ 1593 ],
            "O": [ 1612 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17438": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1613 ],
            "I1": [ 1614 ],
            "I2": [ 1594 ],
            "I3": [ "0" ],
            "O": [ 1611 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17439": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 191
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1615 ],
            "I1": [ 1616 ],
            "I2": [ 1617 ],
            "I3": [ 1618 ],
            "O": [ 1619 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17440": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1620 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1615 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17441": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1620 ],
            "I1": [ 1595 ],
            "I2": [ 1621 ],
            "I3": [ "0" ],
            "O": [ 1618 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17442": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1622 ],
            "I1": [ 1594 ],
            "I2": [ 1599 ],
            "I3": [ "0" ],
            "O": [ 1621 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17443": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 127
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1598 ],
            "I1": [ 1594 ],
            "I2": [ 1623 ],
            "I3": [ 1599 ],
            "O": [ 1616 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17444": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62453
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1622 ],
            "I1": [ 1624 ],
            "I2": [ 1593 ],
            "I3": [ 1594 ],
            "O": [ 1617 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17445": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1625 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1626 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17446": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30704
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1594 ],
            "I1": [ 1627 ],
            "I2": [ 1628 ],
            "I3": [ 1593 ],
            "O": [ 1629 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17447": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1630 ],
            "I1": [ 1631 ],
            "I2": [ 1594 ],
            "I3": [ "0" ],
            "O": [ 1628 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17448": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65521
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1632 ],
            "I2": [ 1633 ],
            "I3": [ 1634 ],
            "O": [ 1635 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17449": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 127
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1636 ],
            "I1": [ 1594 ],
            "I2": [ 1637 ],
            "I3": [ 1638 ],
            "O": [ 1632 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17450": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1639 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1638 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17451": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1598 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1637 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17452": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1640 ],
            "I1": [ 1639 ],
            "I2": [ 1599 ],
            "I3": [ 1595 ],
            "O": [ 1634 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17453": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1593 ],
            "I2": [ 1594 ],
            "I3": [ 1641 ],
            "O": [ 1633 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17454": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1642 ],
            "I1": [ 1595 ],
            "I2": [ 1643 ],
            "I3": [ "0" ],
            "O": [ 1644 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17455": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1645 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1643 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17456": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1647 ],
            "I2": [ 1593 ],
            "I3": [ 1594 ],
            "O": [ 1648 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17457": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1649 ],
            "I1": [ 1599 ],
            "I2": [ 1650 ],
            "I3": [ "0" ],
            "O": [ 1651 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17458": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1652 ],
            "I1": [ 1653 ],
            "I2": [ 1599 ],
            "I3": [ "0" ],
            "O": [ 1650 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17459": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1654 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1653 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17460": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 112
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1655 ],
            "I1": [ 1595 ],
            "I2": [ 1656 ],
            "I3": [ "0" ],
            "O": [ 1652 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17461": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16373
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1657 ],
            "I1": [ 1658 ],
            "I2": [ 1593 ],
            "I3": [ 1594 ],
            "O": [ 1656 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17462": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1654 ],
            "I2": [ 1657 ],
            "I3": [ 1594 ],
            "O": [ 1649 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17463": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1659 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1661 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17464": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1650 ],
            "I1": [ 1662 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1660 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17465": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1600 ],
            "I2": [ 1604 ],
            "I3": [ 1594 ],
            "O": [ 1659 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17466": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1663 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1664 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17467": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1665 ],
            "I2": [ 1666 ],
            "I3": [ 1594 ],
            "O": [ 1663 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17468": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1667 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1668 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17469": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1610 ],
            "I2": [ 1614 ],
            "I3": [ 1594 ],
            "O": [ 1667 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17470": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1669 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1670 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17471": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1623 ],
            "I2": [ 1624 ],
            "I3": [ 1594 ],
            "O": [ 1669 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17472": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1671 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1672 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17473": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1627 ],
            "I2": [ 1631 ],
            "I3": [ 1594 ],
            "O": [ 1671 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17474": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1673 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1674 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17475": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1636 ],
            "I2": [ 1640 ],
            "I3": [ 1594 ],
            "O": [ 1673 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17476": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1676 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17477": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47887
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1647 ],
            "I2": [ 1642 ],
            "I3": [ 1594 ],
            "O": [ 1675 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17478": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 244
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1677 ],
            "I1": [ 1599 ],
            "I2": [ 1660 ],
            "I3": [ "0" ],
            "O": [ 1678 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17479": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1655 ],
            "I1": [ 1658 ],
            "I2": [ 1594 ],
            "I3": [ "0" ],
            "O": [ 1677 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17480": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1607 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1680 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17481": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1677 ],
            "I1": [ 1593 ],
            "I2": [ 1662 ],
            "I3": [ "0" ],
            "O": [ 1679 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17482": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1681 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1682 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17483": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1683 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1681 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17484": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1609 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1684 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17485": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1615 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1685 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17486": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1626 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1686 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17487": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1638 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1687 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17488": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1643 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1688 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17489": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1653 ],
            "I1": [ 1679 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1689 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17490": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1690 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1691 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17491": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1600 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1690 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17492": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1692 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1693 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17493": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1665 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1692 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17494": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1694 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1695 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17495": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1610 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1694 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17496": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1696 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1697 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17497": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1623 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1696 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17498": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1698 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1699 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17499": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1627 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1698 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17500": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1700 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1701 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17501": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1636 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1700 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17502": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1702 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1703 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17503": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1647 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1702 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17504": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1679 ],
            "I1": [ 1704 ],
            "I2": [ 1599 ],
            "I3": [ 1660 ],
            "O": [ 1705 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17505": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1658 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1704 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17506": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1603 ],
            "I1": [ 1706 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1708 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17507": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1594 ],
            "I2": [ 1637 ],
            "I3": [ "0" ],
            "O": [ 1707 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17508": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1709 ],
            "I1": [ 1710 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1711 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17509": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1613 ],
            "I1": [ 1712 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1713 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17510": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1622 ],
            "I1": [ 1714 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1715 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17511": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1630 ],
            "I1": [ 1716 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1717 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17512": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1641 ],
            "I1": [ 1718 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1719 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17513": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1646 ],
            "I1": [ 1720 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1721 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17514": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1657 ],
            "I1": [ 1722 ],
            "I2": [ 1707 ],
            "I3": [ "0" ],
            "O": [ 1723 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17515": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1604 ],
            "I2": [ 1725 ],
            "I3": [ "0" ],
            "O": [ 1726 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17516": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1728 ],
            "I3": [ 1729 ],
            "O": [ 1725 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17517": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1730 ],
            "I2": [ 1706 ],
            "I3": [ "0" ],
            "O": [ 1729 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17518": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1596 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1727 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17519": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1598 ],
            "I1": [ 1597 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1730 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17520": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1727 ],
            "I2": [ 1637 ],
            "I3": [ "0" ],
            "O": [ 1724 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17521": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1666 ],
            "I2": [ 1731 ],
            "I3": [ "0" ],
            "O": [ 1732 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17522": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1733 ],
            "I3": [ 1734 ],
            "O": [ 1731 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17523": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1730 ],
            "I2": [ 1710 ],
            "I3": [ "0" ],
            "O": [ 1734 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17524": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65528
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1614 ],
            "I1": [ 1735 ],
            "I2": [ 1736 ],
            "I3": [ 1737 ],
            "O": [ 1738 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17525": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1599 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1735 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17526": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1614 ],
            "I1": [ 1712 ],
            "I2": [ 1730 ],
            "I3": [ 1727 ],
            "O": [ 1737 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17527": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1739 ],
            "I3": [ "0" ],
            "O": [ 1736 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17528": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1624 ],
            "I2": [ 1740 ],
            "I3": [ "0" ],
            "O": [ 1741 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17529": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1742 ],
            "I3": [ 1743 ],
            "O": [ 1740 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17530": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1730 ],
            "I2": [ 1714 ],
            "I3": [ "0" ],
            "O": [ 1743 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17531": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1631 ],
            "I2": [ 1744 ],
            "I3": [ "0" ],
            "O": [ 1745 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17532": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1746 ],
            "I3": [ 1747 ],
            "O": [ 1744 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17533": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1730 ],
            "I2": [ 1716 ],
            "I3": [ "0" ],
            "O": [ 1747 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17534": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1640 ],
            "I2": [ 1748 ],
            "I3": [ "0" ],
            "O": [ 1749 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17535": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 127
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1718 ],
            "I1": [ 1727 ],
            "I2": [ 1730 ],
            "I3": [ 1750 ],
            "O": [ 1748 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17536": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1751 ],
            "I3": [ "0" ],
            "O": [ 1750 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17537": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1642 ],
            "I2": [ 1752 ],
            "I3": [ "0" ],
            "O": [ 1753 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17538": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1754 ],
            "I3": [ 1755 ],
            "O": [ 1752 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17539": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1730 ],
            "I2": [ 1720 ],
            "I3": [ "0" ],
            "O": [ 1755 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17540": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1724 ],
            "I1": [ 1655 ],
            "I2": [ 1756 ],
            "I3": [ "0" ],
            "O": [ 1757 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17541": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 239
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1727 ],
            "I2": [ 1758 ],
            "I3": [ 1759 ],
            "O": [ 1756 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17542": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1730 ],
            "I2": [ 1722 ],
            "I3": [ "0" ],
            "O": [ 1759 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17543": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1760 ],
            "I1": [ 1761 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1762 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17544": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1706 ],
            "I3": [ 1637 ],
            "O": [ 1760 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17545": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1763 ],
            "I2": [ 1764 ],
            "I3": [ 1606 ],
            "O": [ 1761 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17546": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65456
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1597 ],
            "I2": [ 1598 ],
            "I3": [ 1596 ],
            "O": [ 1764 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17547": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1764 ],
            "I1": [ 1683 ],
            "I2": [ 1765 ],
            "I3": [ "0" ],
            "O": [ 1766 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17548": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1596 ],
            "I2": [ 1768 ],
            "I3": [ "0" ],
            "O": [ 1765 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17549": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1710 ],
            "I3": [ 1637 ],
            "O": [ 1768 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17550": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 1770 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1771 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17551": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1712 ],
            "I3": [ 1637 ],
            "O": [ 1769 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17552": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1772 ],
            "I2": [ 1764 ],
            "I3": [ 1608 ],
            "O": [ 1770 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17553": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1773 ],
            "I1": [ 1774 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1775 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17554": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1714 ],
            "I3": [ 1637 ],
            "O": [ 1773 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17555": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1776 ],
            "I2": [ 1764 ],
            "I3": [ 1620 ],
            "O": [ 1774 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17556": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1764 ],
            "I1": [ 1625 ],
            "I2": [ 1777 ],
            "I3": [ "0" ],
            "O": [ 1778 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17557": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1779 ],
            "I1": [ 1596 ],
            "I2": [ 1780 ],
            "I3": [ "0" ],
            "O": [ 1777 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17558": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1716 ],
            "I3": [ 1637 ],
            "O": [ 1780 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17559": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1781 ],
            "I1": [ 1782 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1783 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17560": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1718 ],
            "I3": [ 1637 ],
            "O": [ 1781 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17561": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1784 ],
            "I2": [ 1764 ],
            "I3": [ 1639 ],
            "O": [ 1782 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17562": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1785 ],
            "I1": [ 1786 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1787 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17563": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1720 ],
            "I3": [ 1637 ],
            "O": [ 1785 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17564": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1788 ],
            "I2": [ 1764 ],
            "I3": [ 1645 ],
            "O": [ 1786 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17565": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1789 ],
            "I1": [ 1790 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1791 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17566": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53248
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1599 ],
            "I2": [ 1722 ],
            "I3": [ 1637 ],
            "O": [ 1789 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17567": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1792 ],
            "I2": [ 1764 ],
            "I3": [ 1654 ],
            "O": [ 1790 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17568": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1600 ],
            "I2": [ 1794 ],
            "I3": [ "0" ],
            "O": [ 1795 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17569": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1727 ],
            "I2": [ 1796 ],
            "I3": [ 1797 ],
            "O": [ 1794 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17570": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1798 ],
            "I2": [ 1735 ],
            "I3": [ 1728 ],
            "O": [ 1797 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17571": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1598 ],
            "I1": [ 1597 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1796 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17572": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65504
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1597 ],
            "I2": [ 1598 ],
            "I3": [ 1596 ],
            "O": [ 1793 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17573": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1665 ],
            "I2": [ 1799 ],
            "I3": [ "0" ],
            "O": [ 1800 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17574": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1710 ],
            "I1": [ 1727 ],
            "I2": [ 1796 ],
            "I3": [ 1801 ],
            "O": [ 1799 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17575": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1802 ],
            "I2": [ 1735 ],
            "I3": [ 1733 ],
            "O": [ 1801 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17576": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65528
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1803 ],
            "I1": [ 1596 ],
            "I2": [ 1804 ],
            "I3": [ 1805 ],
            "O": [ 1806 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17577": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1610 ],
            "I1": [ 1712 ],
            "I2": [ 1796 ],
            "I3": [ 1727 ],
            "O": [ 1804 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17578": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44032
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1739 ],
            "I1": [ 1610 ],
            "I2": [ 1598 ],
            "I3": [ 1807 ],
            "O": [ 1805 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17579": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1599 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1807 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17580": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1623 ],
            "I2": [ 1808 ],
            "I3": [ "0" ],
            "O": [ 1809 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17581": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1714 ],
            "I1": [ 1727 ],
            "I2": [ 1796 ],
            "I3": [ 1810 ],
            "O": [ 1808 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17582": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1811 ],
            "I2": [ 1735 ],
            "I3": [ 1742 ],
            "O": [ 1810 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17583": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62207
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1627 ],
            "I1": [ 1793 ],
            "I2": [ 1812 ],
            "I3": [ 1813 ],
            "O": [ 1814 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17584": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1815 ],
            "I2": [ 1735 ],
            "I3": [ 1746 ],
            "O": [ 1813 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17585": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1727 ],
            "I1": [ 1796 ],
            "I2": [ 1716 ],
            "I3": [ "0" ],
            "O": [ 1812 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17586": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1636 ],
            "I2": [ 1816 ],
            "I3": [ "0" ],
            "O": [ 1817 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17587": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1718 ],
            "I1": [ 1727 ],
            "I2": [ 1796 ],
            "I3": [ 1818 ],
            "O": [ 1816 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17588": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1819 ],
            "I2": [ 1735 ],
            "I3": [ 1751 ],
            "O": [ 1818 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17589": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 79
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1647 ],
            "I2": [ 1820 ],
            "I3": [ "0" ],
            "O": [ 1821 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17590": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32512
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1720 ],
            "I1": [ 1727 ],
            "I2": [ 1796 ],
            "I3": [ 1822 ],
            "O": [ 1820 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17591": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1823 ],
            "I2": [ 1735 ],
            "I3": [ 1754 ],
            "O": [ 1822 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17592": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65528
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1824 ],
            "I1": [ 1596 ],
            "I2": [ 1825 ],
            "I3": [ 1826 ],
            "O": [ 1827 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17593": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51712
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1658 ],
            "I1": [ 1722 ],
            "I2": [ 1796 ],
            "I3": [ 1727 ],
            "O": [ 1825 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17594": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44032
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1758 ],
            "I1": [ 1658 ],
            "I2": [ 1598 ],
            "I3": [ 1807 ],
            "O": [ 1826 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17595": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 28 ],
            "I2": [ 26 ],
            "I3": [ 1196 ],
            "O": [ 1828 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17596": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1499 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1829 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17597": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1830 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1831 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17598": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1502 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1832 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17599": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1504 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1833 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17600": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1436 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1834 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17601": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1506 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1835 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17602": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1510 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1836 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17603": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1514 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1837 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17604": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1519 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1838 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17605": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1521 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1839 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17606": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1524 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1840 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17607": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1527 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1841 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17608": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1842 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1843 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17609": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1828 ],
            "I1": [ 1529 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1844 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17610": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1845 ],
            "I1": [ 1846 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1847 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17611": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1848 ],
            "I1": [ 1849 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1845 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17612": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3959
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1241 ],
            "I2": [ 1309 ],
            "I3": [ 93 ],
            "O": [ 1846 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17613": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1314 ],
            "I1": [ 1850 ],
            "I2": [ 93 ],
            "I3": [ "0" ],
            "O": [ 1851 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17614": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1852 ],
            "I1": [ 1244 ],
            "I2": [ 1195 ],
            "I3": [ "0" ],
            "O": [ 1850 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17615": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1853 ],
            "I1": [ 1854 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1855 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17616": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3077
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1198 ],
            "I1": [ 1856 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1853 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17617": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3959
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1246 ],
            "I2": [ 1318 ],
            "I3": [ 93 ],
            "O": [ 1854 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17618": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1857 ],
            "I1": [ 1858 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1859 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17619": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3077
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1860 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1857 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17620": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3959
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1248 ],
            "I2": [ 1322 ],
            "I3": [ 93 ],
            "O": [ 1858 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17621": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1326 ],
            "I1": [ 1861 ],
            "I2": [ 1862 ],
            "I3": [ 93 ],
            "O": [ 1863 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17622": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1864 ],
            "I1": [ 1865 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1862 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17623": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1250 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1861 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17624": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1330 ],
            "I1": [ 1866 ],
            "I2": [ 1867 ],
            "I3": [ 93 ],
            "O": [ 1868 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17625": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1870 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1867 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17626": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1252 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1866 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17627": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1334 ],
            "I1": [ 1871 ],
            "I2": [ 1872 ],
            "I3": [ 93 ],
            "O": [ 1873 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17628": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1874 ],
            "I1": [ 1875 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1872 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17629": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1254 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1871 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17630": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1876 ],
            "I2": [ 1877 ],
            "I3": [ 93 ],
            "O": [ 1878 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17631": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1879 ],
            "I1": [ 1880 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1877 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17632": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1256 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1876 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17633": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1342 ],
            "I1": [ 1881 ],
            "I2": [ 1882 ],
            "I3": [ 93 ],
            "O": [ 1883 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17634": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1884 ],
            "I1": [ 1885 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1882 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17635": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1258 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1881 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17636": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1886 ],
            "I2": [ 1887 ],
            "I3": [ 93 ],
            "O": [ 1888 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17637": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1889 ],
            "I1": [ 1890 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1887 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17638": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1260 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1886 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17639": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1350 ],
            "I1": [ 1891 ],
            "I2": [ 1892 ],
            "I3": [ 93 ],
            "O": [ 1893 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17640": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1894 ],
            "I1": [ 1895 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1892 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17641": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1262 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1891 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17642": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1354 ],
            "I1": [ 1896 ],
            "I2": [ 1897 ],
            "I3": [ 93 ],
            "O": [ 1898 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17643": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1899 ],
            "I1": [ 1900 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1897 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17644": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1264 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1896 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17645": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1358 ],
            "I1": [ 1901 ],
            "I2": [ 1902 ],
            "I3": [ 93 ],
            "O": [ 1903 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17646": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1904 ],
            "I1": [ 1905 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1902 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17647": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1266 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1901 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17648": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1362 ],
            "I1": [ 1906 ],
            "I2": [ 1907 ],
            "I3": [ 93 ],
            "O": [ 1908 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17649": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1909 ],
            "I1": [ 1910 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1907 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17650": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1268 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1906 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17651": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 1911 ],
            "I2": [ 1912 ],
            "I3": [ 93 ],
            "O": [ 1913 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17652": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1914 ],
            "I1": [ 1915 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1912 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17653": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1270 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1911 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17654": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 1916 ],
            "I2": [ 1917 ],
            "I3": [ 93 ],
            "O": [ 1918 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17655": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1920 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1917 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17656": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1272 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1916 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17657": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1374 ],
            "I1": [ 1921 ],
            "I2": [ 1922 ],
            "I3": [ 93 ],
            "O": [ 1923 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17658": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 1925 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1922 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17659": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1274 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1921 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17660": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1378 ],
            "I1": [ 1926 ],
            "I2": [ 1927 ],
            "I3": [ 93 ],
            "O": [ 1928 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17661": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1929 ],
            "I1": [ 1930 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1927 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17662": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1276 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1926 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17663": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1931 ],
            "I1": [ 1932 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1933 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17664": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1934 ],
            "I1": [ 1935 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1931 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17665": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3959
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1278 ],
            "I2": [ 1382 ],
            "I3": [ 93 ],
            "O": [ 1932 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17666": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1386 ],
            "I1": [ 1936 ],
            "I2": [ 1937 ],
            "I3": [ 93 ],
            "O": [ 1938 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17667": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1937 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17668": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1280 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1936 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17669": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1390 ],
            "I1": [ 1941 ],
            "I2": [ 1942 ],
            "I3": [ 93 ],
            "O": [ 1943 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17670": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1944 ],
            "I1": [ 1945 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1942 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17671": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1282 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1941 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17672": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1394 ],
            "I1": [ 1946 ],
            "I2": [ 1947 ],
            "I3": [ 93 ],
            "O": [ 1948 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17673": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1949 ],
            "I1": [ 1950 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1947 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17674": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1284 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1946 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17675": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1398 ],
            "I1": [ 1951 ],
            "I2": [ 1952 ],
            "I3": [ 93 ],
            "O": [ 1953 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17676": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1954 ],
            "I1": [ 1955 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1952 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17677": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1286 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1951 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17678": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1402 ],
            "I1": [ 1956 ],
            "I2": [ 1957 ],
            "I3": [ 93 ],
            "O": [ 1958 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17679": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1959 ],
            "I1": [ 1960 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1957 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17680": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1288 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1956 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17681": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1406 ],
            "I1": [ 1961 ],
            "I2": [ 1962 ],
            "I3": [ 93 ],
            "O": [ 1963 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17682": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 1965 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1962 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17683": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1290 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1961 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17684": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1410 ],
            "I1": [ 1966 ],
            "I2": [ 1967 ],
            "I3": [ 93 ],
            "O": [ 1968 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17685": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1969 ],
            "I1": [ 1970 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1967 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17686": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1292 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1966 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17687": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1414 ],
            "I1": [ 1971 ],
            "I2": [ 1972 ],
            "I3": [ 93 ],
            "O": [ 1973 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17688": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1974 ],
            "I1": [ 1975 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1972 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17689": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1294 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1971 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17690": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1418 ],
            "I1": [ 1976 ],
            "I2": [ 1977 ],
            "I3": [ 93 ],
            "O": [ 1978 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17691": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1979 ],
            "I1": [ 1980 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1977 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17692": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1296 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1976 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17693": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1981 ],
            "I2": [ 1982 ],
            "I3": [ 93 ],
            "O": [ 1983 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17694": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1984 ],
            "I1": [ 1985 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1982 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17695": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1298 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1981 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17696": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1426 ],
            "I1": [ 1986 ],
            "I2": [ 1987 ],
            "I3": [ 93 ],
            "O": [ 1988 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17697": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1989 ],
            "I1": [ 1990 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1987 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17698": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1300 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1986 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17699": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1430 ],
            "I1": [ 1991 ],
            "I2": [ 1992 ],
            "I3": [ 93 ],
            "O": [ 1993 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17700": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1994 ],
            "I1": [ 1995 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1992 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17701": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1302 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1991 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17702": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64252
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1434 ],
            "I1": [ 1996 ],
            "I2": [ 1997 ],
            "I3": [ 93 ],
            "O": [ 1998 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17703": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3082
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1999 ],
            "I1": [ 2000 ],
            "I2": [ 1191 ],
            "I3": [ 1194 ],
            "O": [ 1997 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17704": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1304 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 1996 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17705": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1241 ],
            "I1": [ 2001 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2002 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17706": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 1308 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2001 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17707": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 2003 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2004 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17708": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 216 ],
            "I1": [ 1313 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2003 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17709": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 2005 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2006 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17710": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 1317 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2005 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17711": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 2007 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2008 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17712": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 1321 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2007 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17713": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 2009 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2010 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17714": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 1325 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2009 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17715": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 2011 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2012 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17716": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 287 ],
            "I1": [ 1329 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2011 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17717": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 2013 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2014 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17718": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 1333 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2013 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17719": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1256 ],
            "I1": [ 2015 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2016 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17720": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 297 ],
            "I1": [ 1337 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2015 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17721": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1258 ],
            "I1": [ 2017 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2018 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17722": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 323 ],
            "I1": [ 1341 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2017 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17723": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1260 ],
            "I1": [ 2019 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2020 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17724": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ 1345 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2019 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17725": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1262 ],
            "I1": [ 2021 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2022 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17726": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 1349 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2021 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17727": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 2023 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2024 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17728": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 1353 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2023 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17729": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 2025 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2026 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17730": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 1357 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2025 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17731": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1268 ],
            "I1": [ 2027 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2028 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17732": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 1361 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2027 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17733": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1270 ],
            "I1": [ 2029 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2030 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17734": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 1365 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2029 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17735": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1272 ],
            "I1": [ 2031 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2032 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17736": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 1369 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2031 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17737": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1274 ],
            "I1": [ 2033 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2034 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17738": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 681 ],
            "I1": [ 1373 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2033 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17739": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1276 ],
            "I1": [ 2035 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2036 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17740": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 1377 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2035 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17741": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 2037 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2038 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17742": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 597 ],
            "I1": [ 1381 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2037 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17743": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1280 ],
            "I1": [ 2039 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2040 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17744": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 694 ],
            "I1": [ 1385 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2039 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17745": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1282 ],
            "I1": [ 2041 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2042 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17746": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 1389 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2041 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17747": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1284 ],
            "I1": [ 2043 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2044 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17748": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 452 ],
            "I1": [ 1393 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2043 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17749": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1286 ],
            "I1": [ 2045 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2046 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17750": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 631 ],
            "I1": [ 1397 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2045 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17751": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 2047 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2048 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17752": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 647 ],
            "I1": [ 1401 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2047 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17753": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1290 ],
            "I1": [ 2049 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2050 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17754": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 502 ],
            "I1": [ 1405 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2049 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17755": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1292 ],
            "I1": [ 2051 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2052 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17756": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 584 ],
            "I1": [ 1409 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2051 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17757": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1294 ],
            "I1": [ 2053 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2054 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17758": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 1413 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2053 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17759": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1296 ],
            "I1": [ 2055 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2056 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17760": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 1417 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2055 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17761": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1298 ],
            "I1": [ 2057 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2058 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17762": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 555 ],
            "I1": [ 1421 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2057 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17763": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1300 ],
            "I1": [ 2059 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2060 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17764": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 668 ],
            "I1": [ 1425 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2059 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17765": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 2061 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2062 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17766": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 514 ],
            "I1": [ 1429 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2061 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17767": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1304 ],
            "I1": [ 2063 ],
            "I2": [ 97 ],
            "I3": [ "0" ],
            "O": [ 2064 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17768": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 83
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 1433 ],
            "I2": [ 218 ],
            "I3": [ "0" ],
            "O": [ 2063 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17769": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2065 ],
            "I1": [ 2066 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2068 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17770": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2069 ],
            "I1": [ 2070 ],
            "I2": [ 2071 ],
            "I3": [ "0" ],
            "O": [ 2072 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17771": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2073 ],
            "I1": [ 2074 ],
            "I2": [ 2075 ],
            "I3": [ "0" ],
            "O": [ 2071 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17772": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2076 ],
            "I1": [ 2077 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2078 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17773": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2079 ],
            "I1": [ 2080 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2081 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17774": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2082 ],
            "I1": [ 2083 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2084 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17775": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2085 ],
            "I1": [ 2086 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2087 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17776": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2088 ],
            "I1": [ 2089 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2090 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17777": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2091 ],
            "I1": [ 2092 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2093 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17778": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2094 ],
            "I1": [ 2095 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2096 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17779": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2097 ],
            "I1": [ 2098 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2099 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17780": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2100 ],
            "I1": [ 2101 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2102 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17781": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2103 ],
            "I1": [ 2104 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2105 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17782": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2106 ],
            "I1": [ 2107 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2108 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17783": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2109 ],
            "I1": [ 2110 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2111 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17784": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2112 ],
            "I1": [ 2113 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2114 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17785": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 2116 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2117 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17786": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2118 ],
            "I1": [ 2119 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2120 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17787": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 2122 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2123 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17788": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2124 ],
            "I1": [ 2125 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2126 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17789": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2127 ],
            "I1": [ 2128 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2129 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17790": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2130 ],
            "I1": [ 2131 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2132 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17791": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2133 ],
            "I1": [ 2134 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2135 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17792": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2136 ],
            "I1": [ 2137 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2138 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17793": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2139 ],
            "I1": [ 2140 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2141 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17794": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2142 ],
            "I1": [ 2143 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2144 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17795": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2145 ],
            "I1": [ 2146 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2147 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17796": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2148 ],
            "I1": [ 2149 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2150 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17797": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2151 ],
            "I1": [ 2152 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2153 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17798": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 25 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2154 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17799": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2155 ],
            "I1": [ 2156 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2157 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17800": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2158 ],
            "I1": [ 2159 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2156 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17801": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2161 ],
            "I1": [ 2162 ],
            "I2": [ 2163 ],
            "I3": [ 2164 ],
            "O": [ 2160 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17802": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16640
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2072 ],
            "I1": [ 2075 ],
            "I2": [ 2165 ],
            "I3": [ 2166 ],
            "O": [ 2161 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17803": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45067
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2167 ],
            "I1": [ 2070 ],
            "I2": [ 2074 ],
            "I3": [ 2168 ],
            "O": [ 2166 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17804": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45243
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2169 ],
            "I1": [ 2073 ],
            "I2": [ 2070 ],
            "I3": [ 2167 ],
            "O": [ 2162 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17805": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45067
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2073 ],
            "I1": [ 2169 ],
            "I2": [ 2069 ],
            "I3": [ 2170 ],
            "O": [ 2163 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17806": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2171 ],
            "I1": [ 2172 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2173 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17807": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2174 ],
            "I1": [ 2175 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2172 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17808": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2176 ],
            "I1": [ 2177 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2178 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17809": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2179 ],
            "I1": [ 2180 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2177 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17810": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2181 ],
            "I1": [ 2182 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2183 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17811": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2184 ],
            "I1": [ 2185 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2182 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17812": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2186 ],
            "I1": [ 2187 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2188 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17813": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2189 ],
            "I1": [ 2190 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2187 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17814": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2191 ],
            "I1": [ 2192 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2193 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17815": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2194 ],
            "I1": [ 2066 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2192 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17816": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2195 ],
            "I1": [ 2196 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2197 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17817": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2198 ],
            "I1": [ 2077 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2196 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17818": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2199 ],
            "I1": [ 2200 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2201 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17819": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2202 ],
            "I1": [ 2080 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2200 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17820": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2203 ],
            "I1": [ 2204 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2205 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17821": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2206 ],
            "I1": [ 2083 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2204 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17822": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2207 ],
            "I1": [ 2208 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2209 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17823": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2210 ],
            "I1": [ 2086 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2208 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17824": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2211 ],
            "I1": [ 2212 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2213 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17825": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2214 ],
            "I1": [ 2089 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2212 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17826": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2215 ],
            "I1": [ 2216 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2217 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17827": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2218 ],
            "I1": [ 2092 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2216 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17828": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2219 ],
            "I1": [ 2220 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2221 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17829": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2222 ],
            "I1": [ 2095 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2220 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17830": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2223 ],
            "I1": [ 2224 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2225 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17831": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2226 ],
            "I1": [ 2098 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2224 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17832": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2227 ],
            "I1": [ 2228 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2229 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17833": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2230 ],
            "I1": [ 2101 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2228 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17834": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2231 ],
            "I1": [ 2232 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2233 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17835": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2234 ],
            "I1": [ 2104 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2232 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17836": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2235 ],
            "I1": [ 2236 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2237 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17837": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2238 ],
            "I1": [ 2107 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2236 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17838": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2239 ],
            "I1": [ 2240 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2241 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17839": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2242 ],
            "I1": [ 2110 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2240 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17840": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2243 ],
            "I1": [ 2244 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2245 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17841": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2246 ],
            "I1": [ 2113 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2244 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17842": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2247 ],
            "I1": [ 2248 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2249 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17843": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2250 ],
            "I1": [ 2116 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2248 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17844": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2251 ],
            "I1": [ 2252 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2253 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17845": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2254 ],
            "I1": [ 2119 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2252 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17846": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ 2256 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2257 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17847": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2258 ],
            "I1": [ 2122 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2256 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17848": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2259 ],
            "I1": [ 2260 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2261 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17849": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2262 ],
            "I1": [ 2125 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2260 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17850": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2263 ],
            "I1": [ 2264 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2265 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17851": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2266 ],
            "I1": [ 2128 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2264 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17852": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2267 ],
            "I1": [ 2268 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2269 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17853": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2270 ],
            "I1": [ 2131 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2268 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17854": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2271 ],
            "I1": [ 2272 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2273 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17855": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2274 ],
            "I1": [ 2134 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2272 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17856": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2275 ],
            "I1": [ 2276 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2277 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17857": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2278 ],
            "I1": [ 2137 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2276 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17858": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2279 ],
            "I1": [ 2280 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2281 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17859": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2282 ],
            "I1": [ 2140 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2280 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17860": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2283 ],
            "I1": [ 2284 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2285 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17861": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2286 ],
            "I1": [ 2143 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2284 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17862": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2287 ],
            "I1": [ 2288 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2289 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17863": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2290 ],
            "I1": [ 2146 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2288 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17864": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2291 ],
            "I1": [ 2292 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2293 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17865": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2294 ],
            "I1": [ 2149 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2292 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17866": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2295 ],
            "I1": [ 2296 ],
            "I2": [ 2154 ],
            "I3": [ "0" ],
            "O": [ 2297 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17867": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2298 ],
            "I1": [ 2152 ],
            "I2": [ 2160 ],
            "I3": [ "0" ],
            "O": [ 2296 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17868": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2154 ],
            "I1": [ 105 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2299 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17869": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1570 ],
            "I1": [ 2300 ],
            "I2": [ 2299 ],
            "I3": [ "0" ],
            "O": [ 2301 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17870": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2302 ],
            "I1": [ 2159 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2300 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17871": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1572 ],
            "I1": [ 2303 ],
            "I2": [ 2299 ],
            "I3": [ "0" ],
            "O": [ 2304 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17872": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2305 ],
            "I1": [ 2175 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2303 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17873": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1574 ],
            "I1": [ 2306 ],
            "I2": [ 2299 ],
            "I3": [ "0" ],
            "O": [ 2307 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17874": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 2180 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2306 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17875": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1576 ],
            "I1": [ 2309 ],
            "I2": [ 2299 ],
            "I3": [ "0" ],
            "O": [ 2310 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17876": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2311 ],
            "I1": [ 2185 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2309 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17877": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 163
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1578 ],
            "I1": [ 2312 ],
            "I2": [ 2299 ],
            "I3": [ "0" ],
            "O": [ 2313 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17878": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2314 ],
            "I1": [ 2190 ],
            "I2": [ 2067 ],
            "I3": [ "0" ],
            "O": [ 2312 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17879": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 224 ],
            "I1": [ 225 ],
            "I2": [ 149 ],
            "I3": [ "0" ],
            "O": [ 2315 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17880": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 34 ],
            "I2": [ 33 ],
            "I3": [ 19 ],
            "O": [ 2316 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17881": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 37888
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 33 ],
            "I2": [ 105 ],
            "I3": [ 19 ],
            "O": [ 2317 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17882": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 57344
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 33 ],
            "I2": [ 19 ],
            "I3": [ 105 ],
            "O": [ 2318 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17883": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 90 ],
            "I1": [ 42 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2319 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17884": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 54340
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2320 ],
            "I1": [ 1193 ],
            "I2": [ 96 ],
            "I3": [ 95 ],
            "O": [ 2321 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17885": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 23 ],
            "I2": [ 22 ],
            "I3": [ "0" ],
            "O": [ 2322 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17886": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 23 ],
            "I2": [ 29 ],
            "I3": [ "0" ],
            "O": [ 2323 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17887": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 28 ],
            "I1": [ 2324 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2325 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17888": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 32 ],
            "I2": [ 26 ],
            "I3": [ "0" ],
            "O": [ 2324 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17889": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 31
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 25 ],
            "I2": [ 29 ],
            "I3": [ "0" ],
            "O": [ 2326 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17890": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 23 ],
            "I2": [ 29 ],
            "I3": [ 21 ],
            "O": [ 2327 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17891": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 59528
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2320 ],
            "I1": [ 1193 ],
            "I2": [ 96 ],
            "I3": [ 95 ],
            "O": [ 2328 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17892": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2329 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17893": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2330 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17894": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2331 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17895": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2332 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17896": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2333 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17897": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2334 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17898": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2335 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17899": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 292 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2336 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17900": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2337 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17901": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2338 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17902": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2339 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17903": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2340 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17904": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2341 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17905": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 356 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2342 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17906": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2343 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17907": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2344 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17908": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 676 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2345 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17909": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2346 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17910": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2347 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17911": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 689 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2348 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17912": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 702 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2349 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17913": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 447 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2350 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17914": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2351 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17915": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 642 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2352 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17916": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2353 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17917": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 579 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2354 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17918": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 609 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2355 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17919": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2356 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17920": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2357 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17921": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2358 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17922": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2359 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17923": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 562 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2360 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17924": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 142 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2361 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17925": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2362 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17926": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2363 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17927": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2364 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17928": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2365 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17929": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1150 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2366 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17930": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1120 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2367 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17931": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1180 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2368 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17932": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 936 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2369 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17933": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2370 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17934": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1128 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2371 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17935": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 929 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2372 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17936": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2373 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17937": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 853 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2374 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17938": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 916 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2375 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17939": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1023 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2376 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17940": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2377 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17941": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1170 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2378 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17942": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2379 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17943": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2380 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17944": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1017 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2381 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17945": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2382 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17946": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 834 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2383 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17947": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2384 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17948": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2385 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17949": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1082 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2386 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17950": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2387 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17951": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 980 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2388 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17952": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1041 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2389 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17953": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2390 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17954": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2391 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17955": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1053 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2392 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17956": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2393 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2394 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17957": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2395 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2396 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17958": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1590 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2397 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17959": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2398 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17960": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2399 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17961": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 12 ],
            "I1": [ 10 ],
            "I2": [ 11 ],
            "I3": [ "0" ],
            "O": [ 2400 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17962": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 999 ],
            "I2": [ 1031 ],
            "I3": [ "0" ],
            "O": [ 2401 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17963": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32085
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2402 ],
            "I1": [ 10 ],
            "I2": [ 2401 ],
            "I3": [ 2400 ],
            "O": [ 2403 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17964": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 206 ],
            "I2": [ 152 ],
            "I3": [ 205 ],
            "O": [ 2404 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17965": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 203 ],
            "I2": [ 153 ],
            "I3": [ 194 ],
            "O": [ 2405 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17966": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 159 ],
            "I1": [ 2405 ],
            "I2": [ 240 ],
            "I3": [ 2404 ],
            "O": [ 2406 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17967": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3003
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ 2407 ],
            "I2": [ 2406 ],
            "I3": [ 235 ],
            "O": [ 149 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17968": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45067
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 155 ],
            "I2": [ 152 ],
            "I3": [ 201 ],
            "O": [ 2408 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17969": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36864
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 200 ],
            "I2": [ 2408 ],
            "I3": [ 157 ],
            "O": [ 2409 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17970": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16197
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 197 ],
            "I2": [ 2409 ],
            "I3": [ 241 ],
            "O": [ 235 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17971": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 186 ],
            "I1": [ 2410 ],
            "I2": [ 167 ],
            "I3": [ 2411 ],
            "O": [ 2412 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17972": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 45067
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 183 ],
            "I1": [ 188 ],
            "I2": [ 177 ],
            "I3": [ 2413 ],
            "O": [ 2414 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17973": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 185 ],
            "I1": [ 2410 ],
            "I2": [ 166 ],
            "I3": [ 2411 ],
            "O": [ 2415 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17974": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2414 ],
            "I1": [ 2415 ],
            "I2": [ 208 ],
            "I3": [ 210 ],
            "O": [ 2416 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17975": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36864
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 2417 ],
            "I2": [ 2416 ],
            "I3": [ 214 ],
            "O": [ 193 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17976": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 140 ],
            "O": [ 2418 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17977": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 800 ],
            "I1": [ 804 ],
            "I2": [ 803 ],
            "I3": [ 2418 ],
            "O": [ 2419 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17978": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 773 ],
            "I1": [ 2420 ],
            "I2": [ 798 ],
            "I3": [ 2419 ],
            "O": [ 126 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17979": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52426
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 254 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 2421 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17980": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 786 ],
            "I1": [ 2421 ],
            "I2": [ 143 ],
            "I3": [ "0" ],
            "O": [ 2422 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17981": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 2422 ],
            "I2": [ 139 ],
            "I3": [ "0" ],
            "O": [ 2423 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17982": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 792 ],
            "I1": [ 2423 ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 2420 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17983": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 313 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2424 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17984": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 726 ],
            "I1": [ 720 ],
            "I2": [ 139 ],
            "I3": [ 2424 ],
            "O": [ 2425 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17985": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 2425 ],
            "I2": [ 807 ],
            "I3": [ 814 ],
            "O": [ 127 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17986": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 834 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 626 ],
            "O": [ 2426 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17987": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 835 ],
            "I2": [ 2426 ],
            "I3": [ 838 ],
            "O": [ 2427 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17988": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 133 ],
            "I2": [ 839 ],
            "I3": [ 2427 ],
            "O": [ 2428 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17989": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 829 ],
            "I1": [ 832 ],
            "I2": [ 2428 ],
            "I3": [ "0" ],
            "O": [ 823 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17990": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 774 ],
            "I1": [ 790 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2429 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17991": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 781 ],
            "I1": [ 775 ],
            "I2": [ 139 ],
            "I3": [ 2429 ],
            "O": [ 2430 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17992": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 2430 ],
            "I2": [ 842 ],
            "I3": [ 2431 ],
            "O": [ 824 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17993": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 853 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 356 ],
            "O": [ 2432 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17994": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 855 ],
            "I1": [ 2432 ],
            "I2": [ 858 ],
            "I3": [ "0" ],
            "O": [ 2433 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17995": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 737 ],
            "I2": [ 852 ],
            "I3": [ 2433 ],
            "O": [ 2431 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17996": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 642 ],
            "O": [ 2434 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17997": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 880 ],
            "I1": [ 882 ],
            "I2": [ 2434 ],
            "I3": [ 885 ],
            "O": [ 2435 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17998": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 879 ],
            "I1": [ 839 ],
            "I2": [ 133 ],
            "I3": [ 2435 ],
            "O": [ 2436 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$17999": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 861 ],
            "I1": [ 135 ],
            "I2": [ 867 ],
            "I3": [ 2436 ],
            "O": [ 825 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18000": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 922 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2437 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18001": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 863 ],
            "I1": [ 923 ],
            "I2": [ 139 ],
            "I3": [ 2437 ],
            "O": [ 2438 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18002": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 2438 ],
            "I2": [ 926 ],
            "I3": [ 2439 ],
            "O": [ 907 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18003": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 929 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 336 ],
            "O": [ 2440 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18004": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 928 ],
            "I1": [ 930 ],
            "I2": [ 2440 ],
            "I3": [ 933 ],
            "O": [ 2441 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18005": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 927 ],
            "I2": [ 737 ],
            "I3": [ 2441 ],
            "O": [ 2439 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18006": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64708
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 937 ],
            "I2": [ 317 ],
            "I3": [ 936 ],
            "O": [ 2442 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18007": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 716 ],
            "I1": [ 395 ],
            "I2": [ 737 ],
            "I3": [ 940 ],
            "O": [ 2443 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18008": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 935 ],
            "I1": [ 2443 ],
            "I2": [ 2442 ],
            "I3": [ 944 ],
            "O": [ 908 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18009": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 956 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 447 ],
            "O": [ 2444 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18010": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 957 ],
            "I2": [ 2444 ],
            "I3": [ 960 ],
            "O": [ 2445 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18011": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 839 ],
            "I2": [ 133 ],
            "I3": [ 2445 ],
            "O": [ 2446 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18012": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 952 ],
            "I2": [ 2446 ],
            "I3": [ "0" ],
            "O": [ 945 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18013": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 868 ],
            "I1": [ 978 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2447 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18014": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 875 ],
            "I1": [ 869 ],
            "I2": [ 139 ],
            "I3": [ 2447 ],
            "O": [ 2448 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18015": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 2448 ],
            "I2": [ 985 ],
            "I3": [ 2449 ],
            "O": [ 947 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18016": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 980 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 464 ],
            "O": [ 2450 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18017": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 979 ],
            "I1": [ 981 ],
            "I2": [ 2450 ],
            "I3": [ 984 ],
            "O": [ 2451 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18018": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 737 ],
            "I2": [ 395 ],
            "I3": [ 2451 ],
            "O": [ 2449 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18019": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 986 ],
            "I1": [ 988 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2452 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18020": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 809 ],
            "I1": [ 987 ],
            "I2": [ 139 ],
            "I3": [ 2452 ],
            "O": [ 2453 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18021": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 2453 ],
            "I2": [ 995 ],
            "I3": [ 2454 ],
            "O": [ 948 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18022": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 990 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 497 ],
            "O": [ 2455 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18023": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 991 ],
            "I2": [ 2455 ],
            "I3": [ 994 ],
            "O": [ 2456 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18024": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 716 ],
            "I1": [ 395 ],
            "I2": [ 737 ],
            "I3": [ 2456 ],
            "O": [ 2454 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18025": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 2457 ],
            "I2": [ 2458 ],
            "I3": [ 419 ],
            "O": [ 2459 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18026": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 663 ],
            "O": [ 2460 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18027": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 657 ],
            "I1": [ 415 ],
            "I2": [ 1008 ],
            "I3": [ 2460 ],
            "O": [ 2461 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18028": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1001 ],
            "I1": [ 1006 ],
            "I2": [ 2459 ],
            "I3": [ 2461 ],
            "O": [ 996 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18029": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 2462 ],
            "I2": [ 2463 ],
            "I3": [ 419 ],
            "O": [ 2464 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18030": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53072
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 412 ],
            "I2": [ 413 ],
            "I3": [ 702 ],
            "O": [ 2465 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18031": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 1017 ],
            "I2": [ 702 ],
            "I3": [ 2465 ],
            "O": [ 2466 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18032": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 1016 ],
            "I2": [ 2464 ],
            "I3": [ 2466 ],
            "O": [ 997 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18033": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 2467 ],
            "I2": [ 1040 ],
            "I3": [ 1043 ],
            "O": [ 2468 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18034": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53072
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 412 ],
            "I2": [ 413 ],
            "I3": [ 550 ],
            "O": [ 2469 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18035": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 1041 ],
            "I2": [ 550 ],
            "I3": [ 2469 ],
            "O": [ 2470 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18036": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1036 ],
            "I1": [ 1039 ],
            "I2": [ 2468 ],
            "I3": [ 2470 ],
            "O": [ 1032 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18037": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 2471 ],
            "I2": [ 2472 ],
            "I3": [ 419 ],
            "O": [ 2473 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18038": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 592 ],
            "O": [ 2474 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18039": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 574 ],
            "I1": [ 415 ],
            "I2": [ 1068 ],
            "I3": [ 2474 ],
            "O": [ 2475 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18040": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1062 ],
            "I1": [ 1066 ],
            "I2": [ 2473 ],
            "I3": [ 2475 ],
            "O": [ 1058 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18041": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 953 ],
            "I1": [ 1003 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2476 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18042": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 844 ],
            "I1": [ 954 ],
            "I2": [ 139 ],
            "I3": [ 2476 ],
            "O": [ 2477 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18043": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 2477 ],
            "I2": [ 1089 ],
            "I3": [ 2478 ],
            "O": [ 1060 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18044": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1082 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 579 ],
            "O": [ 2479 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18045": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1081 ],
            "I1": [ 1083 ],
            "I2": [ 2479 ],
            "I3": [ 1086 ],
            "O": [ 2480 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18046": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 771 ],
            "I1": [ 737 ],
            "I2": [ 395 ],
            "I3": [ 2480 ],
            "O": [ 2478 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18047": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 754 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2481 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18048": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 747 ],
            "I2": [ 139 ],
            "I3": [ 2481 ],
            "O": [ 2482 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18049": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 2482 ],
            "I2": [ 1098 ],
            "I3": [ 2483 ],
            "O": [ 1061 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18050": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 609 ],
            "O": [ 2484 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18051": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1090 ],
            "I1": [ 1092 ],
            "I2": [ 2484 ],
            "I3": [ 1095 ],
            "O": [ 2485 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18052": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 890 ],
            "I1": [ 737 ],
            "I2": [ 395 ],
            "I3": [ 2485 ],
            "O": [ 2483 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18053": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 689 ],
            "O": [ 2486 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18054": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1109 ],
            "I1": [ 1110 ],
            "I2": [ 2486 ],
            "I3": [ 1113 ],
            "O": [ 2487 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18055": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1105 ],
            "I1": [ 1106 ],
            "I2": [ 1107 ],
            "I3": [ 2487 ],
            "O": [ 1104 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18056": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 899 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2488 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18057": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 831 ],
            "I1": [ 898 ],
            "I2": [ 139 ],
            "I3": [ 2488 ],
            "O": [ 2489 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18058": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 2489 ],
            "I2": [ 1126 ],
            "I3": [ 2490 ],
            "O": [ 1101 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18059": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1128 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 335 ],
            "O": [ 2491 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18060": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1129 ],
            "I2": [ 2491 ],
            "I3": [ 1132 ],
            "O": [ 2492 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18061": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 890 ],
            "I2": [ 737 ],
            "I3": [ 2492 ],
            "O": [ 2490 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18062": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 676 ],
            "O": [ 2493 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18063": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1138 ],
            "I1": [ 1140 ],
            "I2": [ 2493 ],
            "I3": [ 1143 ],
            "O": [ 2494 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18064": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1135 ],
            "I1": [ 1136 ],
            "I2": [ 1137 ],
            "I3": [ 2494 ],
            "O": [ 1134 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18065": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 790 ],
            "I1": [ 789 ],
            "I2": [ 139 ],
            "I3": [ 133 ],
            "O": [ 2495 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18066": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62213
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 775 ],
            "I1": [ 791 ],
            "I2": [ 139 ],
            "I3": [ 2495 ],
            "O": [ 2496 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18067": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1792
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 2496 ],
            "I2": [ 1148 ],
            "I3": [ 2497 ],
            "O": [ 1144 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18068": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1150 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 274 ],
            "O": [ 2498 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18069": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1149 ],
            "I1": [ 1151 ],
            "I2": [ 2498 ],
            "I3": [ 1154 ],
            "O": [ 2499 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18070": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48896
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 405 ],
            "I2": [ 133 ],
            "I3": [ 2499 ],
            "O": [ 2497 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18071": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 318 ],
            "O": [ 2500 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18072": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4096
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1158 ],
            "I1": [ 1162 ],
            "I2": [ 1161 ],
            "I3": [ 2500 ],
            "O": [ 2501 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18073": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 771 ],
            "I2": [ 737 ],
            "I3": [ 2501 ],
            "O": [ 2502 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18074": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1155 ],
            "I1": [ 1156 ],
            "I2": [ 2502 ],
            "I3": [ "0" ],
            "O": [ 1145 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18075": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65291
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1180 ],
            "I1": [ 414 ],
            "I2": [ 418 ],
            "I3": [ 292 ],
            "O": [ 2503 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18076": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 1183 ],
            "I2": [ 2503 ],
            "I3": [ "0" ],
            "O": [ 2504 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18077": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 256
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1176 ],
            "I1": [ 1178 ],
            "I2": [ 1179 ],
            "I3": [ 2504 ],
            "O": [ 1147 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18078": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65151
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 10 ],
            "I1": [ 11 ],
            "I2": [ 1190 ],
            "I3": [ 12 ],
            "O": [ 2505 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18079": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1187 ],
            "I1": [ 2505 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 2402 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18080": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 63488
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 947 ],
            "I2": [ 1200 ],
            "I3": [ 1237 ],
            "O": [ 2506 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18081": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 2506 ],
            "I2": [ 1236 ],
            "I3": [ "0" ],
            "O": [ 2507 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18082": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2507 ],
            "I1": [ 2508 ],
            "I2": [ 1235 ],
            "I3": [ 1240 ],
            "O": [ 2509 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18083": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 14
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 906 ],
            "I1": [ 1200 ],
            "I2": [ 1216 ],
            "I3": [ 1217 ],
            "O": [ 2510 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18084": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4592
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 446 ],
            "I2": [ 945 ],
            "I3": [ 1200 ],
            "O": [ 2511 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18085": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1218 ],
            "I1": [ 1219 ],
            "I2": [ 1222 ],
            "I3": [ 1223 ],
            "O": [ 2512 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18086": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2510 ],
            "I1": [ 2511 ],
            "I2": [ 2512 ],
            "I3": [ 1233 ],
            "O": [ 2508 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18087": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7875
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1198 ],
            "I2": [ 1445 ],
            "I3": [ 1444 ],
            "O": [ 2513 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18088": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49930
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1198 ],
            "I2": [ 1447 ],
            "I3": [ 1445 ],
            "O": [ 2514 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18089": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65528
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1467 ],
            "I1": [ 2514 ],
            "I2": [ 1436 ],
            "I3": [ 1497 ],
            "O": [ 1830 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18090": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 40149
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1198 ],
            "I2": [ 1444 ],
            "I3": [ 1447 ],
            "O": [ 2515 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18091": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 143
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1472 ],
            "I1": [ 2515 ],
            "I2": [ 1528 ],
            "I3": [ "0" ],
            "O": [ 1842 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18092": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1606 ],
            "I2": [ 1594 ],
            "I3": [ 1603 ],
            "O": [ 2516 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18093": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4078
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1602 ],
            "I1": [ 1607 ],
            "I2": [ 2516 ],
            "I3": [ 1599 ],
            "O": [ 2517 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18094": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 172
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1683 ],
            "I1": [ 1709 ],
            "I2": [ 1594 ],
            "I3": [ "0" ],
            "O": [ 2518 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18095": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1666 ],
            "I1": [ 1665 ],
            "I2": [ 1594 ],
            "I3": [ 1593 ],
            "O": [ 2519 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18096": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64522
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1709 ],
            "I1": [ 1683 ],
            "I2": [ 1594 ],
            "I3": [ 2519 ],
            "O": [ 2520 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18097": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2520 ],
            "I1": [ 2518 ],
            "I2": [ 1599 ],
            "I3": [ "0" ],
            "O": [ 2521 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18098": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1608 ],
            "I2": [ 1594 ],
            "I3": [ 1613 ],
            "O": [ 2522 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18099": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4027
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1609 ],
            "I1": [ 1612 ],
            "I2": [ 2522 ],
            "I3": [ 1599 ],
            "O": [ 2523 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18100": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1625 ],
            "I2": [ 1594 ],
            "I3": [ 1630 ],
            "O": [ 2524 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18101": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4027
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1626 ],
            "I1": [ 1629 ],
            "I2": [ 2524 ],
            "I3": [ 1599 ],
            "O": [ 2525 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18102": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28791
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1645 ],
            "I2": [ 1594 ],
            "I3": [ 1646 ],
            "O": [ 2526 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18103": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4027
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 1644 ],
            "I2": [ 2526 ],
            "I3": [ 1599 ],
            "O": [ 2527 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18104": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2073 ],
            "I1": [ 2528 ],
            "I2": [ 2075 ],
            "I3": [ 2529 ],
            "O": [ 2530 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18105": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13568
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2513 ],
            "I1": [ 1481 ],
            "I2": [ 1446 ],
            "I3": [ 1435 ],
            "O": [ 2531 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18106": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 215 ],
            "I2": [ 170 ],
            "I3": [ 211 ],
            "O": [ 2532 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18107": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53072
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 412 ],
            "I2": [ 413 ],
            "I3": [ 374 ],
            "O": [ 2533 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18108": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 1023 ],
            "I2": [ 374 ],
            "I3": [ 2533 ],
            "O": [ 2534 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18109": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17423
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1020 ],
            "I2": [ 1021 ],
            "I3": [ 395 ],
            "O": [ 2535 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18110": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16384
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1022 ],
            "I1": [ 2535 ],
            "I2": [ 2534 ],
            "I3": [ 1026 ],
            "O": [ 998 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18111": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36864
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2069 ],
            "I1": [ 2536 ],
            "I2": [ 2164 ],
            "I3": [ 2530 ],
            "O": [ 2537 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18112": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2070 ],
            "I1": [ 2538 ],
            "I2": [ 2074 ],
            "I3": [ 2539 ],
            "O": [ 2540 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18113": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2072 ],
            "I1": [ 2540 ],
            "I2": [ 2537 ],
            "I3": [ "0" ],
            "O": [ 2067 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18114": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 172 ],
            "I2": [ 176 ],
            "I3": [ 2417 ],
            "O": [ 2541 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18115": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 2413 ],
            "I2": [ 182 ],
            "I3": [ 207 ],
            "O": [ 2542 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18116": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2542 ],
            "I1": [ 189 ],
            "I2": [ 2412 ],
            "I3": [ 2532 ],
            "O": [ 2543 ]
          }
        },
        "$abc$16389$auto$blifparse.cc:492:parse_blif$18117": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2544 ],
            "I1": [ 2541 ],
            "I2": [ 2543 ],
            "I3": [ "0" ],
            "O": [ 2407 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1243 ],
            "I2": [ 232 ],
            "I3": [ "0" ],
            "O": [ 2545 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2546 ],
            "I0": [ 1243 ],
            "I1": [ 232 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1263 ],
            "I2": [ 435 ],
            "I3": [ 2547 ],
            "O": [ 2548 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2547 ],
            "CO": [ 2549 ],
            "I0": [ 1263 ],
            "I1": [ 435 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1265 ],
            "I2": [ 480 ],
            "I3": [ 2549 ],
            "O": [ 2550 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2549 ],
            "CO": [ 2551 ],
            "I0": [ 1265 ],
            "I1": [ 480 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1267 ],
            "I2": [ 521 ],
            "I3": [ 2551 ],
            "O": [ 2552 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2551 ],
            "CO": [ 2553 ],
            "I0": [ 1267 ],
            "I1": [ 521 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1269 ],
            "I2": [ 488 ],
            "I3": [ 2553 ],
            "O": [ 2554 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2553 ],
            "CO": [ 2555 ],
            "I0": [ 1269 ],
            "I1": [ 488 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1271 ],
            "I2": [ 484 ],
            "I3": [ 2555 ],
            "O": [ 2556 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2555 ],
            "CO": [ 2557 ],
            "I0": [ 1271 ],
            "I1": [ 484 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1273 ],
            "I2": [ 654 ],
            "I3": [ 2557 ],
            "O": [ 2558 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2557 ],
            "CO": [ 2559 ],
            "I0": [ 1273 ],
            "I1": [ 654 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1275 ],
            "I2": [ 675 ],
            "I3": [ 2559 ],
            "O": [ 2560 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2559 ],
            "CO": [ 2561 ],
            "I0": [ 1275 ],
            "I1": [ 675 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1277 ],
            "I2": [ 533 ],
            "I3": [ 2561 ],
            "O": [ 2562 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2561 ],
            "CO": [ 2563 ],
            "I0": [ 1277 ],
            "I1": [ 533 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1279 ],
            "I2": [ 591 ],
            "I3": [ 2563 ],
            "O": [ 2564 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2563 ],
            "CO": [ 2565 ],
            "I0": [ 1279 ],
            "I1": [ 591 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1281 ],
            "I2": [ 688 ],
            "I3": [ 2565 ],
            "O": [ 2566 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2565 ],
            "CO": [ 2567 ],
            "I0": [ 1281 ],
            "I1": [ 688 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1245 ],
            "I2": [ 144 ],
            "I3": [ 2546 ],
            "O": [ 2568 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2546 ],
            "CO": [ 2569 ],
            "I0": [ 1245 ],
            "I1": [ 144 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1283 ],
            "I2": [ 701 ],
            "I3": [ 2567 ],
            "O": [ 2570 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2567 ],
            "CO": [ 2571 ],
            "I0": [ 1283 ],
            "I1": [ 701 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 446 ],
            "I3": [ 2571 ],
            "O": [ 2572 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2571 ],
            "CO": [ 2573 ],
            "I0": [ 1285 ],
            "I1": [ 446 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1287 ],
            "I2": [ 625 ],
            "I3": [ 2573 ],
            "O": [ 2574 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2573 ],
            "CO": [ 2575 ],
            "I0": [ 1287 ],
            "I1": [ 625 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1289 ],
            "I2": [ 641 ],
            "I3": [ 2575 ],
            "O": [ 2576 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2575 ],
            "CO": [ 2577 ],
            "I0": [ 1289 ],
            "I1": [ 641 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1291 ],
            "I2": [ 496 ],
            "I3": [ 2577 ],
            "O": [ 2578 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2577 ],
            "CO": [ 2579 ],
            "I0": [ 1291 ],
            "I1": [ 496 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1293 ],
            "I2": [ 578 ],
            "I3": [ 2579 ],
            "O": [ 2580 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2579 ],
            "CO": [ 2581 ],
            "I0": [ 1293 ],
            "I1": [ 578 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1295 ],
            "I2": [ 608 ],
            "I3": [ 2581 ],
            "O": [ 2582 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2581 ],
            "CO": [ 2583 ],
            "I0": [ 1295 ],
            "I1": [ 608 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1297 ],
            "I2": [ 463 ],
            "I3": [ 2583 ],
            "O": [ 2584 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2583 ],
            "CO": [ 2585 ],
            "I0": [ 1297 ],
            "I1": [ 463 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1299 ],
            "I2": [ 463 ],
            "I3": [ 2585 ],
            "O": [ 2586 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2585 ],
            "CO": [ 2587 ],
            "I0": [ 1299 ],
            "I1": [ 463 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 662 ],
            "I3": [ 2587 ],
            "O": [ 2588 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2587 ],
            "CO": [ 2589 ],
            "I0": [ 1301 ],
            "I1": [ 662 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1247 ],
            "I2": [ 309 ],
            "I3": [ 2569 ],
            "O": [ 2590 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2569 ],
            "CO": [ 2591 ],
            "I0": [ 1247 ],
            "I1": [ 309 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1303 ],
            "I2": [ 463 ],
            "I3": [ 2589 ],
            "O": [ 2592 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2589 ],
            "CO": [ 2593 ],
            "I0": [ 1303 ],
            "I1": [ 463 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1305 ],
            "I2": [ 209 ],
            "I3": [ 2593 ],
            "O": [ 2594 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1249 ],
            "I2": [ 391 ],
            "I3": [ 2591 ],
            "O": [ 2595 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2591 ],
            "CO": [ 2596 ],
            "I0": [ 1249 ],
            "I1": [ 391 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1251 ],
            "I2": [ 397 ],
            "I3": [ 2596 ],
            "O": [ 2597 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2596 ],
            "CO": [ 2598 ],
            "I0": [ 1251 ],
            "I1": [ 397 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1253 ],
            "I2": [ 546 ],
            "I3": [ 2598 ],
            "O": [ 2599 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2598 ],
            "CO": [ 2600 ],
            "I0": [ 1253 ],
            "I1": [ 546 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1255 ],
            "I2": [ 439 ],
            "I3": [ 2600 ],
            "O": [ 2601 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2600 ],
            "CO": [ 2602 ],
            "I0": [ 1255 ],
            "I1": [ 439 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1257 ],
            "I2": [ 435 ],
            "I3": [ 2602 ],
            "O": [ 2603 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2602 ],
            "CO": [ 2604 ],
            "I0": [ 1257 ],
            "I1": [ 435 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1259 ],
            "I2": [ 435 ],
            "I3": [ 2604 ],
            "O": [ 2605 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2604 ],
            "CO": [ 2606 ],
            "I0": [ 1259 ],
            "I1": [ 435 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1261 ],
            "I2": [ 604 ],
            "I3": [ 2606 ],
            "O": [ 2607 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2606 ],
            "CO": [ 2547 ],
            "I0": [ 1261 ],
            "I1": [ 604 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2608 ],
            "I0": [ 2361 ],
            "I1": [ 141 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2609 ],
            "CO": [ 2610 ],
            "I0": [ 2371 ],
            "I1": [ 335 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2610 ],
            "CO": [ 2611 ],
            "I0": [ 2372 ],
            "I1": [ 336 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2611 ],
            "CO": [ 2612 ],
            "I0": [ 2373 ],
            "I1": [ 355 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2612 ],
            "CO": [ 2613 ],
            "I0": [ 2374 ],
            "I1": [ 356 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2613 ],
            "CO": [ 2614 ],
            "I0": [ 2375 ],
            "I1": [ 373 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2614 ],
            "CO": [ 2615 ],
            "I0": [ 2376 ],
            "I1": [ 374 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2615 ],
            "CO": [ 2616 ],
            "I0": [ 2377 ],
            "I1": [ 676 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2616 ],
            "CO": [ 2617 ],
            "I0": [ 2378 ],
            "I1": [ 534 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2617 ],
            "CO": [ 2618 ],
            "I0": [ 2379 ],
            "I1": [ 592 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2618 ],
            "CO": [ 2619 ],
            "I0": [ 2380 ],
            "I1": [ 689 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2608 ],
            "CO": [ 2620 ],
            "I0": [ 2362 ],
            "I1": [ 140 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2619 ],
            "CO": [ 2621 ],
            "I0": [ 2381 ],
            "I1": [ 702 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2621 ],
            "CO": [ 2622 ],
            "I0": [ 2382 ],
            "I1": [ 447 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2622 ],
            "CO": [ 2623 ],
            "I0": [ 2383 ],
            "I1": [ 626 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2623 ],
            "CO": [ 2624 ],
            "I0": [ 2384 ],
            "I1": [ 642 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2624 ],
            "CO": [ 2625 ],
            "I0": [ 2385 ],
            "I1": [ 497 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2625 ],
            "CO": [ 2626 ],
            "I0": [ 2386 ],
            "I1": [ 579 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2626 ],
            "CO": [ 2627 ],
            "I0": [ 2387 ],
            "I1": [ 609 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2627 ],
            "CO": [ 2628 ],
            "I0": [ 2388 ],
            "I1": [ 464 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2628 ],
            "CO": [ 2629 ],
            "I0": [ 2389 ],
            "I1": [ 550 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2629 ],
            "CO": [ 2630 ],
            "I0": [ 2390 ],
            "I1": [ 663 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2620 ],
            "CO": [ 2631 ],
            "I0": [ 2363 ],
            "I1": [ 254 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2630 ],
            "CO": [ 2632 ],
            "I0": [ 2391 ],
            "I1": [ 509 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[31].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2632 ],
            "CO": [ 1189 ],
            "I0": [ 2392 ],
            "I1": [ 562 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2631 ],
            "CO": [ 2633 ],
            "I0": [ 2364 ],
            "I1": [ 253 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2633 ],
            "CO": [ 2634 ],
            "I0": [ 2365 ],
            "I1": [ 273 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2634 ],
            "CO": [ 2635 ],
            "I0": [ 2366 ],
            "I1": [ 274 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2635 ],
            "CO": [ 2636 ],
            "I0": [ 2367 ],
            "I1": [ 291 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2636 ],
            "CO": [ 2637 ],
            "I0": [ 2368 ],
            "I1": [ 292 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2637 ],
            "CO": [ 2638 ],
            "I0": [ 2369 ],
            "I1": [ 317 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2638 ],
            "CO": [ 2609 ],
            "I0": [ 2370 ],
            "I1": [ 318 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2639 ],
            "I0": [ 2361 ],
            "I1": [ 141 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2640 ],
            "CO": [ 2641 ],
            "I0": [ 2371 ],
            "I1": [ 335 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2641 ],
            "CO": [ 2642 ],
            "I0": [ 2372 ],
            "I1": [ 336 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2642 ],
            "CO": [ 2643 ],
            "I0": [ 2373 ],
            "I1": [ 355 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2643 ],
            "CO": [ 2644 ],
            "I0": [ 2374 ],
            "I1": [ 356 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2644 ],
            "CO": [ 2645 ],
            "I0": [ 2375 ],
            "I1": [ 373 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2645 ],
            "CO": [ 2646 ],
            "I0": [ 2376 ],
            "I1": [ 374 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2646 ],
            "CO": [ 2647 ],
            "I0": [ 2377 ],
            "I1": [ 676 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2647 ],
            "CO": [ 2648 ],
            "I0": [ 2378 ],
            "I1": [ 534 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2648 ],
            "CO": [ 2649 ],
            "I0": [ 2379 ],
            "I1": [ 592 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2649 ],
            "CO": [ 2650 ],
            "I0": [ 2380 ],
            "I1": [ 689 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2639 ],
            "CO": [ 2651 ],
            "I0": [ 2362 ],
            "I1": [ 140 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2650 ],
            "CO": [ 2652 ],
            "I0": [ 2381 ],
            "I1": [ 702 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2652 ],
            "CO": [ 2653 ],
            "I0": [ 2382 ],
            "I1": [ 447 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2653 ],
            "CO": [ 2654 ],
            "I0": [ 2383 ],
            "I1": [ 626 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2654 ],
            "CO": [ 2655 ],
            "I0": [ 2384 ],
            "I1": [ 642 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2655 ],
            "CO": [ 2656 ],
            "I0": [ 2385 ],
            "I1": [ 497 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2656 ],
            "CO": [ 2657 ],
            "I0": [ 2386 ],
            "I1": [ 579 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2657 ],
            "CO": [ 2658 ],
            "I0": [ 2387 ],
            "I1": [ 609 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2658 ],
            "CO": [ 2659 ],
            "I0": [ 2388 ],
            "I1": [ 464 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2659 ],
            "CO": [ 2660 ],
            "I0": [ 2389 ],
            "I1": [ 550 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2660 ],
            "CO": [ 2661 ],
            "I0": [ 2390 ],
            "I1": [ 663 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2651 ],
            "CO": [ 2662 ],
            "I0": [ 2363 ],
            "I1": [ 254 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2661 ],
            "CO": [ 714 ],
            "I0": [ 2391 ],
            "I1": [ 509 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2392 ],
            "I2": [ 562 ],
            "I3": [ 714 ],
            "O": [ 715 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[31].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 714 ],
            "CO": [ 713 ],
            "I0": [ 2392 ],
            "I1": [ 562 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2662 ],
            "CO": [ 2663 ],
            "I0": [ 2364 ],
            "I1": [ 253 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2663 ],
            "CO": [ 2664 ],
            "I0": [ 2365 ],
            "I1": [ 273 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2664 ],
            "CO": [ 2665 ],
            "I0": [ 2366 ],
            "I1": [ 274 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2665 ],
            "CO": [ 2666 ],
            "I0": [ 2367 ],
            "I1": [ 291 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2666 ],
            "CO": [ 2667 ],
            "I0": [ 2368 ],
            "I1": [ 292 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2667 ],
            "CO": [ 2668 ],
            "I0": [ 2369 ],
            "I1": [ 317 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2668 ],
            "CO": [ 2640 ],
            "I0": [ 2370 ],
            "I1": [ 318 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2361 ],
            "I2": [ 2329 ],
            "I3": [ "0" ],
            "O": [ 420 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2669 ],
            "I0": [ 2361 ],
            "I1": [ 2329 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2371 ],
            "I2": [ 2339 ],
            "I3": [ 2670 ],
            "O": [ 1131 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2670 ],
            "CO": [ 2671 ],
            "I0": [ 2371 ],
            "I1": [ 2339 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2372 ],
            "I2": [ 2340 ],
            "I3": [ 2671 ],
            "O": [ 932 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2671 ],
            "CO": [ 2672 ],
            "I0": [ 2372 ],
            "I1": [ 2340 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2373 ],
            "I2": [ 2341 ],
            "I3": [ 2672 ],
            "O": [ 816 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2672 ],
            "CO": [ 2673 ],
            "I0": [ 2373 ],
            "I1": [ 2341 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2374 ],
            "I2": [ 2342 ],
            "I3": [ 2673 ],
            "O": [ 857 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2673 ],
            "CO": [ 2674 ],
            "I0": [ 2374 ],
            "I1": [ 2342 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2375 ],
            "I2": [ 2343 ],
            "I3": [ 2674 ],
            "O": [ 920 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2674 ],
            "CO": [ 2675 ],
            "I0": [ 2375 ],
            "I1": [ 2343 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2376 ],
            "I2": [ 2344 ],
            "I3": [ 2675 ],
            "O": [ 1025 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2675 ],
            "CO": [ 2676 ],
            "I0": [ 2376 ],
            "I1": [ 2344 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2377 ],
            "I2": [ 2345 ],
            "I3": [ 2676 ],
            "O": [ 1142 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2676 ],
            "CO": [ 2677 ],
            "I0": [ 2377 ],
            "I1": [ 2345 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2378 ],
            "I2": [ 2346 ],
            "I3": [ 2677 ],
            "O": [ 1175 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2677 ],
            "CO": [ 2678 ],
            "I0": [ 2378 ],
            "I1": [ 2346 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2379 ],
            "I2": [ 2347 ],
            "I3": [ 2678 ],
            "O": [ 2472 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2678 ],
            "CO": [ 2679 ],
            "I0": [ 2379 ],
            "I1": [ 2347 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2380 ],
            "I2": [ 2348 ],
            "I3": [ 2679 ],
            "O": [ 1112 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2679 ],
            "CO": [ 2680 ],
            "I0": [ 2380 ],
            "I1": [ 2348 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2362 ],
            "I2": [ 2330 ],
            "I3": [ 2669 ],
            "O": [ 802 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2669 ],
            "CO": [ 2681 ],
            "I0": [ 2362 ],
            "I1": [ 2330 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2381 ],
            "I2": [ 2349 ],
            "I3": [ 2680 ],
            "O": [ 2463 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2680 ],
            "CO": [ 2682 ],
            "I0": [ 2381 ],
            "I1": [ 2349 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2382 ],
            "I2": [ 2350 ],
            "I3": [ 2682 ],
            "O": [ 959 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2682 ],
            "CO": [ 2683 ],
            "I0": [ 2382 ],
            "I1": [ 2350 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2383 ],
            "I2": [ 2351 ],
            "I3": [ 2683 ],
            "O": [ 837 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2683 ],
            "CO": [ 2684 ],
            "I0": [ 2383 ],
            "I1": [ 2351 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2384 ],
            "I2": [ 2352 ],
            "I3": [ 2684 ],
            "O": [ 884 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2684 ],
            "CO": [ 2685 ],
            "I0": [ 2384 ],
            "I1": [ 2352 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2385 ],
            "I2": [ 2353 ],
            "I3": [ 2685 ],
            "O": [ 993 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2685 ],
            "CO": [ 2686 ],
            "I0": [ 2385 ],
            "I1": [ 2353 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2386 ],
            "I2": [ 2354 ],
            "I3": [ 2686 ],
            "O": [ 1085 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2686 ],
            "CO": [ 2687 ],
            "I0": [ 2386 ],
            "I1": [ 2354 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2387 ],
            "I2": [ 2355 ],
            "I3": [ 2687 ],
            "O": [ 1094 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2687 ],
            "CO": [ 2688 ],
            "I0": [ 2387 ],
            "I1": [ 2355 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2388 ],
            "I2": [ 2356 ],
            "I3": [ 2688 ],
            "O": [ 983 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2688 ],
            "CO": [ 2689 ],
            "I0": [ 2388 ],
            "I1": [ 2356 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2389 ],
            "I2": [ 2357 ],
            "I3": [ 2689 ],
            "O": [ 2467 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2689 ],
            "CO": [ 2690 ],
            "I0": [ 2389 ],
            "I1": [ 2357 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2390 ],
            "I2": [ 2358 ],
            "I3": [ 2690 ],
            "O": [ 2458 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2690 ],
            "CO": [ 2691 ],
            "I0": [ 2390 ],
            "I1": [ 2358 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2363 ],
            "I2": [ 2331 ],
            "I3": [ 2681 ],
            "O": [ 900 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2681 ],
            "CO": [ 2692 ],
            "I0": [ 2363 ],
            "I1": [ 2331 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2391 ],
            "I2": [ 2359 ],
            "I3": [ 2691 ],
            "O": [ 738 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2691 ],
            "CO": [ 2693 ],
            "I0": [ 2391 ],
            "I1": [ 2359 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2392 ],
            "I2": [ 2360 ],
            "I3": [ 2693 ],
            "O": [ 1057 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2364 ],
            "I2": [ 2332 ],
            "I3": [ 2692 ],
            "O": [ 970 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2692 ],
            "CO": [ 2694 ],
            "I0": [ 2364 ],
            "I1": [ 2332 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2365 ],
            "I2": [ 2333 ],
            "I3": [ 2694 ],
            "O": [ 1075 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2694 ],
            "CO": [ 2695 ],
            "I0": [ 2365 ],
            "I1": [ 2333 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2366 ],
            "I2": [ 2334 ],
            "I3": [ 2695 ],
            "O": [ 1153 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2695 ],
            "CO": [ 2696 ],
            "I0": [ 2366 ],
            "I1": [ 2334 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2367 ],
            "I2": [ 2335 ],
            "I3": [ 2696 ],
            "O": [ 1124 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2696 ],
            "CO": [ 2697 ],
            "I0": [ 2367 ],
            "I1": [ 2335 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2368 ],
            "I2": [ 2336 ],
            "I3": [ 2697 ],
            "O": [ 1182 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2697 ],
            "CO": [ 2698 ],
            "I0": [ 2368 ],
            "I1": [ 2336 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2369 ],
            "I2": [ 2337 ],
            "I3": [ 2698 ],
            "O": [ 939 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2698 ],
            "CO": [ 2699 ],
            "I0": [ 2369 ],
            "I1": [ 2337 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2370 ],
            "I2": [ 2338 ],
            "I3": [ 2699 ],
            "O": [ 1160 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2699 ],
            "CO": [ 2670 ],
            "I0": [ 2370 ],
            "I1": [ 2338 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2329 ],
            "I2": [ 142 ],
            "I3": [ "1" ],
            "O": [ 417 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 2700 ],
            "I0": [ 2329 ],
            "I1": [ 142 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2339 ],
            "I2": [ 1128 ],
            "I3": [ 2701 ],
            "O": [ 1130 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2701 ],
            "CO": [ 2702 ],
            "I0": [ 2339 ],
            "I1": [ 1128 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2340 ],
            "I2": [ 929 ],
            "I3": [ 2702 ],
            "O": [ 931 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2702 ],
            "CO": [ 2703 ],
            "I0": [ 2340 ],
            "I1": [ 929 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2341 ],
            "I2": [ 819 ],
            "I3": [ 2703 ],
            "O": [ 822 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2703 ],
            "CO": [ 2704 ],
            "I0": [ 2341 ],
            "I1": [ 819 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2342 ],
            "I2": [ 853 ],
            "I3": [ 2704 ],
            "O": [ 856 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2704 ],
            "CO": [ 2705 ],
            "I0": [ 2342 ],
            "I1": [ 853 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2343 ],
            "I2": [ 916 ],
            "I3": [ 2705 ],
            "O": [ 919 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2705 ],
            "CO": [ 2706 ],
            "I0": [ 2343 ],
            "I1": [ 916 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 1023 ],
            "I3": [ 2706 ],
            "O": [ 1024 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2706 ],
            "CO": [ 2707 ],
            "I0": [ 2344 ],
            "I1": [ 1023 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2345 ],
            "I2": [ 1139 ],
            "I3": [ 2707 ],
            "O": [ 1141 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2707 ],
            "CO": [ 2708 ],
            "I0": [ 2345 ],
            "I1": [ 1139 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2346 ],
            "I2": [ 1170 ],
            "I3": [ 2708 ],
            "O": [ 1174 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2708 ],
            "CO": [ 2709 ],
            "I0": [ 2346 ],
            "I1": [ 1170 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2347 ],
            "I2": [ 1067 ],
            "I3": [ 2709 ],
            "O": [ 2471 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2709 ],
            "CO": [ 2710 ],
            "I0": [ 2347 ],
            "I1": [ 1067 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2348 ],
            "I2": [ 1108 ],
            "I3": [ 2710 ],
            "O": [ 1111 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2710 ],
            "CO": [ 2711 ],
            "I0": [ 2348 ],
            "I1": [ 1108 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2330 ],
            "I2": [ 143 ],
            "I3": [ 2700 ],
            "O": [ 801 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2700 ],
            "CO": [ 2712 ],
            "I0": [ 2330 ],
            "I1": [ 143 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2349 ],
            "I2": [ 1017 ],
            "I3": [ 2711 ],
            "O": [ 2462 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2711 ],
            "CO": [ 2713 ],
            "I0": [ 2349 ],
            "I1": [ 1017 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2350 ],
            "I2": [ 956 ],
            "I3": [ 2713 ],
            "O": [ 958 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2713 ],
            "CO": [ 2714 ],
            "I0": [ 2350 ],
            "I1": [ 956 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2351 ],
            "I2": [ 834 ],
            "I3": [ 2714 ],
            "O": [ 836 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2714 ],
            "CO": [ 2715 ],
            "I0": [ 2351 ],
            "I1": [ 834 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2352 ],
            "I2": [ 881 ],
            "I3": [ 2715 ],
            "O": [ 883 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2715 ],
            "CO": [ 2716 ],
            "I0": [ 2352 ],
            "I1": [ 881 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2353 ],
            "I2": [ 990 ],
            "I3": [ 2716 ],
            "O": [ 992 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2716 ],
            "CO": [ 2717 ],
            "I0": [ 2353 ],
            "I1": [ 990 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2354 ],
            "I2": [ 1082 ],
            "I3": [ 2717 ],
            "O": [ 1084 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2717 ],
            "CO": [ 2718 ],
            "I0": [ 2354 ],
            "I1": [ 1082 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2355 ],
            "I2": [ 1091 ],
            "I3": [ 2718 ],
            "O": [ 1093 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2718 ],
            "CO": [ 2719 ],
            "I0": [ 2355 ],
            "I1": [ 1091 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2356 ],
            "I2": [ 980 ],
            "I3": [ 2719 ],
            "O": [ 982 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2719 ],
            "CO": [ 2720 ],
            "I0": [ 2356 ],
            "I1": [ 980 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2357 ],
            "I2": [ 1041 ],
            "I3": [ 2720 ],
            "O": [ 1042 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2720 ],
            "CO": [ 2721 ],
            "I0": [ 2357 ],
            "I1": [ 1041 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2358 ],
            "I2": [ 1007 ],
            "I3": [ 2721 ],
            "O": [ 2457 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2721 ],
            "CO": [ 2722 ],
            "I0": [ 2358 ],
            "I1": [ 1007 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2331 ],
            "I2": [ 139 ],
            "I3": [ 2712 ],
            "O": [ 905 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2712 ],
            "CO": [ 2723 ],
            "I0": [ 2331 ],
            "I1": [ 139 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2359 ],
            "I2": [ 741 ],
            "I3": [ 2722 ],
            "O": [ 743 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2722 ],
            "CO": [ 2724 ],
            "I0": [ 2359 ],
            "I1": [ 741 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2360 ],
            "I2": [ 1053 ],
            "I3": [ 2724 ],
            "O": [ 1056 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2332 ],
            "I2": [ 133 ],
            "I3": [ 2723 ],
            "O": [ 975 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2723 ],
            "CO": [ 2725 ],
            "I0": [ 2332 ],
            "I1": [ 133 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2333 ],
            "I2": [ 395 ],
            "I3": [ 2725 ],
            "O": [ 1080 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2725 ],
            "CO": [ 2726 ],
            "I0": [ 2333 ],
            "I1": [ 395 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2334 ],
            "I2": [ 1150 ],
            "I3": [ 2726 ],
            "O": [ 1152 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2726 ],
            "CO": [ 2727 ],
            "I0": [ 2334 ],
            "I1": [ 1150 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2335 ],
            "I2": [ 1120 ],
            "I3": [ 2727 ],
            "O": [ 1123 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2727 ],
            "CO": [ 2728 ],
            "I0": [ 2335 ],
            "I1": [ 1120 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2336 ],
            "I2": [ 1180 ],
            "I3": [ 2728 ],
            "O": [ 1181 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2728 ],
            "CO": [ 2729 ],
            "I0": [ 2336 ],
            "I1": [ 1180 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2337 ],
            "I2": [ 936 ],
            "I3": [ 2729 ],
            "O": [ 938 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2729 ],
            "CO": [ 2730 ],
            "I0": [ 2337 ],
            "I1": [ 936 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2338 ],
            "I2": [ 1157 ],
            "I3": [ 2730 ],
            "O": [ 1159 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2730 ],
            "CO": [ 2701 ],
            "I0": [ 2338 ],
            "I1": [ 1157 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2731 ],
            "I2": [ 1535 ],
            "I3": [ "0" ],
            "O": [ 1849 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2732 ],
            "I0": [ 2731 ],
            "I1": [ 1535 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2733 ],
            "I2": [ 1556 ],
            "I3": [ 2734 ],
            "O": [ 1895 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2734 ],
            "CO": [ 2735 ],
            "I0": [ 2733 ],
            "I1": [ 1556 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2736 ],
            "I2": [ 1560 ],
            "I3": [ 2735 ],
            "O": [ 1900 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2735 ],
            "CO": [ 2737 ],
            "I0": [ 2736 ],
            "I1": [ 1560 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2738 ],
            "I2": [ 1567 ],
            "I3": [ 2737 ],
            "O": [ 1905 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2737 ],
            "CO": [ 2739 ],
            "I0": [ 2738 ],
            "I1": [ 1567 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2740 ],
            "I2": [ 1568 ],
            "I3": [ 2739 ],
            "O": [ 1910 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2739 ],
            "CO": [ 2741 ],
            "I0": [ 2740 ],
            "I1": [ 1568 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2742 ],
            "I2": [ 1569 ],
            "I3": [ 2741 ],
            "O": [ 1915 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2741 ],
            "CO": [ 2743 ],
            "I0": [ 2742 ],
            "I1": [ 1569 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2744 ],
            "I2": [ 1571 ],
            "I3": [ 2743 ],
            "O": [ 1920 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2743 ],
            "CO": [ 2745 ],
            "I0": [ 2744 ],
            "I1": [ 1571 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2746 ],
            "I2": [ 1573 ],
            "I3": [ 2745 ],
            "O": [ 1925 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2745 ],
            "CO": [ 2747 ],
            "I0": [ 2746 ],
            "I1": [ 1573 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2748 ],
            "I2": [ 1575 ],
            "I3": [ 2747 ],
            "O": [ 1930 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2747 ],
            "CO": [ 2749 ],
            "I0": [ 2748 ],
            "I1": [ 1575 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2750 ],
            "I2": [ 1577 ],
            "I3": [ 2749 ],
            "O": [ 1935 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2749 ],
            "CO": [ 2751 ],
            "I0": [ 2750 ],
            "I1": [ 1577 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2752 ],
            "I2": [ 1579 ],
            "I3": [ 2751 ],
            "O": [ 1940 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2751 ],
            "CO": [ 2753 ],
            "I0": [ 2752 ],
            "I1": [ 1579 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2754 ],
            "I2": [ 1540 ],
            "I3": [ 2732 ],
            "O": [ 1852 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2732 ],
            "CO": [ 2755 ],
            "I0": [ 2754 ],
            "I1": [ 1540 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2756 ],
            "I2": [ 1581 ],
            "I3": [ 2753 ],
            "O": [ 1945 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2753 ],
            "CO": [ 2757 ],
            "I0": [ 2756 ],
            "I1": [ 1581 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2758 ],
            "I2": [ 1582 ],
            "I3": [ 2757 ],
            "O": [ 1950 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2757 ],
            "CO": [ 2759 ],
            "I0": [ 2758 ],
            "I1": [ 1582 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2760 ],
            "I2": [ 1583 ],
            "I3": [ 2759 ],
            "O": [ 1955 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2759 ],
            "CO": [ 2761 ],
            "I0": [ 2760 ],
            "I1": [ 1583 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2762 ],
            "I2": [ 1584 ],
            "I3": [ 2761 ],
            "O": [ 1960 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2761 ],
            "CO": [ 2763 ],
            "I0": [ 2762 ],
            "I1": [ 1584 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2764 ],
            "I2": [ 1585 ],
            "I3": [ 2763 ],
            "O": [ 1965 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2763 ],
            "CO": [ 2765 ],
            "I0": [ 2764 ],
            "I1": [ 1585 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2766 ],
            "I2": [ 1586 ],
            "I3": [ 2765 ],
            "O": [ 1970 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2765 ],
            "CO": [ 2767 ],
            "I0": [ 2766 ],
            "I1": [ 1586 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2768 ],
            "I2": [ 1587 ],
            "I3": [ 2767 ],
            "O": [ 1975 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2767 ],
            "CO": [ 2769 ],
            "I0": [ 2768 ],
            "I1": [ 1587 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2770 ],
            "I2": [ 1588 ],
            "I3": [ 2769 ],
            "O": [ 1980 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2769 ],
            "CO": [ 2771 ],
            "I0": [ 2770 ],
            "I1": [ 1588 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2772 ],
            "I2": [ 1588 ],
            "I3": [ 2771 ],
            "O": [ 1985 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2771 ],
            "CO": [ 2773 ],
            "I0": [ 2772 ],
            "I1": [ 1588 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2774 ],
            "I2": [ 1589 ],
            "I3": [ 2773 ],
            "O": [ 1990 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2773 ],
            "CO": [ 2775 ],
            "I0": [ 2774 ],
            "I1": [ 1589 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2776 ],
            "I2": [ 1543 ],
            "I3": [ 2755 ],
            "O": [ 1856 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2755 ],
            "CO": [ 2777 ],
            "I0": [ 2776 ],
            "I1": [ 1543 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2778 ],
            "I2": [ 1588 ],
            "I3": [ 2775 ],
            "O": [ 1995 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2775 ],
            "CO": [ 2779 ],
            "I0": [ 2778 ],
            "I1": [ 1588 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2780 ],
            "I2": [ 1561 ],
            "I3": [ 2779 ],
            "O": [ 2000 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2781 ],
            "I2": [ 1546 ],
            "I3": [ 2777 ],
            "O": [ 1860 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2777 ],
            "CO": [ 2782 ],
            "I0": [ 2781 ],
            "I1": [ 1546 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2783 ],
            "I2": [ 1549 ],
            "I3": [ 2782 ],
            "O": [ 1865 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2782 ],
            "CO": [ 2784 ],
            "I0": [ 2783 ],
            "I1": [ 1549 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2785 ],
            "I2": [ 1551 ],
            "I3": [ 2784 ],
            "O": [ 1870 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2784 ],
            "CO": [ 2786 ],
            "I0": [ 2785 ],
            "I1": [ 1551 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2787 ],
            "I2": [ 1553 ],
            "I3": [ 2786 ],
            "O": [ 1875 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2786 ],
            "CO": [ 2788 ],
            "I0": [ 2787 ],
            "I1": [ 1553 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2789 ],
            "I2": [ 1556 ],
            "I3": [ 2788 ],
            "O": [ 1880 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2788 ],
            "CO": [ 2790 ],
            "I0": [ 2789 ],
            "I1": [ 1556 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2791 ],
            "I2": [ 1556 ],
            "I3": [ 2790 ],
            "O": [ 1885 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2790 ],
            "CO": [ 2792 ],
            "I0": [ 2791 ],
            "I1": [ 1556 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2793 ],
            "I2": [ 1555 ],
            "I3": [ 2792 ],
            "O": [ 1890 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2792 ],
            "CO": [ 2734 ],
            "I0": [ 2793 ],
            "I1": [ 1555 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2794 ],
            "I3": [ "0" ],
            "O": [ 1848 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2795 ],
            "I3": [ 2796 ],
            "O": [ 1894 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2796 ],
            "CO": [ 2797 ],
            "I0": [ "0" ],
            "I1": [ 2795 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2798 ],
            "I3": [ 2797 ],
            "O": [ 1899 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2797 ],
            "CO": [ 2799 ],
            "I0": [ "0" ],
            "I1": [ 2798 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2800 ],
            "I3": [ 2799 ],
            "O": [ 1904 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2799 ],
            "CO": [ 2801 ],
            "I0": [ "0" ],
            "I1": [ 2800 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2802 ],
            "I3": [ 2801 ],
            "O": [ 1909 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2801 ],
            "CO": [ 2803 ],
            "I0": [ "0" ],
            "I1": [ 2802 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2804 ],
            "I3": [ 2803 ],
            "O": [ 1914 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2803 ],
            "CO": [ 2805 ],
            "I0": [ "0" ],
            "I1": [ 2804 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2806 ],
            "I3": [ 2805 ],
            "O": [ 1919 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2805 ],
            "CO": [ 2807 ],
            "I0": [ "0" ],
            "I1": [ 2806 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2808 ],
            "I3": [ 2807 ],
            "O": [ 1924 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2807 ],
            "CO": [ 2809 ],
            "I0": [ "0" ],
            "I1": [ 2808 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2810 ],
            "I3": [ 2809 ],
            "O": [ 1929 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2809 ],
            "CO": [ 2811 ],
            "I0": [ "0" ],
            "I1": [ 2810 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2812 ],
            "I3": [ 2811 ],
            "O": [ 1934 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2811 ],
            "CO": [ 2813 ],
            "I0": [ "0" ],
            "I1": [ 2812 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2814 ],
            "I3": [ 2813 ],
            "O": [ 1939 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2813 ],
            "CO": [ 2815 ],
            "I0": [ "0" ],
            "I1": [ 2814 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2816 ],
            "I3": [ 2815 ],
            "O": [ 1944 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2815 ],
            "CO": [ 2817 ],
            "I0": [ "0" ],
            "I1": [ 2816 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2818 ],
            "I3": [ 2817 ],
            "O": [ 1949 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2817 ],
            "CO": [ 2819 ],
            "I0": [ "0" ],
            "I1": [ 2818 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2820 ],
            "I3": [ 2819 ],
            "O": [ 1954 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2819 ],
            "CO": [ 2821 ],
            "I0": [ "0" ],
            "I1": [ 2820 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2822 ],
            "I3": [ 2821 ],
            "O": [ 1959 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2821 ],
            "CO": [ 2823 ],
            "I0": [ "0" ],
            "I1": [ 2822 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2824 ],
            "I3": [ 2823 ],
            "O": [ 1964 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2823 ],
            "CO": [ 2825 ],
            "I0": [ "0" ],
            "I1": [ 2824 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2826 ],
            "I3": [ 2825 ],
            "O": [ 1969 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2825 ],
            "CO": [ 2827 ],
            "I0": [ "0" ],
            "I1": [ 2826 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2828 ],
            "I3": [ 2827 ],
            "O": [ 1974 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2827 ],
            "CO": [ 2829 ],
            "I0": [ "0" ],
            "I1": [ 2828 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2830 ],
            "I3": [ 2829 ],
            "O": [ 1979 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2829 ],
            "CO": [ 2831 ],
            "I0": [ "0" ],
            "I1": [ 2830 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2832 ],
            "I3": [ 2831 ],
            "O": [ 1984 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2831 ],
            "CO": [ 2833 ],
            "I0": [ "0" ],
            "I1": [ 2832 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2834 ],
            "I3": [ 2833 ],
            "O": [ 1989 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2833 ],
            "CO": [ 2835 ],
            "I0": [ "0" ],
            "I1": [ 2834 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2836 ],
            "I3": [ 2835 ],
            "O": [ 1994 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2835 ],
            "CO": [ 2837 ],
            "I0": [ "0" ],
            "I1": [ 2836 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2838 ],
            "I3": [ 2837 ],
            "O": [ 1999 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1198 ],
            "CO": [ 2839 ],
            "I0": [ "0" ],
            "I1": [ 1445 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1444 ],
            "I3": [ 2839 ],
            "O": [ 1864 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2839 ],
            "CO": [ 2840 ],
            "I0": [ "0" ],
            "I1": [ 1444 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1447 ],
            "I3": [ 2840 ],
            "O": [ 1869 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2840 ],
            "CO": [ 2841 ],
            "I0": [ "0" ],
            "I1": [ 1447 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1446 ],
            "I3": [ 2841 ],
            "O": [ 1874 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2841 ],
            "CO": [ 2842 ],
            "I0": [ "0" ],
            "I1": [ 1446 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1438 ],
            "I3": [ 2842 ],
            "O": [ 1879 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2842 ],
            "CO": [ 2843 ],
            "I0": [ "0" ],
            "I1": [ 1438 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1441 ],
            "I3": [ 2843 ],
            "O": [ 1884 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2843 ],
            "CO": [ 2844 ],
            "I0": [ "0" ],
            "I1": [ 1441 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1440 ],
            "I3": [ 2844 ],
            "O": [ 1889 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2844 ],
            "CO": [ 2796 ],
            "I0": [ "0" ],
            "I1": [ 1440 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11207": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2845 ],
            "Q": [ 97 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11209": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2846 ],
            "Q": [ 199 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11210": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2847 ],
            "Q": [ 213 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11212": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 92 ],
            "Q": [ 218 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11213": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2848 ],
            "Q": [ 95 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11214": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2849 ],
            "Q": [ 94 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11215": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2850 ],
            "Q": [ 1310 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11248": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2545 ],
            "Q": [ 1309 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11249": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2568 ],
            "Q": [ 1314 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11250": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2590 ],
            "Q": [ 1318 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11251": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2595 ],
            "Q": [ 1322 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11252": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2597 ],
            "Q": [ 1326 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11253": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2599 ],
            "Q": [ 1330 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11254": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2601 ],
            "Q": [ 1334 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11255": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2603 ],
            "Q": [ 1338 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11256": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2605 ],
            "Q": [ 1342 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11257": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2607 ],
            "Q": [ 1346 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11258": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2548 ],
            "Q": [ 1350 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11259": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2550 ],
            "Q": [ 1354 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11260": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2552 ],
            "Q": [ 1358 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11261": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2554 ],
            "Q": [ 1362 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11262": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2556 ],
            "Q": [ 1366 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11263": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2558 ],
            "Q": [ 1370 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11264": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2560 ],
            "Q": [ 1374 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11265": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2562 ],
            "Q": [ 1378 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11266": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2564 ],
            "Q": [ 1382 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11267": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2566 ],
            "Q": [ 1386 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11268": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2570 ],
            "Q": [ 1390 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11269": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2572 ],
            "Q": [ 1394 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11270": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2574 ],
            "Q": [ 1398 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11271": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2576 ],
            "Q": [ 1402 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11272": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2578 ],
            "Q": [ 1406 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11273": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2580 ],
            "Q": [ 1410 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11274": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2582 ],
            "Q": [ 1414 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11275": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2584 ],
            "Q": [ 1418 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11276": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2586 ],
            "Q": [ 1422 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11277": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2588 ],
            "Q": [ 1426 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11278": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2592 ],
            "Q": [ 1430 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11279": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2594 ],
            "Q": [ 1434 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11280": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2403 ],
            "Q": [ 96 ],
            "R": [ 13 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11281": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1201 ],
            "Q": [ 229 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11282": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1202 ],
            "Q": [ 217 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11283": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1203 ],
            "Q": [ 260 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11284": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1204 ],
            "Q": [ 268 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11285": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1205 ],
            "Q": [ 280 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11286": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1206 ],
            "Q": [ 288 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11287": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1207 ],
            "Q": [ 306 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11288": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1208 ],
            "Q": [ 298 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11289": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1209 ],
            "Q": [ 324 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11290": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1210 ],
            "Q": [ 332 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11291": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1211 ],
            "Q": [ 342 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11292": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1212 ],
            "Q": [ 350 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11293": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1213 ],
            "Q": [ 362 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11294": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1232 ],
            "Q": [ 370 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11295": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1214 ],
            "Q": [ 388 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11296": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1215 ],
            "Q": [ 380 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11297": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1216 ],
            "Q": [ 682 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11298": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1217 ],
            "Q": [ 540 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11299": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1218 ],
            "Q": [ 598 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11300": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1219 ],
            "Q": [ 695 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11301": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1220 ],
            "Q": [ 708 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11302": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1221 ],
            "Q": [ 453 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11303": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1222 ],
            "Q": [ 632 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11304": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1223 ],
            "Q": [ 648 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11305": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1224 ],
            "Q": [ 503 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11306": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1225 ],
            "Q": [ 585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11307": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1226 ],
            "Q": [ 615 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11308": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1227 ],
            "Q": [ 470 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11309": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1228 ],
            "Q": [ 556 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11310": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1229 ],
            "Q": [ 669 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11311": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1230 ],
            "Q": [ 515 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11312": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1231 ],
            "Q": [ 568 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11313": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2315 ],
            "Q": [ 1306 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11314": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 145 ],
            "Q": [ 1311 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11315": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 310 ],
            "Q": [ 1315 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11316": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 392 ],
            "Q": [ 1319 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11317": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 398 ],
            "Q": [ 1323 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11318": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 545 ],
            "Q": [ 1327 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11319": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 438 ],
            "Q": [ 1331 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11320": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 434 ],
            "Q": [ 1335 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11321": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 442 ],
            "Q": [ 1339 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11322": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 603 ],
            "Q": [ 1343 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11323": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 637 ],
            "Q": [ 1347 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11324": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 479 ],
            "Q": [ 1351 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11325": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 520 ],
            "Q": [ 1355 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11326": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 487 ],
            "Q": [ 1359 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11327": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 483 ],
            "Q": [ 1363 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11328": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 653 ],
            "Q": [ 1367 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11329": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 674 ],
            "Q": [ 1371 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11330": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 532 ],
            "Q": [ 1375 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11331": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 590 ],
            "Q": [ 1379 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11332": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 687 ],
            "Q": [ 1383 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11333": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 700 ],
            "Q": [ 1387 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11334": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 445 ],
            "Q": [ 1391 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11335": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 624 ],
            "Q": [ 1395 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11336": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 640 ],
            "Q": [ 1399 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11337": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 495 ],
            "Q": [ 1403 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11338": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 577 ],
            "Q": [ 1407 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11339": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 607 ],
            "Q": [ 1411 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11340": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 462 ],
            "Q": [ 1415 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11341": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 549 ],
            "Q": [ 1419 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11342": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 661 ],
            "Q": [ 1423 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11343": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 508 ],
            "Q": [ 1427 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11344": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 561 ],
            "Q": [ 1431 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11345": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2851 ],
            "Q": [ 200 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11346": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2852 ],
            "Q": [ 156 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11347": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2853 ],
            "Q": [ 201 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11348": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2854 ],
            "Q": [ 197 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11349": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2855 ],
            "Q": [ 155 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11350": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 215 ],
            "Q": [ 173 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11351": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2417 ],
            "Q": [ 175 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11352": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2413 ],
            "Q": [ 177 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11353": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 187 ],
            "Q": [ 179 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11354": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 207 ],
            "Q": [ 181 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11355": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 188 ],
            "Q": [ 183 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11356": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 211 ],
            "Q": [ 169 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11359": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2410 ],
            "Q": [ 185 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11360": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2411 ],
            "Q": [ 166 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$11361": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 209 ],
            "Q": [ 171 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6113": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:76|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2395 ],
            "D": [ 2397 ],
            "Q": [ 1590 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6114": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2393 ],
            "D": [ 2396 ],
            "Q": [ 2395 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6115": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:70|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2856 ],
            "D": [ 2394 ],
            "Q": [ 2393 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6275": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2315 ],
            "E": [ 89 ],
            "Q": [ 1706 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6276": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 145 ],
            "E": [ 89 ],
            "Q": [ 1710 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6277": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 310 ],
            "E": [ 89 ],
            "Q": [ 1712 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6278": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 392 ],
            "E": [ 89 ],
            "Q": [ 1714 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6279": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 398 ],
            "E": [ 89 ],
            "Q": [ 1716 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6280": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 545 ],
            "E": [ 89 ],
            "Q": [ 1718 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6281": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 438 ],
            "E": [ 89 ],
            "Q": [ 1720 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6282": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 434 ],
            "E": [ 89 ],
            "Q": [ 1722 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6283": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 442 ],
            "E": [ 89 ],
            "Q": [ 1728 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6284": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 603 ],
            "E": [ 89 ],
            "Q": [ 1733 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6285": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 637 ],
            "E": [ 89 ],
            "Q": [ 1739 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6286": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 479 ],
            "E": [ 89 ],
            "Q": [ 1742 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6287": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 520 ],
            "E": [ 89 ],
            "Q": [ 1746 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6288": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 487 ],
            "E": [ 89 ],
            "Q": [ 1751 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6289": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 483 ],
            "E": [ 89 ],
            "Q": [ 1754 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6290": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 653 ],
            "E": [ 89 ],
            "Q": [ 1758 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6291": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 674 ],
            "E": [ 89 ],
            "Q": [ 1763 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6292": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 532 ],
            "E": [ 89 ],
            "Q": [ 1767 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6293": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 590 ],
            "E": [ 89 ],
            "Q": [ 1772 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6294": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 687 ],
            "E": [ 89 ],
            "Q": [ 1776 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6295": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 700 ],
            "E": [ 89 ],
            "Q": [ 1779 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6296": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 445 ],
            "E": [ 89 ],
            "Q": [ 1784 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6297": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 624 ],
            "E": [ 89 ],
            "Q": [ 1788 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6298": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 640 ],
            "E": [ 89 ],
            "Q": [ 1792 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6299": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 495 ],
            "E": [ 89 ],
            "Q": [ 1798 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6300": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 577 ],
            "E": [ 89 ],
            "Q": [ 1802 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6301": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 607 ],
            "E": [ 89 ],
            "Q": [ 1803 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6302": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 462 ],
            "E": [ 89 ],
            "Q": [ 1811 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6303": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 549 ],
            "E": [ 89 ],
            "Q": [ 1815 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6304": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 661 ],
            "E": [ 89 ],
            "Q": [ 1819 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6305": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 508 ],
            "E": [ 89 ],
            "Q": [ 1823 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6306": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 561 ],
            "E": [ 89 ],
            "Q": [ 1824 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6307": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2315 ],
            "E": [ 2509 ],
            "Q": [ 2 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6308": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 145 ],
            "E": [ 2509 ],
            "Q": [ 3 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6309": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 310 ],
            "E": [ 2509 ],
            "Q": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6310": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 392 ],
            "E": [ 2509 ],
            "Q": [ 5 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6311": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 398 ],
            "E": [ 2509 ],
            "Q": [ 6 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6312": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 545 ],
            "E": [ 2509 ],
            "Q": [ 7 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6313": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 438 ],
            "E": [ 2509 ],
            "Q": [ 8 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6314": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:230|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 434 ],
            "E": [ 2509 ],
            "Q": [ 9 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6340": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2857 ],
            "E": [ 89 ],
            "Q": [ 1599 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6341": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2858 ],
            "E": [ 89 ],
            "Q": [ 1596 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6342": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2859 ],
            "E": [ 89 ],
            "Q": [ 1662 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6343": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1201 ],
            "E": [ 89 ],
            "Q": [ 1597 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6344": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1202 ],
            "E": [ 89 ],
            "Q": [ 1598 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6345": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1203 ],
            "E": [ 89 ],
            "Q": [ 2860 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6346": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1204 ],
            "E": [ 89 ],
            "Q": [ 2861 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6347": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1205 ],
            "E": [ 89 ],
            "Q": [ 2862 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6348": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1206 ],
            "E": [ 89 ],
            "Q": [ 2863 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6349": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1207 ],
            "E": [ 89 ],
            "Q": [ 2864 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6350": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1208 ],
            "E": [ 89 ],
            "Q": [ 2865 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6351": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1209 ],
            "E": [ 89 ],
            "Q": [ 2866 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6352": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1210 ],
            "E": [ 89 ],
            "Q": [ 2867 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6353": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1211 ],
            "E": [ 89 ],
            "Q": [ 2868 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6354": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1212 ],
            "E": [ 89 ],
            "Q": [ 2869 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6375": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 91 ],
            "E": [ 89 ],
            "Q": [ 38 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6376": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 92 ],
            "E": [ 89 ],
            "Q": [ 39 ],
            "R": [ 93 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6377": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 85 ],
            "E": [ 98 ],
            "Q": [ 1591 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6378": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2517 ],
            "E": [ 2319 ],
            "Q": [ 228 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6379": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2521 ],
            "E": [ 2319 ],
            "Q": [ 216 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6380": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2523 ],
            "E": [ 2319 ],
            "Q": [ 259 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6381": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1619 ],
            "E": [ 2319 ],
            "Q": [ 267 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6382": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2525 ],
            "E": [ 2319 ],
            "Q": [ 279 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6383": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1635 ],
            "E": [ 2319 ],
            "Q": [ 287 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6384": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 2527 ],
            "E": [ 2319 ],
            "Q": [ 305 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6385": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1651 ],
            "E": [ 2319 ],
            "Q": [ 297 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6386": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1661 ],
            "E": [ 2319 ],
            "Q": [ 323 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6387": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1664 ],
            "E": [ 2319 ],
            "Q": [ 331 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6388": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1668 ],
            "E": [ 2319 ],
            "Q": [ 341 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6389": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1670 ],
            "E": [ 2319 ],
            "Q": [ 349 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6390": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1672 ],
            "E": [ 2319 ],
            "Q": [ 361 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6391": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1674 ],
            "E": [ 2319 ],
            "Q": [ 369 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6392": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1676 ],
            "E": [ 2319 ],
            "Q": [ 387 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6393": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1678 ],
            "E": [ 2319 ],
            "Q": [ 379 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6394": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1680 ],
            "E": [ 2319 ],
            "Q": [ 681 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6395": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1682 ],
            "E": [ 2319 ],
            "Q": [ 539 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6396": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1684 ],
            "E": [ 2319 ],
            "Q": [ 597 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6397": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1685 ],
            "E": [ 2319 ],
            "Q": [ 694 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6398": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1686 ],
            "E": [ 2319 ],
            "Q": [ 707 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6399": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1687 ],
            "E": [ 2319 ],
            "Q": [ 452 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6400": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1688 ],
            "E": [ 2319 ],
            "Q": [ 631 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6401": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1689 ],
            "E": [ 2319 ],
            "Q": [ 647 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6402": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1691 ],
            "E": [ 2319 ],
            "Q": [ 502 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6403": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1693 ],
            "E": [ 2319 ],
            "Q": [ 584 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6404": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1695 ],
            "E": [ 2319 ],
            "Q": [ 614 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6405": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1697 ],
            "E": [ 2319 ],
            "Q": [ 469 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6406": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1699 ],
            "E": [ 2319 ],
            "Q": [ 555 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6407": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1701 ],
            "E": [ 2319 ],
            "Q": [ 668 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6408": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1703 ],
            "E": [ 2319 ],
            "Q": [ 514 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6409": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 1705 ],
            "E": [ 2319 ],
            "Q": [ 567 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6410": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 87 ],
            "E": [ 99 ],
            "Q": [ 46 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6411": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ 41 ],
            "E": [ 99 ],
            "Q": [ 42 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6412": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 78 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6413": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 79 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6414": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 81 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6415": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 82 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6416": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 83 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6417": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 84 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6418": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 74 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6419": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 75 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6420": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 76 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6421": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 77 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6422": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 70 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6423": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 71 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6424": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 72 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6425": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 73 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6426": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 58 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6427": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 59 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6428": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 60 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6429": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 61 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6430": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 54 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6431": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 55 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6432": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 56 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6433": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 57 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6434": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 66 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6435": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 67 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6436": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 68 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6437": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 69 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6438": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 62 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6439": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 63 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6440": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 64 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$6441": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:111|verilog/data_mem.v:239|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1590 ],
            "D": [ "0" ],
            "E": [ 99 ],
            "Q": [ 65 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7419": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2794 ],
            "Q": [ 2731 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7420": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2870 ],
            "Q": [ 2754 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7421": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1198 ],
            "Q": [ 2776 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7422": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1445 ],
            "Q": [ 2781 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7423": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1444 ],
            "Q": [ 2783 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7424": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1447 ],
            "Q": [ 2785 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7425": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1446 ],
            "Q": [ 2787 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7426": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1438 ],
            "Q": [ 2789 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7427": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1441 ],
            "Q": [ 2791 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7428": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1440 ],
            "Q": [ 2793 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7429": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2795 ],
            "Q": [ 2733 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7430": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2798 ],
            "Q": [ 2736 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7431": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2800 ],
            "Q": [ 2738 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7432": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2802 ],
            "Q": [ 2740 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7433": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2804 ],
            "Q": [ 2742 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7434": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2806 ],
            "Q": [ 2744 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7435": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2808 ],
            "Q": [ 2746 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7436": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2810 ],
            "Q": [ 2748 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7437": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2812 ],
            "Q": [ 2750 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7438": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2814 ],
            "Q": [ 2752 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7439": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2816 ],
            "Q": [ 2756 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7440": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2818 ],
            "Q": [ 2758 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7441": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2820 ],
            "Q": [ 2760 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7442": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2822 ],
            "Q": [ 2762 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7443": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2824 ],
            "Q": [ 2764 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7444": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2826 ],
            "Q": [ 2766 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7445": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2828 ],
            "Q": [ 2768 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7446": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2830 ],
            "Q": [ 2770 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7447": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2832 ],
            "Q": [ 2772 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7448": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2834 ],
            "Q": [ 2774 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7449": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2836 ],
            "Q": [ 2778 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7450": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2838 ],
            "Q": [ 2780 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7452": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1437 ],
            "Q": [ 21 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7453": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1450 ],
            "Q": [ 26 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7454": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1456 ],
            "Q": [ 28 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7455": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1462 ],
            "Q": [ 23 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7456": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1469 ],
            "Q": [ 29 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7457": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1475 ],
            "Q": [ 25 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7458": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1479 ],
            "Q": [ 1533 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7459": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2531 ],
            "Q": [ 1539 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7460": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1484 ],
            "Q": [ 1542 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7461": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1488 ],
            "Q": [ 1545 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7462": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1490 ],
            "Q": [ 1548 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7463": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1492 ],
            "Q": [ 33 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7464": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1494 ],
            "Q": [ 34 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7465": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1474 ],
            "Q": [ 105 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7466": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1499 ],
            "Q": [ 1570 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7467": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1830 ],
            "Q": [ 1572 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7468": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1502 ],
            "Q": [ 1574 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7469": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1504 ],
            "Q": [ 1576 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7470": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1436 ],
            "Q": [ 1578 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7471": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1506 ],
            "Q": [ 1537 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7472": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1510 ],
            "Q": [ 1538 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7473": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1514 ],
            "Q": [ 1541 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7474": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1519 ],
            "Q": [ 1544 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7475": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1521 ],
            "Q": [ 1547 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7476": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1524 ],
            "Q": [ 1550 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7477": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1527 ],
            "Q": [ 1552 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7480": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1529 ],
            "Q": [ 1554 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7481": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1842 ],
            "Q": [ 108 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7482": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1531 ],
            "Q": [ 1561 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7516": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 218 ],
            "Q": [ 221 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7517": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 199 ],
            "Q": [ 240 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7518": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 213 ],
            "Q": [ 2544 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7519": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 229 ],
            "Q": [ 2871 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7520": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 217 ],
            "Q": [ 2872 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7521": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 260 ],
            "Q": [ 2873 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7522": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 268 ],
            "Q": [ 2874 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7523": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 280 ],
            "Q": [ 2875 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7524": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 288 ],
            "Q": [ 2876 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7525": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 306 ],
            "Q": [ 2877 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7526": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 298 ],
            "Q": [ 2878 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7527": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 324 ],
            "Q": [ 2879 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7528": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 332 ],
            "Q": [ 2880 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7529": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 342 ],
            "Q": [ 2881 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7530": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 350 ],
            "Q": [ 2882 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7531": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 362 ],
            "Q": [ 2883 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7532": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 370 ],
            "Q": [ 2884 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7533": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 388 ],
            "Q": [ 2885 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7534": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 380 ],
            "Q": [ 2886 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7535": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 682 ],
            "Q": [ 2887 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7536": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 540 ],
            "Q": [ 2888 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7537": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 598 ],
            "Q": [ 2889 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7538": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 695 ],
            "Q": [ 2890 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7539": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 708 ],
            "Q": [ 2891 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7540": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 453 ],
            "Q": [ 2892 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7541": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 632 ],
            "Q": [ 2893 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7542": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 648 ],
            "Q": [ 2894 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7543": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 503 ],
            "Q": [ 2895 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7544": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 585 ],
            "Q": [ 2896 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7545": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 615 ],
            "Q": [ 2897 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7546": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 470 ],
            "Q": [ 2898 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7547": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 556 ],
            "Q": [ 2899 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7548": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 669 ],
            "Q": [ 2900 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7549": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 515 ],
            "Q": [ 2901 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7550": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 568 ],
            "Q": [ 2902 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7551": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1308 ],
            "Q": [ 231 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7552": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1313 ],
            "Q": [ 219 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7553": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1317 ],
            "Q": [ 261 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7554": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1321 ],
            "Q": [ 269 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7555": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1325 ],
            "Q": [ 281 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7556": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1329 ],
            "Q": [ 289 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7557": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1333 ],
            "Q": [ 307 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7558": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1337 ],
            "Q": [ 299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7559": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1341 ],
            "Q": [ 325 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7560": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1345 ],
            "Q": [ 333 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7561": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1349 ],
            "Q": [ 343 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7562": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1353 ],
            "Q": [ 351 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7563": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1357 ],
            "Q": [ 363 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7564": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1361 ],
            "Q": [ 371 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7565": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1365 ],
            "Q": [ 389 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7566": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1369 ],
            "Q": [ 381 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7567": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1373 ],
            "Q": [ 683 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7568": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1377 ],
            "Q": [ 541 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7569": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1381 ],
            "Q": [ 599 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7570": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1385 ],
            "Q": [ 696 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7571": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1389 ],
            "Q": [ 709 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7572": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1393 ],
            "Q": [ 454 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7573": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1397 ],
            "Q": [ 633 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7574": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1401 ],
            "Q": [ 649 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7575": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1405 ],
            "Q": [ 504 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7576": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1409 ],
            "Q": [ 586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7577": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1413 ],
            "Q": [ 616 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7578": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1417 ],
            "Q": [ 471 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7579": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1421 ],
            "Q": [ 557 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7580": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1425 ],
            "Q": [ 670 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7581": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1429 ],
            "Q": [ 516 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7582": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1433 ],
            "Q": [ 569 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7583": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 228 ],
            "Q": [ 230 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7584": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 216 ],
            "Q": [ 220 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7585": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 259 ],
            "Q": [ 262 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7586": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 267 ],
            "Q": [ 270 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7587": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 279 ],
            "Q": [ 282 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7588": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 287 ],
            "Q": [ 290 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7589": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 305 ],
            "Q": [ 308 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7590": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 297 ],
            "Q": [ 300 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7591": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 323 ],
            "Q": [ 326 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7592": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 331 ],
            "Q": [ 334 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7593": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 341 ],
            "Q": [ 344 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7594": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 349 ],
            "Q": [ 352 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7595": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 361 ],
            "Q": [ 364 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7596": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 369 ],
            "Q": [ 372 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7597": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 387 ],
            "Q": [ 390 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7598": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 379 ],
            "Q": [ 382 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7599": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 681 ],
            "Q": [ 684 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7600": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 539 ],
            "Q": [ 542 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7601": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 597 ],
            "Q": [ 600 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7602": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 694 ],
            "Q": [ 697 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7603": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 707 ],
            "Q": [ 710 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7604": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 452 ],
            "Q": [ 455 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7605": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 631 ],
            "Q": [ 634 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7606": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 647 ],
            "Q": [ 650 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7607": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 502 ],
            "Q": [ 505 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7608": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 584 ],
            "Q": [ 587 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7609": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 614 ],
            "Q": [ 617 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7610": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 469 ],
            "Q": [ 472 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7611": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 555 ],
            "Q": [ 558 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7612": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 668 ],
            "Q": [ 671 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7613": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 514 ],
            "Q": [ 517 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7614": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 567 ],
            "Q": [ 570 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7615": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 200 ],
            "Q": [ 150 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7616": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 156 ],
            "Q": [ 151 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7617": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 201 ],
            "Q": [ 152 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7618": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 197 ],
            "Q": [ 241 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7619": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 155 ],
            "Q": [ 153 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7620": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 173 ],
            "Q": [ 174 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7621": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 175 ],
            "Q": [ 176 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7622": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 177 ],
            "Q": [ 178 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7623": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 179 ],
            "Q": [ 180 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7624": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 181 ],
            "Q": [ 182 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7625": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 183 ],
            "Q": [ 184 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7626": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 169 ],
            "Q": [ 170 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7629": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 185 ],
            "Q": [ 186 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7630": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 166 ],
            "Q": [ 167 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7631": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:145|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 171 ],
            "Q": [ 172 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7835": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1847 ],
            "E": [ 1197 ],
            "Q": [ 2794 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7836": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1851 ],
            "E": [ 1196 ],
            "Q": [ 2870 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7837": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1855 ],
            "E": [ 1197 ],
            "Q": [ 1198 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7838": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1859 ],
            "E": [ 1199 ],
            "Q": [ 1445 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7839": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1863 ],
            "E": [ 1197 ],
            "Q": [ 1444 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7840": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1868 ],
            "E": [ 1197 ],
            "Q": [ 1447 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7841": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1873 ],
            "E": [ 1197 ],
            "Q": [ 1446 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7842": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1878 ],
            "E": [ 1197 ],
            "Q": [ 1438 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7843": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1883 ],
            "E": [ 1197 ],
            "Q": [ 1441 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7844": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1888 ],
            "E": [ 1197 ],
            "Q": [ 1440 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7845": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1893 ],
            "E": [ 1197 ],
            "Q": [ 2795 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7846": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1898 ],
            "E": [ 1197 ],
            "Q": [ 2798 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7847": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1903 ],
            "E": [ 1197 ],
            "Q": [ 2800 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7848": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1908 ],
            "E": [ 1197 ],
            "Q": [ 2802 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7849": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1913 ],
            "E": [ 1197 ],
            "Q": [ 2804 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7850": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1918 ],
            "E": [ 1197 ],
            "Q": [ 2806 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7851": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1923 ],
            "E": [ 1197 ],
            "Q": [ 2808 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7852": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1928 ],
            "E": [ 1197 ],
            "Q": [ 2810 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7853": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1933 ],
            "E": [ 1197 ],
            "Q": [ 2812 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7854": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1938 ],
            "E": [ 1197 ],
            "Q": [ 2814 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7855": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1943 ],
            "E": [ 1197 ],
            "Q": [ 2816 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7856": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1948 ],
            "E": [ 1197 ],
            "Q": [ 2818 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7857": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1953 ],
            "E": [ 1197 ],
            "Q": [ 2820 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7858": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1958 ],
            "E": [ 1197 ],
            "Q": [ 2822 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7859": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1963 ],
            "E": [ 1197 ],
            "Q": [ 2824 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7860": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1968 ],
            "E": [ 1197 ],
            "Q": [ 2826 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7861": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1973 ],
            "E": [ 1197 ],
            "Q": [ 2828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7862": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1978 ],
            "E": [ 1197 ],
            "Q": [ 2830 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7863": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1983 ],
            "E": [ 1197 ],
            "Q": [ 2832 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7864": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1988 ],
            "E": [ 1197 ],
            "Q": [ 2834 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7865": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1993 ],
            "E": [ 1197 ],
            "Q": [ 2836 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7866": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1998 ],
            "E": [ 1197 ],
            "Q": [ 2838 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7936": {
          "hide_name": 1,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:92|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 95 ],
            "Q": [ 2903 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7937": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2321 ],
            "E": [ 2903 ],
            "Q": [ 2320 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7938": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:101|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2328 ],
            "E": [ 2903 ],
            "Q": [ 1193 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7961": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1506 ],
            "Q": [ 2170 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7962": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1510 ],
            "Q": [ 2167 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7963": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1514 ],
            "Q": [ 2169 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7964": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1519 ],
            "Q": [ 2168 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$7965": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1521 ],
            "Q": [ 2165 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8003": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 199 ],
            "Q": [ 2164 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8004": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2002 ],
            "Q": [ 2159 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8005": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2004 ],
            "Q": [ 2175 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8006": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2006 ],
            "Q": [ 2180 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8007": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2008 ],
            "Q": [ 2185 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8008": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2010 ],
            "Q": [ 2190 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8009": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2012 ],
            "Q": [ 2066 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8010": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2014 ],
            "Q": [ 2077 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8011": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2016 ],
            "Q": [ 2080 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8012": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2018 ],
            "Q": [ 2083 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8013": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2020 ],
            "Q": [ 2086 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8014": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2022 ],
            "Q": [ 2089 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8015": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2024 ],
            "Q": [ 2092 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8016": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2026 ],
            "Q": [ 2095 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8017": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2028 ],
            "Q": [ 2098 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8018": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2030 ],
            "Q": [ 2101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8019": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2032 ],
            "Q": [ 2104 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8020": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2034 ],
            "Q": [ 2107 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8021": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2036 ],
            "Q": [ 2110 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8022": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2038 ],
            "Q": [ 2113 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8023": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2040 ],
            "Q": [ 2116 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8024": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2042 ],
            "Q": [ 2119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8025": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2044 ],
            "Q": [ 2122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8026": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2046 ],
            "Q": [ 2125 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8027": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2048 ],
            "Q": [ 2128 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8028": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2050 ],
            "Q": [ 2131 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8029": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2052 ],
            "Q": [ 2134 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8030": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2054 ],
            "Q": [ 2137 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8031": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2056 ],
            "Q": [ 2140 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8032": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2058 ],
            "Q": [ 2143 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8033": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2060 ],
            "Q": [ 2146 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8034": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2062 ],
            "Q": [ 2149 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8035": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2064 ],
            "Q": [ 2152 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8036": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 200 ],
            "Q": [ 2069 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8037": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 156 ],
            "Q": [ 2070 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8038": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 201 ],
            "Q": [ 2073 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8039": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 197 ],
            "Q": [ 2074 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8040": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 155 ],
            "Q": [ 2075 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8041": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1499 ],
            "Q": [ 2536 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8042": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1830 ],
            "Q": [ 2538 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8043": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1502 ],
            "Q": [ 2528 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8044": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1504 ],
            "Q": [ 2539 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8045": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1436 ],
            "Q": [ 2529 ],
            "R": [ 1828 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8717": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2324 ],
            "Q": [ 2845 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8719": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2327 ],
            "Q": [ 2846 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8720": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2154 ],
            "Q": [ 2847 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8721": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 31 ],
            "Q": [ 91 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8722": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 27 ],
            "Q": [ 92 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8723": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1192 ],
            "Q": [ 2848 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8724": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1194 ],
            "Q": [ 2849 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8725": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2322 ],
            "Q": [ 2850 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8726": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2323 ],
            "Q": [ 1200 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8727": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2326 ],
            "Q": [ 146 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8728": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2325 ],
            "Q": [ 1242 ],
            "R": [ 1191 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8729": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2731 ],
            "Q": [ 1241 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8730": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2754 ],
            "Q": [ 1244 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8731": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2776 ],
            "Q": [ 1246 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8732": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2781 ],
            "Q": [ 1248 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8733": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2783 ],
            "Q": [ 1250 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8734": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2785 ],
            "Q": [ 1252 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8735": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2787 ],
            "Q": [ 1254 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8736": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2789 ],
            "Q": [ 1256 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8737": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2791 ],
            "Q": [ 1258 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8738": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2793 ],
            "Q": [ 1260 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8739": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2733 ],
            "Q": [ 1262 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8740": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2736 ],
            "Q": [ 1264 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8741": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2738 ],
            "Q": [ 1266 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8742": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2740 ],
            "Q": [ 1268 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8743": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2742 ],
            "Q": [ 1270 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8744": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2744 ],
            "Q": [ 1272 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8745": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2746 ],
            "Q": [ 1274 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8746": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2748 ],
            "Q": [ 1276 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8747": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2750 ],
            "Q": [ 1278 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8748": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2752 ],
            "Q": [ 1280 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8749": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2756 ],
            "Q": [ 1282 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8750": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2758 ],
            "Q": [ 1284 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8751": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2760 ],
            "Q": [ 1286 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8752": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2762 ],
            "Q": [ 1288 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8753": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2764 ],
            "Q": [ 1290 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8754": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2766 ],
            "Q": [ 1292 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8755": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2768 ],
            "Q": [ 1294 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8756": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2770 ],
            "Q": [ 1296 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8757": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2772 ],
            "Q": [ 1298 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8758": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2774 ],
            "Q": [ 1300 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8759": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2778 ],
            "Q": [ 1302 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8760": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2780 ],
            "Q": [ 1304 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8761": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2301 ],
            "Q": [ 246 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8762": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2304 ],
            "Q": [ 252 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8763": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2307 ],
            "Q": [ 257 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8764": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2310 ],
            "Q": [ 265 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8765": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2313 ],
            "Q": [ 277 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8766": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2068 ],
            "Q": [ 285 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8767": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2078 ],
            "Q": [ 303 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8768": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2081 ],
            "Q": [ 295 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8769": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2084 ],
            "Q": [ 321 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8770": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2087 ],
            "Q": [ 329 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8771": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2090 ],
            "Q": [ 339 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8772": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2093 ],
            "Q": [ 347 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8773": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2096 ],
            "Q": [ 359 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8774": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2099 ],
            "Q": [ 367 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8775": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2102 ],
            "Q": [ 385 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8776": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2105 ],
            "Q": [ 377 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8777": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2108 ],
            "Q": [ 679 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8778": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2111 ],
            "Q": [ 537 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8779": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2114 ],
            "Q": [ 595 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8780": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2117 ],
            "Q": [ 692 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8781": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2120 ],
            "Q": [ 705 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8782": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2123 ],
            "Q": [ 450 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8783": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2126 ],
            "Q": [ 629 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8784": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2129 ],
            "Q": [ 645 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8785": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2132 ],
            "Q": [ 500 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8786": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2135 ],
            "Q": [ 582 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8787": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2138 ],
            "Q": [ 612 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8788": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2141 ],
            "Q": [ 467 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8789": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2144 ],
            "Q": [ 553 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8790": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2147 ],
            "Q": [ 666 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8791": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2150 ],
            "Q": [ 512 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8792": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2153 ],
            "Q": [ 565 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8793": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2157 ],
            "Q": [ 226 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8794": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2173 ],
            "Q": [ 190 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8795": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2178 ],
            "Q": [ 312 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8796": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2183 ],
            "Q": [ 394 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8797": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2188 ],
            "Q": [ 400 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8798": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2193 ],
            "Q": [ 548 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8799": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2197 ],
            "Q": [ 441 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8800": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2201 ],
            "Q": [ 437 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8801": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2205 ],
            "Q": [ 444 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8802": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2209 ],
            "Q": [ 606 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8803": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2213 ],
            "Q": [ 639 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8804": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2217 ],
            "Q": [ 482 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8805": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2221 ],
            "Q": [ 523 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8806": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2225 ],
            "Q": [ 490 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8807": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2229 ],
            "Q": [ 486 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8808": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2233 ],
            "Q": [ 656 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8809": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2237 ],
            "Q": [ 686 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8810": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2241 ],
            "Q": [ 544 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8811": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2245 ],
            "Q": [ 602 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8812": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2249 ],
            "Q": [ 699 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8813": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2253 ],
            "Q": [ 712 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8814": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2257 ],
            "Q": [ 457 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8815": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2261 ],
            "Q": [ 636 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8816": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2265 ],
            "Q": [ 652 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8817": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2269 ],
            "Q": [ 507 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8818": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2273 ],
            "Q": [ 589 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8819": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2277 ],
            "Q": [ 619 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8820": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2281 ],
            "Q": [ 474 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8821": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2285 ],
            "Q": [ 560 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8822": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2289 ],
            "Q": [ 673 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8823": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2293 ],
            "Q": [ 519 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8824": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2297 ],
            "Q": [ 572 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8825": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1535 ],
            "Q": [ 232 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8826": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1540 ],
            "Q": [ 144 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8827": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1543 ],
            "Q": [ 309 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8828": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1546 ],
            "Q": [ 391 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8829": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1549 ],
            "Q": [ 397 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8830": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1551 ],
            "Q": [ 546 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8831": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1553 ],
            "Q": [ 439 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8834": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1555 ],
            "Q": [ 604 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8835": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1556 ],
            "Q": [ 435 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8836": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1560 ],
            "Q": [ 480 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8837": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1567 ],
            "Q": [ 521 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8838": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1568 ],
            "Q": [ 488 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8839": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1569 ],
            "Q": [ 484 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8840": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1571 ],
            "Q": [ 654 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8841": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1573 ],
            "Q": [ 675 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8842": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1575 ],
            "Q": [ 533 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8843": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1577 ],
            "Q": [ 591 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8844": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1579 ],
            "Q": [ 688 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8845": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1581 ],
            "Q": [ 701 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8846": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1582 ],
            "Q": [ 446 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8847": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1583 ],
            "Q": [ 625 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8848": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1584 ],
            "Q": [ 641 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8849": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1585 ],
            "Q": [ 496 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8850": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1586 ],
            "Q": [ 578 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8851": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1587 ],
            "Q": [ 608 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8854": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1589 ],
            "Q": [ 662 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8855": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1588 ],
            "Q": [ 463 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8856": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1561 ],
            "Q": [ 209 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8857": {
          "hide_name": 1,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 104 ],
            "Q": [ 403 ],
            "S": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8858": {
          "hide_name": 1,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 111 ],
            "Q": [ 402 ],
            "S": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8859": {
          "hide_name": 1,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 114 ],
            "Q": [ 404 ],
            "S": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8860": {
          "hide_name": 1,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 118 ],
            "Q": [ 401 ],
            "S": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8861": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2316 ],
            "Q": [ 11 ],
            "R": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8862": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2317 ],
            "Q": [ 10 ],
            "R": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8863": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2318 ],
            "Q": [ 12 ],
            "R": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8865": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 37 ],
            "Q": [ 2857 ],
            "R": [ 35 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8866": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 36 ],
            "Q": [ 2858 ],
            "R": [ 35 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8867": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 2399 ],
            "Q": [ 2859 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8868": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1533 ],
            "Q": [ 2851 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8869": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1539 ],
            "Q": [ 2852 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8870": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1542 ],
            "Q": [ 2853 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8871": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1545 ],
            "Q": [ 2854 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8872": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1548 ],
            "Q": [ 2855 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8873": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1570 ],
            "Q": [ 244 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8874": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1572 ],
            "Q": [ 239 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8875": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1574 ],
            "Q": [ 245 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8876": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1576 ],
            "Q": [ 242 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8877": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1578 ],
            "Q": [ 243 ],
            "R": [ 2299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8878": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1537 ],
            "Q": [ 206 ],
            "R": [ 2154 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8879": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1538 ],
            "Q": [ 158 ],
            "R": [ 2154 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8880": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1541 ],
            "Q": [ 205 ],
            "R": [ 2154 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8881": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1544 ],
            "Q": [ 203 ],
            "R": [ 2154 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8882": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1547 ],
            "Q": [ 194 ],
            "R": [ 2154 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8883": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1537 ],
            "Q": [ 215 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8884": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1538 ],
            "Q": [ 2417 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8885": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1541 ],
            "Q": [ 2413 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8886": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1544 ],
            "Q": [ 187 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8887": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1547 ],
            "Q": [ 207 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8888": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1550 ],
            "Q": [ 188 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8889": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1552 ],
            "Q": [ 211 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8892": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 1554 ],
            "Q": [ 2410 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$8893": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:91|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 1592 ],
            "D": [ 108 ],
            "Q": [ 2411 ]
          }
        },
        "OSCInst0": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b00"
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "toplevel.v:59"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 2856 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2904, 1603, 2905, 2906, 2907, 1709, 2908, 2909, 2910, 1613, 2911, 2912, 2913, 1622, 2914, 2915 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1708, "x", "x", "x", 1711, "x", "x", "x", 1713, "x", "x", "x", 1715, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2916, 1630, 2917, 2918, 2919, 1641, 2920, 2921, 2922, 1646, 2923, 2924, 2925, 1657, 2926, 2927 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1717, "x", "x", "x", 1719, "x", "x", "x", 1721, "x", "x", "x", 1723, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2928, 1604, 2929, 2930, 2931, 1666, 2932, 2933, 2934, 1614, 2935, 2936, 2937, 1624, 2938, 2939 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1726, "x", "x", "x", 1732, "x", "x", "x", 1738, "x", "x", "x", 1741, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2940, 1631, 2941, 2942, 2943, 1640, 2944, 2945, 2946, 1642, 2947, 2948, 2949, 1655, 2950, 2951 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1745, "x", "x", "x", 1749, "x", "x", "x", 1753, "x", "x", "x", 1757, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2952, 1606, 2953, 2954, 2955, 1683, 2956, 2957, 2958, 1608, 2959, 2960, 2961, 1620, 2962, 2963 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1762, "x", "x", "x", 1766, "x", "x", "x", 1771, "x", "x", "x", 1775, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2964, 1625, 2965, 2966, 2967, 1639, 2968, 2969, 2970, 1645, 2971, 2972, 2973, 1654, 2974, 2975 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1778, "x", "x", "x", 1783, "x", "x", "x", 1787, "x", "x", "x", 1791, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.6.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2976, 1600, 2977, 2978, 2979, 1665, 2980, 2981, 2982, 1610, 2983, 2984, 2985, 1623, 2986, 2987 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1795, "x", "x", "x", 1800, "x", "x", "x", 1806, "x", "x", "x", 1809, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.7.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "RCLK": [ 1590 ],
            "RCLKE": [ 40 ],
            "RDATA": [ 2988, 1627, 2989, 2990, 2991, 1636, 2992, 2993, 2994, 1647, 2995, 2996, 2997, 1658, 2998, 2999 ],
            "RE": [ "1" ],
            "WADDR": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "0" ],
            "WCLK": [ 1590 ],
            "WCLKE": [ 100 ],
            "WDATA": [ "x", 1814, "x", "x", "x", 1817, "x", "x", "x", 1821, "x", "x", "x", 1827, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3000, 2155, 3001, 3002, 3003, 2171, 3004, 3005, 3006, 2176, 3007, 3008, 3009, 2181, 3010, 3011 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2871, "x", "x", "x", 2872, "x", "x", "x", 2873, "x", "x", "x", 2874, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3012, 2186, 3013, 3014, 3015, 2191, 3016, 3017, 3018, 2195, 3019, 3020, 3021, 2199, 3022, 3023 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2875, "x", "x", "x", 2876, "x", "x", "x", 2877, "x", "x", "x", 2878, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3024, 2203, 3025, 3026, 3027, 2207, 3028, 3029, 3030, 2211, 3031, 3032, 3033, 2215, 3034, 3035 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2879, "x", "x", "x", 2880, "x", "x", "x", 2881, "x", "x", "x", 2882, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3036, 2219, 3037, 3038, 3039, 2223, 3040, 3041, 3042, 2227, 3043, 3044, 3045, 2231, 3046, 3047 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2883, "x", "x", "x", 2884, "x", "x", "x", 2885, "x", "x", "x", 2886, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.4.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3048, 2235, 3049, 3050, 3051, 2239, 3052, 3053, 3054, 2243, 3055, 3056, 3057, 2247, 3058, 3059 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2887, "x", "x", "x", 2888, "x", "x", "x", 2889, "x", "x", "x", 2890, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.5.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3060, 2251, 3061, 3062, 3063, 2255, 3064, 3065, 3066, 2259, 3067, 3068, 3069, 2263, 3070, 3071 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2891, "x", "x", "x", 2892, "x", "x", "x", 2893, "x", "x", "x", 2894, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.6.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3072, 2267, 3073, 3074, 3075, 2271, 3076, 3077, 3078, 2275, 3079, 3080, 3081, 2279, 3082, 3083 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2895, "x", "x", "x", 2896, "x", "x", "x", 2897, "x", "x", "x", 2898, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.7.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 2,
            "WRITE_MODE": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3084, 2283, 3085, 3086, 3087, 2287, 3088, 3089, 3090, 2291, 3091, 3092, 3093, 2295, 3094, 3095 ],
            "RE": [ "1" ],
            "WADDR": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 2544 ],
            "WDATA": [ "x", 2899, "x", "x", "x", 2900, "x", "x", "x", 2901, "x", "x", "x", 2902, "x", "x" ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 0,
            "WRITE_MODE": 0
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398 ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2158, 2174, 2179, 2184, 2189, 2194, 2198, 2202, 2206, 2210, 2214, 2218, 2222, 2226, 2230, 2234 ],
            "RE": [ "1" ],
            "WADDR": [ 200, 156, 201, 197, 155, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 195 ],
            "WDATA": [ 2002, 2004, 2006, 2008, 2010, 2012, 2014, 2016, 2018, 2020, 2022, 2024, 2026, 2028, 2030, 2032 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 0,
            "WRITE_MODE": 0
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398 ],
            "RADDR": [ 1829, 1831, 1832, 1833, 1834, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2302, 2305, 2308, 2311, 2314, 2065, 2076, 2079, 2082, 2085, 2088, 2091, 2094, 2097, 2100, 2103 ],
            "RE": [ "1" ],
            "WADDR": [ 200, 156, 201, 197, 155, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 195 ],
            "WDATA": [ 2002, 2004, 2006, 2008, 2010, 2012, 2014, 2016, 2018, 2020, 2022, 2024, 2026, 2028, 2030, 2032 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 0,
            "WRITE_MODE": 0
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398 ],
            "RADDR": [ 1835, 1836, 1837, 1838, 1839, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2238, 2242, 2246, 2250, 2254, 2258, 2262, 2266, 2270, 2274, 2278, 2282, 2286, 2290, 2294, 2298 ],
            "RE": [ "1" ],
            "WADDR": [ 200, 156, 201, 197, 155, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 195 ],
            "WDATA": [ 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2050, 2052, 2054, 2056, 2058, 2060, 2062, 2064 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": 0,
            "WRITE_MODE": 0
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398, 2398 ],
            "RADDR": [ 1829, 1831, 1832, 1833, 1834, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 1592 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2106, 2109, 2112, 2115, 2118, 2121, 2124, 2127, 2130, 2133, 2136, 2139, 2142, 2145, 2148, 2151 ],
            "RE": [ "1" ],
            "WADDR": [ 200, 156, 201, 197, 155, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 1592 ],
            "WCLKE": [ 195 ],
            "WDATA": [ 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2050, 2052, 2054, 2056, 2058, 2060, 2062, 2064 ],
            "WE": [ "1" ]
          }
        }
      },
      "netnames": {
        "$0\\clk12[0:0]": {
          "hide_name": 1,
          "bits": [ 2396 ],
          "attributes": {
            "src": "toplevel.v:73"
          }
        },
        "$0\\clk24[0:0]": {
          "hide_name": 1,
          "bits": [ 2394 ],
          "attributes": {
            "src": "toplevel.v:70"
          }
        },
        "$0\\clk6[0:0]": {
          "hide_name": 1,
          "bits": [ 2397 ],
          "attributes": {
            "src": "toplevel.v:76"
          }
        },
        "$abc$16389$auto$alumacc.cc:415:extract_cmp_alu$656[31]": {
          "hide_name": 1,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[0]": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[10]": {
          "hide_name": 1,
          "bits": [ 335 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[11]": {
          "hide_name": 1,
          "bits": [ 336 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[12]": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[13]": {
          "hide_name": 1,
          "bits": [ 356 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[14]": {
          "hide_name": 1,
          "bits": [ 373 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[15]": {
          "hide_name": 1,
          "bits": [ 374 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[16]": {
          "hide_name": 1,
          "bits": [ 676 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[17]": {
          "hide_name": 1,
          "bits": [ 534 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[18]": {
          "hide_name": 1,
          "bits": [ 592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[19]": {
          "hide_name": 1,
          "bits": [ 689 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[1]": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[20]": {
          "hide_name": 1,
          "bits": [ 702 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[21]": {
          "hide_name": 1,
          "bits": [ 447 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[22]": {
          "hide_name": 1,
          "bits": [ 626 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[23]": {
          "hide_name": 1,
          "bits": [ 642 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[24]": {
          "hide_name": 1,
          "bits": [ 497 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[25]": {
          "hide_name": 1,
          "bits": [ 579 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[26]": {
          "hide_name": 1,
          "bits": [ 609 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[27]": {
          "hide_name": 1,
          "bits": [ 464 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[28]": {
          "hide_name": 1,
          "bits": [ 550 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[29]": {
          "hide_name": 1,
          "bits": [ 663 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[2]": {
          "hide_name": 1,
          "bits": [ 254 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[30]": {
          "hide_name": 1,
          "bits": [ 509 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[31]": {
          "hide_name": 1,
          "bits": [ 562 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[3]": {
          "hide_name": 1,
          "bits": [ 253 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[4]": {
          "hide_name": 1,
          "bits": [ 273 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[5]": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[6]": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[7]": {
          "hide_name": 1,
          "bits": [ 292 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[8]": {
          "hide_name": 1,
          "bits": [ 317 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$661.BB[9]": {
          "hide_name": 1,
          "bits": [ 318 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$674.C[31]": {
          "hide_name": 1,
          "bits": [ 714 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[0]": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[10]": {
          "hide_name": 1,
          "bits": [ 1128 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[11]": {
          "hide_name": 1,
          "bits": [ 929 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[12]": {
          "hide_name": 1,
          "bits": [ 819 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[13]": {
          "hide_name": 1,
          "bits": [ 853 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[14]": {
          "hide_name": 1,
          "bits": [ 916 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[15]": {
          "hide_name": 1,
          "bits": [ 1023 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[16]": {
          "hide_name": 1,
          "bits": [ 1139 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[17]": {
          "hide_name": 1,
          "bits": [ 1170 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[18]": {
          "hide_name": 1,
          "bits": [ 1067 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[19]": {
          "hide_name": 1,
          "bits": [ 1108 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[1]": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[20]": {
          "hide_name": 1,
          "bits": [ 1017 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[21]": {
          "hide_name": 1,
          "bits": [ 956 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[22]": {
          "hide_name": 1,
          "bits": [ 834 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[23]": {
          "hide_name": 1,
          "bits": [ 881 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[24]": {
          "hide_name": 1,
          "bits": [ 990 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[25]": {
          "hide_name": 1,
          "bits": [ 1082 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[26]": {
          "hide_name": 1,
          "bits": [ 1091 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[27]": {
          "hide_name": 1,
          "bits": [ 980 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[28]": {
          "hide_name": 1,
          "bits": [ 1041 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[29]": {
          "hide_name": 1,
          "bits": [ 1007 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[2]": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[30]": {
          "hide_name": 1,
          "bits": [ 741 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[31]": {
          "hide_name": 1,
          "bits": [ 1053 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[3]": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[4]": {
          "hide_name": 1,
          "bits": [ 395 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[5]": {
          "hide_name": 1,
          "bits": [ 1150 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[6]": {
          "hide_name": 1,
          "bits": [ 1120 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[7]": {
          "hide_name": 1,
          "bits": [ 1180 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[8]": {
          "hide_name": 1,
          "bits": [ 936 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:474:replace_alu$692.BB[9]": {
          "hide_name": 1,
          "bits": [ 1157 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$16389$auto$alumacc.cc:491:replace_alu$663[31]": {
          "hide_name": 1,
          "bits": [ 1189 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$alumacc.cc:491:replace_alu$676[31]": {
          "hide_name": 1,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14474": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14666": {
          "hide_name": 1,
          "bits": [ 2509 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14816": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$14822": {
          "hide_name": 1,
          "bits": [ 2319 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15014": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15206": {
          "hide_name": 1,
          "bits": [ 1197 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:158:make_patterns_logic$15220": {
          "hide_name": 1,
          "bits": [ 1196 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$dff2dffe.cc:175:make_patterns_logic$15277": {
          "hide_name": 1,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$opt_expr.cc:189:group_cell_inputs$852": {
          "hide_name": 1,
          "bits": [ 2398 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$opt_reduce.cc:132:opt_mux$573_new_inv_": {
          "hide_name": 1,
          "bits": [ 413 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$opt_reduce.cc:132:opt_mux$579_new_": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[0]_new_": {
          "hide_name": 1,
          "bits": [ 458 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[10]_new_": {
          "hide_name": 1,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[11]_new_": {
          "hide_name": 1,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[12]_new_": {
          "hide_name": 1,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[13]_new_": {
          "hide_name": 1,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[14]_new_": {
          "hide_name": 1,
          "bits": [ 476 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[15]_new_": {
          "hide_name": 1,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[16]_new_": {
          "hide_name": 1,
          "bits": [ 658 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[17]_new_": {
          "hide_name": 1,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[18]_new_": {
          "hide_name": 1,
          "bits": [ 574 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[19]_new_": {
          "hide_name": 1,
          "bits": [ 659 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[1]_new_": {
          "hide_name": 1,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[20]_new_": {
          "hide_name": 1,
          "bits": [ 660 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[21]_new_": {
          "hide_name": 1,
          "bits": [ 433 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[22]_new_": {
          "hide_name": 1,
          "bits": [ 620 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[23]_new_": {
          "hide_name": 1,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[24]_new_": {
          "hide_name": 1,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[25]_new_": {
          "hide_name": 1,
          "bits": [ 573 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[26]_new_": {
          "hide_name": 1,
          "bits": [ 576 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[27]_new_": {
          "hide_name": 1,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[28]_new_": {
          "hide_name": 1,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[29]_new_": {
          "hide_name": 1,
          "bits": [ 657 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[2]_new_": {
          "hide_name": 1,
          "bits": [ 460 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[30]_new_": {
          "hide_name": 1,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[31]_new_": {
          "hide_name": 1,
          "bits": [ 531 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[3]_new_": {
          "hide_name": 1,
          "bits": [ 459 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[4]_new_": {
          "hide_name": 1,
          "bits": [ 477 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[5]_new_": {
          "hide_name": 1,
          "bits": [ 529 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[6]_new_": {
          "hide_name": 1,
          "bits": [ 431 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[7]_new_": {
          "hide_name": 1,
          "bits": [ 430 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[8]_new_": {
          "hide_name": 1,
          "bits": [ 432 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1527:operator()$6025[9]_new_": {
          "hide_name": 1,
          "bits": [ 575 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1790:Not$673_new_": {
          "hide_name": 1,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1790:Not$688_new_": {
          "hide_name": 1,
          "bits": [ 1190 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1793:ReduceAnd$667_new_": {
          "hide_name": 1,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1822:Xor$680_new_": {
          "hide_name": 1,
          "bits": [ 424 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1927:NotGate$16367": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1927:NotGate$16369": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$rtlil.cc:1927:NotGate$16383": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$12220": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$12224": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13150[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13186[2]": {
          "hide_name": 1,
          "bits": [ 2316 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13195[2]": {
          "hide_name": 1,
          "bits": [ 2317 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13204[2]": {
          "hide_name": 1,
          "bits": [ 2318 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13241[2]_new_": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13547[0]_new_": {
          "hide_name": 1,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13547[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1055 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13561[0]_new_": {
          "hide_name": 1,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13575[0]_new_": {
          "hide_name": 1,
          "bits": [ 1008 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13575[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2459 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13603[0]_new_": {
          "hide_name": 1,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13603[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 984 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13617[0]_new_": {
          "hide_name": 1,
          "bits": [ 1092 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13617[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13631[0]_new_": {
          "hide_name": 1,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13631[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1086 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13645[0]_new_": {
          "hide_name": 1,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13645[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 994 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13659[0]_new_": {
          "hide_name": 1,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13659[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13673[0]_new_": {
          "hide_name": 1,
          "bits": [ 835 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13673[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 838 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13687[0]_new_": {
          "hide_name": 1,
          "bits": [ 957 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13687[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13701[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2464 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13707[1]_new_": {
          "hide_name": 1,
          "bits": [ 1013 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13715[0]_new_": {
          "hide_name": 1,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13715[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1113 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13729[0]_new_": {
          "hide_name": 1,
          "bits": [ 1068 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13729[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2473 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13743[0]_new_": {
          "hide_name": 1,
          "bits": [ 1172 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13743[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13757[0]_new_": {
          "hide_name": 1,
          "bits": [ 1140 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13757[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1143 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13771[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1026 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13777[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2535 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13785[0]_new_": {
          "hide_name": 1,
          "bits": [ 914 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13785[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13799[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13827[0]_new_": {
          "hide_name": 1,
          "bits": [ 930 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13827[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 933 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_": {
          "hide_name": 1,
          "bits": [ 1129 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13841[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13855[0]_new_": {
          "hide_name": 1,
          "bits": [ 1158 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13855[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1161 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13869[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 940 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13883[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1183 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13897[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1122 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13911[0]_new_": {
          "hide_name": 1,
          "bits": [ 1151 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13911[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1154 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13939[0]_new_": {
          "hide_name": 1,
          "bits": [ 973 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13953[0]_new_": {
          "hide_name": 1,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13967[0]_new_": {
          "hide_name": 1,
          "bits": [ 800 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13967[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$13981[0]_new_": {
          "hide_name": 1,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$14393[0]_new_": {
          "hide_name": 1,
          "bits": [ 1187 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$14393[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2505 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$14397_new_inv_": {
          "hide_name": 1,
          "bits": [ 2402 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$14408[2]_new_": {
          "hide_name": 1,
          "bits": [ 2400 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6660[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$7028[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1236 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$7028[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1239 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$8575[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$8976[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2412 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$9075[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2415 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$9106_new_inv_": {
          "hide_name": 1,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:127:simplemap_reduce$9123[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:168:logic_reduce$9308_new_inv_": {
          "hide_name": 1,
          "bits": [ 414 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:250:simplemap_eqne$8929[0]_new_": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:250:simplemap_eqne$8996[1]_new_": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:250:simplemap_eqne$9059[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:250:simplemap_eqne$9094[0]_new_": {
          "hide_name": 1,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:256:simplemap_eqne$8569_new_inv_": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:256:simplemap_eqne$8591_new_inv_": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:256:simplemap_eqne$8616_new_inv_": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:256:simplemap_eqne$8704_new_inv_": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$6130[1]_new_": {
          "hide_name": 1,
          "bits": [ 1532 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$6152_new_": {
          "hide_name": 1,
          "bits": [ 1562 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8264_new_": {
          "hide_name": 1,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8315_new_": {
          "hide_name": 1,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8335_new_": {
          "hide_name": 1,
          "bits": [ 415 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8429_new_": {
          "hide_name": 1,
          "bits": [ 421 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8448_new_": {
          "hide_name": 1,
          "bits": [ 416 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8467_new_": {
          "hide_name": 1,
          "bits": [ 419 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$simplemap.cc:309:simplemap_lut$8486_new_": {
          "hide_name": 1,
          "bits": [ 425 ],
          "attributes": {
          }
        },
        "$abc$16389$auto$wreduce.cc:454:run$585[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:82"
          }
        },
        "$abc$16389$auto$wreduce.cc:454:run$585[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 109 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:82"
          }
        },
        "$abc$16389$data_mem_inst.bdec_sig1_new_": {
          "hide_name": 1,
          "bits": [ 1730 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:134"
          }
        },
        "$abc$16389$data_mem_inst.bdec_sig3_new_": {
          "hide_name": 1,
          "bits": [ 1796 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:136"
          }
        },
        "$abc$16389$data_mem_inst.out1[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1601 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:189"
          }
        },
        "$abc$16389$data_mem_inst.out1[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1611 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:189"
          }
        },
        "$abc$16389$data_mem_inst.out1[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1628 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:189"
          }
        },
        "$abc$16389$data_mem_inst.out3[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1677 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:191"
          }
        },
        "$abc$16389$data_mem_inst.out3[1]_new_": {
          "hide_name": 1,
          "bits": [ 2518 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:191"
          }
        },
        "$abc$16389$data_mem_inst.out5[1]_new_": {
          "hide_name": 1,
          "bits": [ 2520 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:193"
          }
        },
        "$abc$16389$data_mem_inst.out6[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2516 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1667 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1669 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1671 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1673 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1675 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2522 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2524 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2526 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1649 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1659 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.out6[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1663 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194"
          }
        },
        "$abc$16389$data_mem_inst.select0_new_": {
          "hide_name": 1,
          "bits": [ 1594 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:184"
          }
        },
        "$abc$16389$data_mem_inst.select1_new_": {
          "hide_name": 1,
          "bits": [ 1593 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:185"
          }
        },
        "$abc$16389$data_mem_inst.write_select0_new_": {
          "hide_name": 1,
          "bits": [ 1807 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:167"
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][4][0]$a$2965[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1505 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1495 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[16]_new_": {
          "hide_name": 1,
          "bits": [ 2514 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1517 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1522 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1526 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1530 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1466 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[7]_new_": {
          "hide_name": 1,
          "bits": [ 1477 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2513 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$a$3013[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[13]_new_": {
          "hide_name": 1,
          "bits": [ 1496 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1476 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1500 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1501 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1507 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1516 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1518 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[30]_new_": {
          "hide_name": 1,
          "bits": [ 2515 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1525 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1460 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1481 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][5][0]$b$3014[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1482 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109[13]_new_": {
          "hide_name": 1,
          "bits": [ 1451 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[21]_new_": {
          "hide_name": 1,
          "bits": [ 1473 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][6][0]$b$3110[22]_new_": {
          "hide_name": 1,
          "bits": [ 1515 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][6][1]$a$3112[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1463 ],
          "attributes": {
          }
        },
        "$abc$16389$memory\\inst_mem.instruction_memory$rdmux[0][6][1]$b$3113[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1442 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1409_": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1410_": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1420_": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1426_": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1427_": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1435_": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1440_": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1443_": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1451_": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1454_": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1457_": {
          "hide_name": 1,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1459_": {
          "hide_name": 1,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1460_": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1462_": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1465_": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1466_": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1468_": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1470_": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1479_": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1480_": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1489_": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1490_": {
          "hide_name": 1,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1492_": {
          "hide_name": 1,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1493_": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1494_": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1500_": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1510_": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1512_": {
          "hide_name": 1,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1516_": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1521_": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1522_": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1527_": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1531_": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1534_": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1535_": {
          "hide_name": 1,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1536_": {
          "hide_name": 1,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1538_": {
          "hide_name": 1,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1539_": {
          "hide_name": 1,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1541_": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1544_": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1575_": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1617_": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1621_": {
          "hide_name": 1,
          "bits": [ 396 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1622_": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1623_": {
          "hide_name": 1,
          "bits": [ 407 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1627_": {
          "hide_name": 1,
          "bits": [ 411 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1630_": {
          "hide_name": 1,
          "bits": [ 410 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1635_": {
          "hide_name": 1,
          "bits": [ 405 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1639_": {
          "hide_name": 1,
          "bits": [ 423 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1640_": {
          "hide_name": 1,
          "bits": [ 426 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1657_": {
          "hide_name": 1,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1668_": {
          "hide_name": 1,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1679_": {
          "hide_name": 1,
          "bits": [ 429 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1698_": {
          "hide_name": 1,
          "bits": [ 422 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1699_": {
          "hide_name": 1,
          "bits": [ 524 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1724_": {
          "hide_name": 1,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1749_": {
          "hide_name": 1,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1770_": {
          "hide_name": 1,
          "bits": [ 527 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1801_": {
          "hide_name": 1,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1816_": {
          "hide_name": 1,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1818_": {
          "hide_name": 1,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1819_": {
          "hide_name": 1,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1821_": {
          "hide_name": 1,
          "bits": [ 737 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1822_": {
          "hide_name": 1,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1825_": {
          "hide_name": 1,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1826_": {
          "hide_name": 1,
          "bits": [ 742 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1827_": {
          "hide_name": 1,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1836_": {
          "hide_name": 1,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1838_": {
          "hide_name": 1,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1842_": {
          "hide_name": 1,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1857_": {
          "hide_name": 1,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1908_": {
          "hide_name": 1,
          "bits": [ 814 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1909_": {
          "hide_name": 1,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1911_": {
          "hide_name": 1,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1912_": {
          "hide_name": 1,
          "bits": [ 817 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1914_": {
          "hide_name": 1,
          "bits": [ 820 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1915_": {
          "hide_name": 1,
          "bits": [ 818 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1916_": {
          "hide_name": 1,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1917_": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1919_": {
          "hide_name": 1,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1924_": {
          "hide_name": 1,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1933_": {
          "hide_name": 1,
          "bits": [ 839 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1953_": {
          "hide_name": 1,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1955_": {
          "hide_name": 1,
          "bits": [ 854 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1966_": {
          "hide_name": 1,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1990_": {
          "hide_name": 1,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1994_": {
          "hide_name": 1,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1996_": {
          "hide_name": 1,
          "bits": [ 896 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n1997_": {
          "hide_name": 1,
          "bits": [ 895 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2002_": {
          "hide_name": 1,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2005_": {
          "hide_name": 1,
          "bits": [ 889 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2007_": {
          "hide_name": 1,
          "bits": [ 904 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2008_": {
          "hide_name": 1,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2010_": {
          "hide_name": 1,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2013_": {
          "hide_name": 1,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2014_": {
          "hide_name": 1,
          "bits": [ 912 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2017_": {
          "hide_name": 1,
          "bits": [ 915 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2018_": {
          "hide_name": 1,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2047_": {
          "hide_name": 1,
          "bits": [ 937 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2049_": {
          "hide_name": 1,
          "bits": [ 944 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2050_": {
          "hide_name": 1,
          "bits": [ 942 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2051_": {
          "hide_name": 1,
          "bits": [ 941 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2053_": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2055_": {
          "hide_name": 1,
          "bits": [ 950 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2057_": {
          "hide_name": 1,
          "bits": [ 952 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2070_": {
          "hide_name": 1,
          "bits": [ 961 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2074_": {
          "hide_name": 1,
          "bits": [ 968 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2075_": {
          "hide_name": 1,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2077_": {
          "hide_name": 1,
          "bits": [ 963 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2078_": {
          "hide_name": 1,
          "bits": [ 971 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2080_": {
          "hide_name": 1,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2082_": {
          "hide_name": 1,
          "bits": [ 974 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2098_": {
          "hide_name": 1,
          "bits": [ 985 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2114_": {
          "hide_name": 1,
          "bits": [ 995 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2115_": {
          "hide_name": 1,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2117_": {
          "hide_name": 1,
          "bits": [ 1001 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2118_": {
          "hide_name": 1,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2120_": {
          "hide_name": 1,
          "bits": [ 1004 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2124_": {
          "hide_name": 1,
          "bits": [ 1006 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2132_": {
          "hide_name": 1,
          "bits": [ 1012 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2133_": {
          "hide_name": 1,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2135_": {
          "hide_name": 1,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2136_": {
          "hide_name": 1,
          "bits": [ 1009 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2137_": {
          "hide_name": 1,
          "bits": [ 1015 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2145_": {
          "hide_name": 1,
          "bits": [ 1018 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2146_": {
          "hide_name": 1,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2149_": {
          "hide_name": 1,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2157_": {
          "hide_name": 1,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2158_": {
          "hide_name": 1,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2160_": {
          "hide_name": 1,
          "bits": [ 1036 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2161_": {
          "hide_name": 1,
          "bits": [ 1034 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2162_": {
          "hide_name": 1,
          "bits": [ 1035 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2163_": {
          "hide_name": 1,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2164_": {
          "hide_name": 1,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2165_": {
          "hide_name": 1,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2174_": {
          "hide_name": 1,
          "bits": [ 1044 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2175_": {
          "hide_name": 1,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2176_": {
          "hide_name": 1,
          "bits": [ 1048 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2177_": {
          "hide_name": 1,
          "bits": [ 1047 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2179_": {
          "hide_name": 1,
          "bits": [ 1050 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2180_": {
          "hide_name": 1,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2183_": {
          "hide_name": 1,
          "bits": [ 1052 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2184_": {
          "hide_name": 1,
          "bits": [ 1054 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2186_": {
          "hide_name": 1,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2188_": {
          "hide_name": 1,
          "bits": [ 1062 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2190_": {
          "hide_name": 1,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2191_": {
          "hide_name": 1,
          "bits": [ 1064 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2192_": {
          "hide_name": 1,
          "bits": [ 1065 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2200_": {
          "hide_name": 1,
          "bits": [ 1069 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2203_": {
          "hide_name": 1,
          "bits": [ 1070 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2204_": {
          "hide_name": 1,
          "bits": [ 1071 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2205_": {
          "hide_name": 1,
          "bits": [ 1072 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2206_": {
          "hide_name": 1,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2207_": {
          "hide_name": 1,
          "bits": [ 1078 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2208_": {
          "hide_name": 1,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2209_": {
          "hide_name": 1,
          "bits": [ 1079 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2222_": {
          "hide_name": 1,
          "bits": [ 1089 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2237_": {
          "hide_name": 1,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2240_": {
          "hide_name": 1,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2242_": {
          "hide_name": 1,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2244_": {
          "hide_name": 1,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2245_": {
          "hide_name": 1,
          "bits": [ 1106 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2246_": {
          "hide_name": 1,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2255_": {
          "hide_name": 1,
          "bits": [ 1114 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2257_": {
          "hide_name": 1,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2258_": {
          "hide_name": 1,
          "bits": [ 1117 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2259_": {
          "hide_name": 1,
          "bits": [ 1119 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2261_": {
          "hide_name": 1,
          "bits": [ 1121 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2263_": {
          "hide_name": 1,
          "bits": [ 1116 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2264_": {
          "hide_name": 1,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2279_": {
          "hide_name": 1,
          "bits": [ 1133 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2281_": {
          "hide_name": 1,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2282_": {
          "hide_name": 1,
          "bits": [ 1136 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2283_": {
          "hide_name": 1,
          "bits": [ 1137 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2291_": {
          "hide_name": 1,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2296_": {
          "hide_name": 1,
          "bits": [ 1148 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2306_": {
          "hide_name": 1,
          "bits": [ 1155 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2318_": {
          "hide_name": 1,
          "bits": [ 1167 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2319_": {
          "hide_name": 1,
          "bits": [ 1168 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2320_": {
          "hide_name": 1,
          "bits": [ 1169 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2321_": {
          "hide_name": 1,
          "bits": [ 1164 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2322_": {
          "hide_name": 1,
          "bits": [ 1166 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2323_": {
          "hide_name": 1,
          "bits": [ 1171 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2329_": {
          "hide_name": 1,
          "bits": [ 1176 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2330_": {
          "hide_name": 1,
          "bits": [ 1178 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2338_": {
          "hide_name": 1,
          "bits": [ 1185 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2339_": {
          "hide_name": 1,
          "bits": [ 1184 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2390_": {
          "hide_name": 1,
          "bits": [ 1233 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2396_": {
          "hide_name": 1,
          "bits": [ 1235 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2397_": {
          "hide_name": 1,
          "bits": [ 1234 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2403_": {
          "hide_name": 1,
          "bits": [ 1237 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2404_": {
          "hide_name": 1,
          "bits": [ 1240 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2405_": {
          "hide_name": 1,
          "bits": [ 1238 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2504_": {
          "hide_name": 1,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2505_": {
          "hide_name": 1,
          "bits": [ 1439 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2508_": {
          "hide_name": 1,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2510_": {
          "hide_name": 1,
          "bits": [ 1449 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2511_": {
          "hide_name": 1,
          "bits": [ 1452 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2512_": {
          "hide_name": 1,
          "bits": [ 1453 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2514_": {
          "hide_name": 1,
          "bits": [ 1448 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2515_": {
          "hide_name": 1,
          "bits": [ 1454 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2517_": {
          "hide_name": 1,
          "bits": [ 1455 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2518_": {
          "hide_name": 1,
          "bits": [ 1458 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2519_": {
          "hide_name": 1,
          "bits": [ 1457 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2520_": {
          "hide_name": 1,
          "bits": [ 1459 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2522_": {
          "hide_name": 1,
          "bits": [ 1461 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2523_": {
          "hide_name": 1,
          "bits": [ 1464 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2524_": {
          "hide_name": 1,
          "bits": [ 1465 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2528_": {
          "hide_name": 1,
          "bits": [ 1468 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2529_": {
          "hide_name": 1,
          "bits": [ 1472 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2530_": {
          "hide_name": 1,
          "bits": [ 1471 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2532_": {
          "hide_name": 1,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2533_": {
          "hide_name": 1,
          "bits": [ 1467 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2539_": {
          "hide_name": 1,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2540_": {
          "hide_name": 1,
          "bits": [ 1480 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2551_": {
          "hide_name": 1,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2552_": {
          "hide_name": 1,
          "bits": [ 1489 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2553_": {
          "hide_name": 1,
          "bits": [ 1487 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2554_": {
          "hide_name": 1,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2557_": {
          "hide_name": 1,
          "bits": [ 1491 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2559_": {
          "hide_name": 1,
          "bits": [ 1493 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2563_": {
          "hide_name": 1,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2565_": {
          "hide_name": 1,
          "bits": [ 1498 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2572_": {
          "hide_name": 1,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2575_": {
          "hide_name": 1,
          "bits": [ 1508 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2578_": {
          "hide_name": 1,
          "bits": [ 1509 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2579_": {
          "hide_name": 1,
          "bits": [ 1511 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2581_": {
          "hide_name": 1,
          "bits": [ 1512 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2583_": {
          "hide_name": 1,
          "bits": [ 1513 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2589_": {
          "hide_name": 1,
          "bits": [ 1520 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2591_": {
          "hide_name": 1,
          "bits": [ 1523 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2598_": {
          "hide_name": 1,
          "bits": [ 1528 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2604_": {
          "hide_name": 1,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2605_": {
          "hide_name": 1,
          "bits": [ 1536 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2616_": {
          "hide_name": 1,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2617_": {
          "hide_name": 1,
          "bits": [ 1559 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2621_": {
          "hide_name": 1,
          "bits": [ 1557 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2623_": {
          "hide_name": 1,
          "bits": [ 1566 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2624_": {
          "hide_name": 1,
          "bits": [ 1565 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2633_": {
          "hide_name": 1,
          "bits": [ 1580 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2647_": {
          "hide_name": 1,
          "bits": [ 1595 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2651_": {
          "hide_name": 1,
          "bits": [ 1602 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2653_": {
          "hide_name": 1,
          "bits": [ 1607 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2654_": {
          "hide_name": 1,
          "bits": [ 1605 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2661_": {
          "hide_name": 1,
          "bits": [ 1609 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2662_": {
          "hide_name": 1,
          "bits": [ 1612 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2667_": {
          "hide_name": 1,
          "bits": [ 1615 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2668_": {
          "hide_name": 1,
          "bits": [ 1618 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2669_": {
          "hide_name": 1,
          "bits": [ 1621 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2670_": {
          "hide_name": 1,
          "bits": [ 1616 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2671_": {
          "hide_name": 1,
          "bits": [ 1617 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2673_": {
          "hide_name": 1,
          "bits": [ 1626 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2674_": {
          "hide_name": 1,
          "bits": [ 1629 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2679_": {
          "hide_name": 1,
          "bits": [ 1632 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2680_": {
          "hide_name": 1,
          "bits": [ 1638 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2682_": {
          "hide_name": 1,
          "bits": [ 1634 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2683_": {
          "hide_name": 1,
          "bits": [ 1633 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2685_": {
          "hide_name": 1,
          "bits": [ 1644 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2686_": {
          "hide_name": 1,
          "bits": [ 1643 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2689_": {
          "hide_name": 1,
          "bits": [ 1648 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2691_": {
          "hide_name": 1,
          "bits": [ 1650 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2692_": {
          "hide_name": 1,
          "bits": [ 1653 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2693_": {
          "hide_name": 1,
          "bits": [ 1652 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2694_": {
          "hide_name": 1,
          "bits": [ 1656 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2697_": {
          "hide_name": 1,
          "bits": [ 1660 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2714_": {
          "hide_name": 1,
          "bits": [ 1679 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2716_": {
          "hide_name": 1,
          "bits": [ 1681 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2724_": {
          "hide_name": 1,
          "bits": [ 1690 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2726_": {
          "hide_name": 1,
          "bits": [ 1692 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2728_": {
          "hide_name": 1,
          "bits": [ 1694 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2730_": {
          "hide_name": 1,
          "bits": [ 1696 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2732_": {
          "hide_name": 1,
          "bits": [ 1698 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2734_": {
          "hide_name": 1,
          "bits": [ 1700 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2736_": {
          "hide_name": 1,
          "bits": [ 1702 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2738_": {
          "hide_name": 1,
          "bits": [ 1704 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2740_": {
          "hide_name": 1,
          "bits": [ 1707 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2749_": {
          "hide_name": 1,
          "bits": [ 1725 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2750_": {
          "hide_name": 1,
          "bits": [ 1729 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2753_": {
          "hide_name": 1,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2755_": {
          "hide_name": 1,
          "bits": [ 1731 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2756_": {
          "hide_name": 1,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2758_": {
          "hide_name": 1,
          "bits": [ 1735 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2759_": {
          "hide_name": 1,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2760_": {
          "hide_name": 1,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2762_": {
          "hide_name": 1,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2763_": {
          "hide_name": 1,
          "bits": [ 1743 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2765_": {
          "hide_name": 1,
          "bits": [ 1744 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2766_": {
          "hide_name": 1,
          "bits": [ 1747 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2768_": {
          "hide_name": 1,
          "bits": [ 1748 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2769_": {
          "hide_name": 1,
          "bits": [ 1750 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2771_": {
          "hide_name": 1,
          "bits": [ 1752 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2772_": {
          "hide_name": 1,
          "bits": [ 1755 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2774_": {
          "hide_name": 1,
          "bits": [ 1756 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2775_": {
          "hide_name": 1,
          "bits": [ 1759 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2777_": {
          "hide_name": 1,
          "bits": [ 1760 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2778_": {
          "hide_name": 1,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2779_": {
          "hide_name": 1,
          "bits": [ 1764 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2781_": {
          "hide_name": 1,
          "bits": [ 1765 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2782_": {
          "hide_name": 1,
          "bits": [ 1768 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2784_": {
          "hide_name": 1,
          "bits": [ 1769 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2785_": {
          "hide_name": 1,
          "bits": [ 1770 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2787_": {
          "hide_name": 1,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2788_": {
          "hide_name": 1,
          "bits": [ 1774 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2790_": {
          "hide_name": 1,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2791_": {
          "hide_name": 1,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2793_": {
          "hide_name": 1,
          "bits": [ 1781 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2794_": {
          "hide_name": 1,
          "bits": [ 1782 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2796_": {
          "hide_name": 1,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2797_": {
          "hide_name": 1,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2799_": {
          "hide_name": 1,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2800_": {
          "hide_name": 1,
          "bits": [ 1790 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2802_": {
          "hide_name": 1,
          "bits": [ 1794 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2803_": {
          "hide_name": 1,
          "bits": [ 1797 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2805_": {
          "hide_name": 1,
          "bits": [ 1793 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2807_": {
          "hide_name": 1,
          "bits": [ 1799 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2808_": {
          "hide_name": 1,
          "bits": [ 1801 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2810_": {
          "hide_name": 1,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2811_": {
          "hide_name": 1,
          "bits": [ 1805 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2814_": {
          "hide_name": 1,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2815_": {
          "hide_name": 1,
          "bits": [ 1810 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2817_": {
          "hide_name": 1,
          "bits": [ 1813 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2818_": {
          "hide_name": 1,
          "bits": [ 1812 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2820_": {
          "hide_name": 1,
          "bits": [ 1816 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2821_": {
          "hide_name": 1,
          "bits": [ 1818 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2823_": {
          "hide_name": 1,
          "bits": [ 1820 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2824_": {
          "hide_name": 1,
          "bits": [ 1822 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2826_": {
          "hide_name": 1,
          "bits": [ 1825 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2827_": {
          "hide_name": 1,
          "bits": [ 1826 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2844_": {
          "hide_name": 1,
          "bits": [ 1845 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2845_": {
          "hide_name": 1,
          "bits": [ 1846 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2849_": {
          "hide_name": 1,
          "bits": [ 1853 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2850_": {
          "hide_name": 1,
          "bits": [ 1854 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2852_": {
          "hide_name": 1,
          "bits": [ 1857 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2853_": {
          "hide_name": 1,
          "bits": [ 1858 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2855_": {
          "hide_name": 1,
          "bits": [ 1862 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2856_": {
          "hide_name": 1,
          "bits": [ 1861 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2858_": {
          "hide_name": 1,
          "bits": [ 1867 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2859_": {
          "hide_name": 1,
          "bits": [ 1866 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2861_": {
          "hide_name": 1,
          "bits": [ 1872 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2862_": {
          "hide_name": 1,
          "bits": [ 1871 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2864_": {
          "hide_name": 1,
          "bits": [ 1877 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2865_": {
          "hide_name": 1,
          "bits": [ 1876 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2867_": {
          "hide_name": 1,
          "bits": [ 1882 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2868_": {
          "hide_name": 1,
          "bits": [ 1881 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2870_": {
          "hide_name": 1,
          "bits": [ 1887 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2871_": {
          "hide_name": 1,
          "bits": [ 1886 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2873_": {
          "hide_name": 1,
          "bits": [ 1892 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2874_": {
          "hide_name": 1,
          "bits": [ 1891 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2876_": {
          "hide_name": 1,
          "bits": [ 1897 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2877_": {
          "hide_name": 1,
          "bits": [ 1896 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2879_": {
          "hide_name": 1,
          "bits": [ 1902 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2880_": {
          "hide_name": 1,
          "bits": [ 1901 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2882_": {
          "hide_name": 1,
          "bits": [ 1907 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2883_": {
          "hide_name": 1,
          "bits": [ 1906 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2885_": {
          "hide_name": 1,
          "bits": [ 1912 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2886_": {
          "hide_name": 1,
          "bits": [ 1911 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2888_": {
          "hide_name": 1,
          "bits": [ 1917 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2889_": {
          "hide_name": 1,
          "bits": [ 1916 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2891_": {
          "hide_name": 1,
          "bits": [ 1922 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2892_": {
          "hide_name": 1,
          "bits": [ 1921 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2894_": {
          "hide_name": 1,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2895_": {
          "hide_name": 1,
          "bits": [ 1926 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2897_": {
          "hide_name": 1,
          "bits": [ 1931 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2898_": {
          "hide_name": 1,
          "bits": [ 1932 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2900_": {
          "hide_name": 1,
          "bits": [ 1937 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2901_": {
          "hide_name": 1,
          "bits": [ 1936 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2903_": {
          "hide_name": 1,
          "bits": [ 1942 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2904_": {
          "hide_name": 1,
          "bits": [ 1941 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2906_": {
          "hide_name": 1,
          "bits": [ 1947 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2907_": {
          "hide_name": 1,
          "bits": [ 1946 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2909_": {
          "hide_name": 1,
          "bits": [ 1952 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2910_": {
          "hide_name": 1,
          "bits": [ 1951 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2912_": {
          "hide_name": 1,
          "bits": [ 1957 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2913_": {
          "hide_name": 1,
          "bits": [ 1956 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2915_": {
          "hide_name": 1,
          "bits": [ 1962 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2916_": {
          "hide_name": 1,
          "bits": [ 1961 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2918_": {
          "hide_name": 1,
          "bits": [ 1967 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2919_": {
          "hide_name": 1,
          "bits": [ 1966 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2921_": {
          "hide_name": 1,
          "bits": [ 1972 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2922_": {
          "hide_name": 1,
          "bits": [ 1971 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2924_": {
          "hide_name": 1,
          "bits": [ 1977 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2925_": {
          "hide_name": 1,
          "bits": [ 1976 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2927_": {
          "hide_name": 1,
          "bits": [ 1982 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2928_": {
          "hide_name": 1,
          "bits": [ 1981 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2930_": {
          "hide_name": 1,
          "bits": [ 1987 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2931_": {
          "hide_name": 1,
          "bits": [ 1986 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2933_": {
          "hide_name": 1,
          "bits": [ 1992 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2934_": {
          "hide_name": 1,
          "bits": [ 1991 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2936_": {
          "hide_name": 1,
          "bits": [ 1997 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n2937_": {
          "hide_name": 1,
          "bits": [ 1996 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3006_": {
          "hide_name": 1,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3041_": {
          "hide_name": 1,
          "bits": [ 2161 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3042_": {
          "hide_name": 1,
          "bits": [ 2166 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3043_": {
          "hide_name": 1,
          "bits": [ 2162 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3044_": {
          "hide_name": 1,
          "bits": [ 2163 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3233_": {
          "hide_name": 1,
          "bits": [ 2404 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3234_": {
          "hide_name": 1,
          "bits": [ 2405 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3235_": {
          "hide_name": 1,
          "bits": [ 2406 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3237_": {
          "hide_name": 1,
          "bits": [ 2408 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3238_": {
          "hide_name": 1,
          "bits": [ 2409 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3239_": {
          "hide_name": 1,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3243_": {
          "hide_name": 1,
          "bits": [ 2414 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3245_": {
          "hide_name": 1,
          "bits": [ 2416 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3246_": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3247_": {
          "hide_name": 1,
          "bits": [ 2418 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3248_": {
          "hide_name": 1,
          "bits": [ 2419 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3253_": {
          "hide_name": 1,
          "bits": [ 2420 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3254_": {
          "hide_name": 1,
          "bits": [ 2424 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3257_": {
          "hide_name": 1,
          "bits": [ 2426 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3258_": {
          "hide_name": 1,
          "bits": [ 2427 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3259_": {
          "hide_name": 1,
          "bits": [ 2428 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3261_": {
          "hide_name": 1,
          "bits": [ 2429 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3264_": {
          "hide_name": 1,
          "bits": [ 2432 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3265_": {
          "hide_name": 1,
          "bits": [ 2433 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3266_": {
          "hide_name": 1,
          "bits": [ 2431 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3267_": {
          "hide_name": 1,
          "bits": [ 2434 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3268_": {
          "hide_name": 1,
          "bits": [ 2435 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3269_": {
          "hide_name": 1,
          "bits": [ 2436 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3271_": {
          "hide_name": 1,
          "bits": [ 2437 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3274_": {
          "hide_name": 1,
          "bits": [ 2440 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3275_": {
          "hide_name": 1,
          "bits": [ 2441 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3276_": {
          "hide_name": 1,
          "bits": [ 2439 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3277_": {
          "hide_name": 1,
          "bits": [ 2442 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3278_": {
          "hide_name": 1,
          "bits": [ 2443 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3280_": {
          "hide_name": 1,
          "bits": [ 2444 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3281_": {
          "hide_name": 1,
          "bits": [ 2445 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3282_": {
          "hide_name": 1,
          "bits": [ 2446 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3284_": {
          "hide_name": 1,
          "bits": [ 2447 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3287_": {
          "hide_name": 1,
          "bits": [ 2450 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3288_": {
          "hide_name": 1,
          "bits": [ 2451 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3289_": {
          "hide_name": 1,
          "bits": [ 2449 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3290_": {
          "hide_name": 1,
          "bits": [ 2452 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3293_": {
          "hide_name": 1,
          "bits": [ 2455 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3294_": {
          "hide_name": 1,
          "bits": [ 2456 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3295_": {
          "hide_name": 1,
          "bits": [ 2454 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3297_": {
          "hide_name": 1,
          "bits": [ 2460 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3298_": {
          "hide_name": 1,
          "bits": [ 2461 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3301_": {
          "hide_name": 1,
          "bits": [ 2465 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3302_": {
          "hide_name": 1,
          "bits": [ 2466 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3309_": {
          "hide_name": 1,
          "bits": [ 2468 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3310_": {
          "hide_name": 1,
          "bits": [ 2469 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3311_": {
          "hide_name": 1,
          "bits": [ 2470 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3314_": {
          "hide_name": 1,
          "bits": [ 2474 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3315_": {
          "hide_name": 1,
          "bits": [ 2475 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3317_": {
          "hide_name": 1,
          "bits": [ 2476 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3320_": {
          "hide_name": 1,
          "bits": [ 2479 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3321_": {
          "hide_name": 1,
          "bits": [ 2480 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3322_": {
          "hide_name": 1,
          "bits": [ 2478 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3323_": {
          "hide_name": 1,
          "bits": [ 2481 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3326_": {
          "hide_name": 1,
          "bits": [ 2484 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3327_": {
          "hide_name": 1,
          "bits": [ 2485 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3328_": {
          "hide_name": 1,
          "bits": [ 2483 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3329_": {
          "hide_name": 1,
          "bits": [ 2486 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3330_": {
          "hide_name": 1,
          "bits": [ 2487 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3331_": {
          "hide_name": 1,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3332_": {
          "hide_name": 1,
          "bits": [ 2488 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3335_": {
          "hide_name": 1,
          "bits": [ 2491 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3336_": {
          "hide_name": 1,
          "bits": [ 2492 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3337_": {
          "hide_name": 1,
          "bits": [ 2490 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3338_": {
          "hide_name": 1,
          "bits": [ 2493 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3339_": {
          "hide_name": 1,
          "bits": [ 2494 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3340_": {
          "hide_name": 1,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3341_": {
          "hide_name": 1,
          "bits": [ 2495 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3344_": {
          "hide_name": 1,
          "bits": [ 2498 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3345_": {
          "hide_name": 1,
          "bits": [ 2499 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3346_": {
          "hide_name": 1,
          "bits": [ 2497 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3347_": {
          "hide_name": 1,
          "bits": [ 2500 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3348_": {
          "hide_name": 1,
          "bits": [ 2501 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3349_": {
          "hide_name": 1,
          "bits": [ 2502 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3351_": {
          "hide_name": 1,
          "bits": [ 2503 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3352_": {
          "hide_name": 1,
          "bits": [ 2504 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3356_": {
          "hide_name": 1,
          "bits": [ 2506 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3357_": {
          "hide_name": 1,
          "bits": [ 2507 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3359_": {
          "hide_name": 1,
          "bits": [ 2510 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3360_": {
          "hide_name": 1,
          "bits": [ 2511 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3361_": {
          "hide_name": 1,
          "bits": [ 2512 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3362_": {
          "hide_name": 1,
          "bits": [ 2508 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3372_": {
          "hide_name": 1,
          "bits": [ 2519 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3382_": {
          "hide_name": 1,
          "bits": [ 2530 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3385_": {
          "hide_name": 1,
          "bits": [ 2532 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3388_": {
          "hide_name": 1,
          "bits": [ 2533 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3389_": {
          "hide_name": 1,
          "bits": [ 2534 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3392_": {
          "hide_name": 1,
          "bits": [ 2537 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3393_": {
          "hide_name": 1,
          "bits": [ 2540 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3395_": {
          "hide_name": 1,
          "bits": [ 2541 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3396_": {
          "hide_name": 1,
          "bits": [ 2542 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3397_": {
          "hide_name": 1,
          "bits": [ 2543 ],
          "attributes": {
          }
        },
        "$abc$16389$new_n3398_": {
          "hide_name": 1,
          "bits": [ 2407 ],
          "attributes": {
          }
        },
        "$abc$16389$processor.RegA_mux.input0[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2300 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegA_mux.input0[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2303 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegA_mux.input0[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2306 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegA_mux.input0[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2309 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegA_mux.input0[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2312 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2156 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2212 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2216 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2220 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2224 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2228 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2232 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2236 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2240 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2244 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2248 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2172 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2252 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2256 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2260 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2264 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2268 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2272 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2276 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2280 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2284 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2288 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2177 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2292 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2296 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2182 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2187 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2192 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2196 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2200 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2204 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.RegB_mux.input0[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2208 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1101 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 907 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 824 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 906 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 998 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1102 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1146 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1058 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1099 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 997 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 945 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 823 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 825 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 948 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1060 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1061 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 947 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1032 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 996 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 826 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1033 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 946 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1059 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1144 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1100 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1147 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 908 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.alu_main.ALUOut[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1145 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1307 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1348 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1352 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1356 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1360 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1364 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1368 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1372 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1376 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1380 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1384 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1312 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1388 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1392 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1396 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1400 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1404 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1408 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1412 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1416 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1420 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1424 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1316 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1428 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1432 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1320 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1324 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1328 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1332 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1336 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1340 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_csrr_mux.input0[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1344 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 340 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 348 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 360 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 386 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 378 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 680 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 538 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 596 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 693 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 706 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 451 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 630 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 646 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 501 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 583 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 613 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 468 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 554 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 667 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 258 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 513 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 566 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 266 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 278 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 286 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 304 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 296 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 322 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mem_fwd1_mux.input1[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 330 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.mistake_trigger_new_": {
          "hide_name": 1,
          "bits": [ 1195 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:171"
          }
        },
        "$abc$16389$processor.pc_mux.input0[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1850 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:178|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2001 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2021 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2023 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2025 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2027 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2029 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2031 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2033 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2035 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2037 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2039 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2003 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2041 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2043 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2045 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2047 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2049 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2051 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2053 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2055 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2057 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2059 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2005 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2061 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2063 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2007 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2009 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2011 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2013 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2015 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2017 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.reg_dat_mux.input0[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2019 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 337 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 345 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 357 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 365 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 383 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 375 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 677 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 535 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 593 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 690 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 703 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 448 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 627 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 643 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 498 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 580 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 610 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 465 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 551 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 664 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 255 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 510 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 563 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 263 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 275 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 301 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 293 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 319 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input0[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 327 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 224 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 338 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 346 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 358 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 366 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 384 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 376 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 678 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 536 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 594 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 691 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 147 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 704 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 449 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 628 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 644 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 499 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 581 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 611 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 466 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 552 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 665 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 256 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 511 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[31]_new_inv_": {
          "hide_name": 1,
          "bits": [ 564 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 264 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 276 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 284 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 302 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 294 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 320 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.input1[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 328 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd1_mux.select_new_": {
          "hide_name": 1,
          "bits": [ 234 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:47"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[0]_new_": {
          "hide_name": 1,
          "bits": [ 225 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[10]_new_": {
          "hide_name": 1,
          "bits": [ 638 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[11]_new_": {
          "hide_name": 1,
          "bits": [ 481 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[12]_new_": {
          "hide_name": 1,
          "bits": [ 522 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[13]_new_": {
          "hide_name": 1,
          "bits": [ 489 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[14]_new_": {
          "hide_name": 1,
          "bits": [ 485 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[15]_new_": {
          "hide_name": 1,
          "bits": [ 655 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[16]_new_": {
          "hide_name": 1,
          "bits": [ 685 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[17]_new_": {
          "hide_name": 1,
          "bits": [ 543 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[18]_new_": {
          "hide_name": 1,
          "bits": [ 601 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[19]_new_": {
          "hide_name": 1,
          "bits": [ 698 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[1]_new_": {
          "hide_name": 1,
          "bits": [ 148 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[20]_new_": {
          "hide_name": 1,
          "bits": [ 711 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[21]_new_": {
          "hide_name": 1,
          "bits": [ 456 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[22]_new_": {
          "hide_name": 1,
          "bits": [ 635 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[23]_new_": {
          "hide_name": 1,
          "bits": [ 651 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[24]_new_": {
          "hide_name": 1,
          "bits": [ 506 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[25]_new_": {
          "hide_name": 1,
          "bits": [ 588 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[26]_new_": {
          "hide_name": 1,
          "bits": [ 618 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[27]_new_": {
          "hide_name": 1,
          "bits": [ 473 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[28]_new_": {
          "hide_name": 1,
          "bits": [ 559 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[29]_new_": {
          "hide_name": 1,
          "bits": [ 672 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[2]_new_": {
          "hide_name": 1,
          "bits": [ 311 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[30]_new_": {
          "hide_name": 1,
          "bits": [ 518 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[31]_new_": {
          "hide_name": 1,
          "bits": [ 571 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[3]_new_": {
          "hide_name": 1,
          "bits": [ 393 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[4]_new_": {
          "hide_name": 1,
          "bits": [ 399 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[5]_new_": {
          "hide_name": 1,
          "bits": [ 547 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[6]_new_": {
          "hide_name": 1,
          "bits": [ 440 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[7]_new_": {
          "hide_name": 1,
          "bits": [ 436 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[8]_new_": {
          "hide_name": 1,
          "bits": [ 443 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.input0[9]_new_": {
          "hide_name": 1,
          "bits": [ 605 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46"
          }
        },
        "$abc$16389$processor.wb_fwd2_mux.select_new_inv_": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:47"
          }
        },
        "$abc$16389$techmap$techmap810\\data_mem_inst.data_block.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$809_Y": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:307"
          }
        },
        "$abc$16389$techmap$techmap819\\processor.register_files.regfile.1.0.1.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$818_Y": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:222"
          }
        },
        "$abc$16389$techmap$techmap\\data_mem_inst.$procmux$341.$and$/usr/local/bin/../share/yosys/techmap.v:434$6790_Y": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:240|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\data_mem_inst.$procmux$354.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6575_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:240|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\data_mem_inst.$procmux$354.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$6576_Y": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:240|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8549_Y[3]_new_": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8550_Y[3]_new_": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_control.$procmux$516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8553_Y": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_control.$procmux$516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8554_Y": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_control.$procmux$516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8555_Y": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_control.$procmux$516.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$8556_Y": {
          "hide_name": 1,
          "bits": [ 118 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$381.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$10934_Y": {
          "hide_name": 1,
          "bits": [ 2403 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:148|/usr/local/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[10]_new_": {
          "hide_name": 1,
          "bits": [ 1127 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[11]_new_": {
          "hide_name": 1,
          "bits": [ 928 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[15]_new_": {
          "hide_name": 1,
          "bits": [ 1022 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[16]_new_": {
          "hide_name": 1,
          "bits": [ 1138 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[17]_new_": {
          "hide_name": 1,
          "bits": [ 1165 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[19]_new_": {
          "hide_name": 1,
          "bits": [ 1110 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[1]_new_": {
          "hide_name": 1,
          "bits": [ 804 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[20]_new_": {
          "hide_name": 1,
          "bits": [ 1016 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[21]_new_": {
          "hide_name": 1,
          "bits": [ 955 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[22]_new_": {
          "hide_name": 1,
          "bits": [ 833 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[23]_new_": {
          "hide_name": 1,
          "bits": [ 880 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[24]_new_": {
          "hide_name": 1,
          "bits": [ 989 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[25]_new_": {
          "hide_name": 1,
          "bits": [ 1081 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[26]_new_": {
          "hide_name": 1,
          "bits": [ 1090 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[27]_new_": {
          "hide_name": 1,
          "bits": [ 979 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[28]_new_": {
          "hide_name": 1,
          "bits": [ 1040 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[5]_new_": {
          "hide_name": 1,
          "bits": [ 1149 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[8]_new_": {
          "hide_name": 1,
          "bits": [ 943 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10846_Y[9]_new_": {
          "hide_name": 1,
          "bits": [ 1162 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[10]_new_": {
          "hide_name": 1,
          "bits": [ 1126 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[11]_new_": {
          "hide_name": 1,
          "bits": [ 926 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[12]_new_": {
          "hide_name": 1,
          "bits": [ 807 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[13]_new_": {
          "hide_name": 1,
          "bits": [ 842 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[14]_new_": {
          "hide_name": 1,
          "bits": [ 910 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[17]_new_": {
          "hide_name": 1,
          "bits": [ 1163 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[18]_new_": {
          "hide_name": 1,
          "bits": [ 1066 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[1]_new_": {
          "hide_name": 1,
          "bits": [ 798 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 901 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[7]_new_": {
          "hide_name": 1,
          "bits": [ 1179 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[8]_new_": {
          "hide_name": 1,
          "bits": [ 935 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10847_Y[9]_new_": {
          "hide_name": 1,
          "bits": [ 1156 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10850_Y[0]_new_": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10851_Y[28]_new_": {
          "hide_name": 1,
          "bits": [ 1043 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10852_Y[0]_new_": {
          "hide_name": 1,
          "bits": [ 409 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10853_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 902 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$procmux$389.$and$/usr/local/bin/../share/yosys/techmap.v:434$10853_Y[3]_new_": {
          "hide_name": 1,
          "bits": [ 972 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:79|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 765 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 845 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 762 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 846 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 763 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 876 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 750 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 872 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 751 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 873 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 799 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 748 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 870 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 749 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 871 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 756 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 976 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 757 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 977 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 755 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1005 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 770 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 850 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 768 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 851 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 769 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 847 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 764 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$1\\buffer[31:0][9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 848 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][0]_new_": {
          "hide_name": 1,
          "bits": [ 811 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 760 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 874 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 809 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 844 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 761 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 875 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 986 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 953 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 746 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 868 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][1]_new_": {
          "hide_name": 1,
          "bits": [ 797 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 987 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 954 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 747 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 869 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 988 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1003 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 754 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 978 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 766 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][31]_new_": {
          "hide_name": 1,
          "bits": [ 1049 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 877 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 810 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 849 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 767 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 878 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 808 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$3\\buffer[31:0][9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 843 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][0]_new_": {
          "hide_name": 1,
          "bits": [ 406 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1096 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 925 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 806 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 841 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 759 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 865 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][1]_new_": {
          "hide_name": 1,
          "bits": [ 1088 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 951 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 745 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 866 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1002 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][2]_new_": {
          "hide_name": 1,
          "bits": [ 1097 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 744 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][3]_new_": {
          "hide_name": 1,
          "bits": [ 924 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 805 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 840 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 758 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 879 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 934 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$5\\buffer[31:0][9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1087 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$7\\buffer[31:0][24]_new_": {
          "hide_name": 1,
          "bits": [ 2453 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$7\\buffer[31:0][25]_new_": {
          "hide_name": 1,
          "bits": [ 2477 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$7\\buffer[31:0][26]_new_": {
          "hide_name": 1,
          "bits": [ 2482 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shl$verilog/alu.v:118$27.$7\\buffer[31:0][27]_new_": {
          "hide_name": 1,
          "bits": [ 2448 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:118|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$10\\buffer[31:0][10]_new_": {
          "hide_name": 1,
          "bits": [ 2489 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$10\\buffer[31:0][11]_new_": {
          "hide_name": 1,
          "bits": [ 2438 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$10\\buffer[31:0][12]_new_": {
          "hide_name": 1,
          "bits": [ 2425 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$10\\buffer[31:0][13]_new_": {
          "hide_name": 1,
          "bits": [ 2430 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$10\\buffer[31:0][23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 861 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$10\\buffer[31:0][5]_new_": {
          "hide_name": 1,
          "bits": [ 2496 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 891 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 969 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1014 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 949 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 827 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 860 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 716 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 771 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 890 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 927 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 792 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][20]_new_": {
          "hide_name": 1,
          "bits": [ 815 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][21]_new_": {
          "hide_name": 1,
          "bits": [ 852 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][22]_new_": {
          "hide_name": 1,
          "bits": [ 828 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][23]_new_": {
          "hide_name": 1,
          "bits": [ 859 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 893 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 966 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1074 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 913 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1019 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 717 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$11\\buffer[31:0][9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 772 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 315 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 793 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 354 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 796 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 353 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 795 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 722 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 777 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 721 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 776 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2421 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 724 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 779 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 723 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 778 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 728 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 783 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 727 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 782 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 730 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 785 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][30]_new_inv_": {
          "hide_name": 1,
          "bits": [ 729 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][31]_new_": {
          "hide_name": 1,
          "bits": [ 784 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 786 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 272 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 788 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 271 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 787 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 316 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$1\\buffer[31:0][9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 794 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][10]_new_inv_": {
          "hide_name": 1,
          "bits": [ 899 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][11]_new_inv_": {
          "hide_name": 1,
          "bits": [ 922 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][12]_new_inv_": {
          "hide_name": 1,
          "bits": [ 313 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][13]_new_inv_": {
          "hide_name": 1,
          "bits": [ 790 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][14]_new_inv_": {
          "hide_name": 1,
          "bits": [ 898 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][15]_new_inv_": {
          "hide_name": 1,
          "bits": [ 923 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 720 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 775 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][18]_new_inv_": {
          "hide_name": 1,
          "bits": [ 892 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][19]_new_inv_": {
          "hide_name": 1,
          "bits": [ 921 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2422 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][20]_new_inv_": {
          "hide_name": 1,
          "bits": [ 719 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][21]_new_inv_": {
          "hide_name": 1,
          "bits": [ 774 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][22]_new_inv_": {
          "hide_name": 1,
          "bits": [ 831 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][23]_new_inv_": {
          "hide_name": 1,
          "bits": [ 863 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][24]_new_inv_": {
          "hide_name": 1,
          "bits": [ 726 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][25]_new_inv_": {
          "hide_name": 1,
          "bits": [ 781 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][26]_new_inv_": {
          "hide_name": 1,
          "bits": [ 830 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][27]_new_inv_": {
          "hide_name": 1,
          "bits": [ 862 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][28]_new_inv_": {
          "hide_name": 1,
          "bits": [ 725 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][29]_new_inv_": {
          "hide_name": 1,
          "bits": [ 780 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][30]_new_": {
          "hide_name": 1,
          "bits": [ 736 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][31]_new_": {
          "hide_name": 1,
          "bits": [ 864 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 789 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 897 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 967 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][8]_new_inv_": {
          "hide_name": 1,
          "bits": [ 314 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$4\\buffer[31:0][9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 791 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 2423 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 894 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][3]_new_": {
          "hide_name": 1,
          "bits": [ 965 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1073 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1118 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.alu_main.$shr$verilog/alu.v:108$25.$7\\buffer[31:0][7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1177 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:108|/usr/local/bin/../share/yosys/techmap.v:102"
          }
        },
        "$abc$16389$techmap$techmap\\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7870_Y[11]_new_": {
          "hide_name": 1,
          "bits": [ 1564 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:257|verilog/imm_gen.v:55|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap$techmap\\processor.immediate_generator.$procmux$369.$and$/usr/local/bin/../share/yosys/techmap.v:434$7874_Y[30]_new_": {
          "hide_name": 1,
          "bits": [ 1563 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:257|verilog/imm_gen.v:55|/usr/local/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$16389$techmap\\data_mem_inst.$and$verilog/data_mem.v:199$192_Y_new_": {
          "hide_name": 1,
          "bits": [ 1727 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:199"
          }
        },
        "$abc$16389$techmap\\data_mem_inst.$and$verilog/data_mem.v:199$197_Y_new_": {
          "hide_name": 1,
          "bits": [ 1637 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:199"
          }
        },
        "$abc$16389$techmap\\data_mem_inst.$procmux$353_CMP": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
          }
        },
        "$abc$16389$techmap\\data_mem_inst.$procmux$363_Y[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[0]": {
          "hide_name": 1,
          "bits": [ 420 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[10]": {
          "hide_name": 1,
          "bits": [ 1131 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[11]": {
          "hide_name": 1,
          "bits": [ 932 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[12]": {
          "hide_name": 1,
          "bits": [ 816 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[13]": {
          "hide_name": 1,
          "bits": [ 857 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[14]": {
          "hide_name": 1,
          "bits": [ 920 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[15]": {
          "hide_name": 1,
          "bits": [ 1025 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[16]": {
          "hide_name": 1,
          "bits": [ 1142 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[17]": {
          "hide_name": 1,
          "bits": [ 1175 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[18]": {
          "hide_name": 1,
          "bits": [ 2472 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[19]": {
          "hide_name": 1,
          "bits": [ 1112 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[1]": {
          "hide_name": 1,
          "bits": [ 802 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[20]": {
          "hide_name": 1,
          "bits": [ 2463 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[21]": {
          "hide_name": 1,
          "bits": [ 959 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[22]": {
          "hide_name": 1,
          "bits": [ 837 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[23]": {
          "hide_name": 1,
          "bits": [ 884 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[24]": {
          "hide_name": 1,
          "bits": [ 993 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[25]": {
          "hide_name": 1,
          "bits": [ 1085 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[26]": {
          "hide_name": 1,
          "bits": [ 1094 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[27]": {
          "hide_name": 1,
          "bits": [ 983 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[28]": {
          "hide_name": 1,
          "bits": [ 2467 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[29]": {
          "hide_name": 1,
          "bits": [ 2458 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[2]": {
          "hide_name": 1,
          "bits": [ 900 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[30]": {
          "hide_name": 1,
          "bits": [ 738 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[31]": {
          "hide_name": 1,
          "bits": [ 1057 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[3]": {
          "hide_name": 1,
          "bits": [ 970 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[4]": {
          "hide_name": 1,
          "bits": [ 1075 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[5]": {
          "hide_name": 1,
          "bits": [ 1153 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[6]": {
          "hide_name": 1,
          "bits": [ 1124 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[7]": {
          "hide_name": 1,
          "bits": [ 1182 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[8]": {
          "hide_name": 1,
          "bits": [ 939 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$add$verilog/alu.v:93$21_Y[9]": {
          "hide_name": 1,
          "bits": [ 1160 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$eq$verilog/alu.v:149$33_Y_new_": {
          "hide_name": 1,
          "bits": [ 2401 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:149"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[0]": {
          "hide_name": 1,
          "bits": [ 417 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[10]": {
          "hide_name": 1,
          "bits": [ 1130 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[11]": {
          "hide_name": 1,
          "bits": [ 931 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[12]": {
          "hide_name": 1,
          "bits": [ 822 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[13]": {
          "hide_name": 1,
          "bits": [ 856 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[14]": {
          "hide_name": 1,
          "bits": [ 919 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[15]": {
          "hide_name": 1,
          "bits": [ 1024 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[16]": {
          "hide_name": 1,
          "bits": [ 1141 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[17]": {
          "hide_name": 1,
          "bits": [ 1174 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[18]": {
          "hide_name": 1,
          "bits": [ 2471 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[19]": {
          "hide_name": 1,
          "bits": [ 1111 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[1]": {
          "hide_name": 1,
          "bits": [ 801 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[20]": {
          "hide_name": 1,
          "bits": [ 2462 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[21]": {
          "hide_name": 1,
          "bits": [ 958 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[22]": {
          "hide_name": 1,
          "bits": [ 836 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[23]": {
          "hide_name": 1,
          "bits": [ 883 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[24]": {
          "hide_name": 1,
          "bits": [ 992 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[25]": {
          "hide_name": 1,
          "bits": [ 1084 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[26]": {
          "hide_name": 1,
          "bits": [ 1093 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[27]": {
          "hide_name": 1,
          "bits": [ 982 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[28]": {
          "hide_name": 1,
          "bits": [ 1042 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[29]": {
          "hide_name": 1,
          "bits": [ 2457 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[2]": {
          "hide_name": 1,
          "bits": [ 905 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[30]": {
          "hide_name": 1,
          "bits": [ 743 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[31]": {
          "hide_name": 1,
          "bits": [ 1056 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[3]": {
          "hide_name": 1,
          "bits": [ 975 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[4]": {
          "hide_name": 1,
          "bits": [ 1080 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[5]": {
          "hide_name": 1,
          "bits": [ 1152 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[6]": {
          "hide_name": 1,
          "bits": [ 1123 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[7]": {
          "hide_name": 1,
          "bits": [ 1181 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[8]": {
          "hide_name": 1,
          "bits": [ 938 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.alu_main.$sub$verilog/alu.v:98$22_Y[9]": {
          "hide_name": 1,
          "bits": [ 1159 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98"
          }
        },
        "$abc$16389$techmap\\processor.branch_predictor_FSM.$0\\s[1:0][0]": {
          "hide_name": 1,
          "bits": [ 2321 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:101"
          }
        },
        "$abc$16389$techmap\\processor.branch_predictor_FSM.$0\\s[1:0][1]": {
          "hide_name": 1,
          "bits": [ 2328 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:101"
          }
        },
        "$abc$16389$techmap\\processor.control_unit.$and$verilog/control_unit.v:67$133_Y_new_": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:67"
          }
        },
        "$abc$16389$techmap\\processor.forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$59_Y_new_": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:67"
          }
        },
        "$abc$16389$techmap\\processor.forwarding_unit.$ne$verilog/forwarding_unit.v:73$81_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:73"
          }
        },
        "$abc$16389$techmap\\processor.register_files.$and$verilog/register_file.v:108$260_Y_new_": {
          "hide_name": 1,
          "bits": [ 2067 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:108"
          }
        },
        "$abc$16389$techmap\\processor.register_files.$and$verilog/register_file.v:109$265_Y_new_": {
          "hide_name": 1,
          "bits": [ 2160 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:109"
          }
        },
        "$abc$16389$techmap\\processor.register_files.$ne$verilog/register_file.v:108$259_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 2072 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:108"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$658.C": {
          "hide_name": 1,
          "bits": [ "0", 2546, 2569, 2591, 2596, 2598, 2600, 2602, 2604, 2606, 2547, 2549, 2551, 2553, 2555, 2557, 2559, 2561, 2563, 2565, 2567, 2571, 2573, 2575, 2577, 2579, 2581, 2583, 2585, 2587, 2589, 2593 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$661.C": {
          "hide_name": 1,
          "bits": [ "1", 2608, 2620, 2631, 2633, 2634, 2635, 2636, 2637, 2638, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2632 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:154|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$674.C": {
          "hide_name": 1,
          "bits": [ "1", 2639, 2651, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 714 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:152|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$689.C": {
          "hide_name": 1,
          "bits": [ "0", 2669, 2681, 2692, 2694, 2695, 2696, 2697, 2698, 2699, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2693 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$692.C": {
          "hide_name": 1,
          "bits": [ "1", 2700, 2712, 2723, 2725, 2726, 2727, 2728, 2729, 2730, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2724 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$695.C": {
          "hide_name": 1,
          "bits": [ "0", 2732, 2755, 2777, 2782, 2784, 2786, 2788, 2790, 2792, 2734, 2735, 2737, 2739, 2741, 2743, 2745, 2747, 2749, 2751, 2753, 2757, 2759, 2761, 2763, 2765, 2767, 2769, 2771, 2773, 2775, 2779 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:108|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$698.C": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", 1198, 2839, 2840, 2841, 2842, 2843, 2844, 2796, 2797, 2799, 2801, 2803, 2805, 2807, 2809, 2811, 2813, 2815, 2817, 2819, 2821, 2823, 2825, 2827, 2829, 2831, 2833, 2835, 2837 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$rtlil.cc:1527:operator()$19863": {
          "hide_name": 1,
          "bits": [ 3096 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1527:operator()$19864": {
          "hide_name": 1,
          "bits": [ 3097 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1527:operator()$19865": {
          "hide_name": 1,
          "bits": [ 3098 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1527:operator()$19866": {
          "hide_name": 1,
          "bits": [ 3099 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1527:operator()$19867": {
          "hide_name": 1,
          "bits": [ 3100 ],
          "attributes": {
          }
        },
        "$memory\\inst_mem.instruction_memory$rdmux[0][6][0]$a$3109": {
          "hide_name": 1,
          "bits": [ "1", "1", 3101, 3102, 3103, 1198, 3102, 3104, 3105, 3106, 3107, 3108, 3109, 3106, "0", "0", 3110, "0", "0", "0", "0", "0", 3102, 3108, "0", 3111, 3112, 3112, 3112, 3112, 3112, 3113 ],
          "attributes": {
            "unused_bits": "2 3 4 6 7 8 9 10 11 12 13 16 22 23 25 26 27 28 29 30 31"
          }
        },
        "$memory\\inst_mem.instruction_memory$rdmux[0][7][0]$a$3301": {
          "hide_name": 1,
          "bits": [ "1", "1", 1198, 3096, 3114, 1198, 3097, "0", 3115, "0", "0", "0", 3116, "0", "0", "0", 3117, "0", "0", "0", "0", "0", 3098, "0", "0", "0", "0", "0", "0", "0", "0", 3117 ],
          "attributes": {
            "unused_bits": "3 4 6 8 12 16 22 31"
          }
        },
        "$memory\\inst_mem.instruction_memory$rdmux[0][7][0]$b$3302": {
          "hide_name": 1,
          "bits": [ "1", "1", 3099, "0", 3118, 1198, "0", 3100, 3119, 1198, 3120, 3116, "0", 1198, "0", "0", 3114, "0", "0", "0", "0", "0", "0", 3116, "0", 3121, 3122, 3122, 3122, 3122, 3122, 3122 ],
          "attributes": {
            "unused_bits": "2 4 7 8 10 11 16 23 25 26 27 28 29 30 31"
          }
        },
        "$techmap$techmap\\processor.alu_control.$procmux$516.$and$/usr/local/bin/../share/yosys/techmap.v:434$8551_Y": {
          "hide_name": 1,
          "bits": [ 3123, 3124, 3124, 3123, 2316, 2317, 2318 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:83|/usr/local/bin/../share/yosys/techmap.v:434",
            "unused_bits": "0 1 2 3"
          }
        },
        "$techmap810\\data_mem_inst.data_block.1.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2916, 1630, 2917, 2918, 2919, 1641, 2920, 2921, 2922, 1646, 2923, 2924, 2925, 1657, 2926, 2927 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap811\\data_mem_inst.data_block.3.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2940, 1631, 2941, 2942, 2943, 1640, 2944, 2945, 2946, 1642, 2947, 2948, 2949, 1655, 2950, 2951 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap812\\data_mem_inst.data_block.5.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2964, 1625, 2965, 2966, 2967, 1639, 2968, 2969, 2970, 1645, 2971, 2972, 2973, 1654, 2974, 2975 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap813\\data_mem_inst.data_block.4.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2952, 1606, 2953, 2954, 2955, 1683, 2956, 2957, 2958, 1608, 2959, 2960, 2961, 1620, 2962, 2963 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap814\\processor.ControlAndStatus_registers.csr_file.1.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3012, 2186, 3013, 3014, 3015, 2191, 3016, 3017, 3018, 2195, 3019, 3020, 3021, 2199, 3022, 3023 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap815\\data_mem_inst.data_block.2.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2928, 1604, 2929, 2930, 2931, 1666, 2932, 2933, 2934, 1614, 2935, 2936, 2937, 1624, 2938, 2939 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap816\\processor.ControlAndStatus_registers.csr_file.2.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3024, 2203, 3025, 3026, 3027, 2207, 3028, 3029, 3030, 2211, 3031, 3032, 3033, 2215, 3034, 3035 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap820\\data_mem_inst.data_block.6.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2976, 1600, 2977, 2978, 2979, 1665, 2980, 2981, 2982, 1610, 2983, 2984, 2985, 1623, 2986, 2987 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap821\\data_mem_inst.data_block.7.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2988, 1627, 2989, 2990, 2991, 1636, 2992, 2993, 2994, 1647, 2995, 2996, 2997, 1658, 2998, 2999 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap822\\processor.ControlAndStatus_registers.csr_file.0.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3000, 2155, 3001, 3002, 3003, 2171, 3004, 3005, 3006, 2176, 3007, 3008, 3009, 2181, 3010, 3011 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap823\\processor.ControlAndStatus_registers.csr_file.7.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3084, 2283, 3085, 3086, 3087, 2287, 3088, 3089, 3090, 2291, 3091, 3092, 3093, 2295, 3094, 3095 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap824\\processor.ControlAndStatus_registers.csr_file.3.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3036, 2219, 3037, 3038, 3039, 2223, 3040, 3041, 3042, 2227, 3043, 3044, 3045, 2231, 3046, 3047 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap825\\data_mem_inst.data_block.0.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2904, 1603, 2905, 2906, 2907, 1709, 2908, 2909, 2910, 1613, 2911, 2912, 2913, 1622, 2914, 2915 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap829\\processor.ControlAndStatus_registers.csr_file.5.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3060, 2251, 3061, 3062, 3063, 2255, 3064, 3065, 3066, 2259, 3067, 3068, 3069, 2263, 3070, 3071 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap830\\processor.ControlAndStatus_registers.csr_file.6.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3072, 2267, 3073, 3074, 3075, 2271, 3076, 3077, 3078, 2275, 3079, 3080, 3081, 2279, 3082, 3083 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap831\\processor.ControlAndStatus_registers.csr_file.4.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 3048, 2235, 3049, 3050, 3051, 2239, 3052, 3053, 3054, 2243, 3055, 3056, 3057, 2247, 3058, 3059 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "$techmap\\data_mem_inst.$ternary$verilog/data_mem.v:203$211_Y": {
          "hide_name": 1,
          "bits": [ 1604, 1666, 1614, 1624, 1631, 1640, 1642, 1655, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125, 3125 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:203",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap\\data_mem_inst.$ternary$verilog/data_mem.v:203$213_Y": {
          "hide_name": 1,
          "bits": [ 1603, 1709, 1613, 1622, 1630, 1641, 1646, 1657, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126, 3126 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:203",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap\\data_mem_inst.$ternary$verilog/data_mem.v:204$216_Y": {
          "hide_name": 1,
          "bits": [ 1600, 1665, 1610, 1623, 1627, 1636, 1647, 1658, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127, 3127 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:204",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap\\data_mem_inst.$ternary$verilog/data_mem.v:204$218_Y": {
          "hide_name": 1,
          "bits": [ 1606, 1683, 1608, 1620, 1625, 1639, 1645, 1654, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128, 3128 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:204",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap\\processor.alu_control.$6\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 3129, 3129, 108, "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:82",
            "unused_bits": "0 1"
          }
        },
        "CLKHF_POWERUP": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:53"
          }
        },
        "ENCLKHF": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:52"
          }
        },
        "clk12": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "src": "toplevel.v:67"
          }
        },
        "clk24": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "src": "toplevel.v:66"
          }
        },
        "clk48": {
          "hide_name": 0,
          "bits": [ 2856 ],
          "attributes": {
            "src": "toplevel.v:51"
          }
        },
        "clk6": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "src": "toplevel.v:68"
          }
        },
        "clk_cache": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "src": "toplevel.v:48"
          }
        },
        "clk_proc": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:47"
          }
        },
        "data_WrData": {
          "hide_name": 0,
          "bits": [ 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561 ],
          "attributes": {
            "src": "toplevel.v:88"
          }
        },
        "data_addr": {
          "hide_name": 0,
          "bits": [ 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1232, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ],
          "attributes": {
            "src": "toplevel.v:87"
          }
        },
        "data_clk_stall": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "src": "toplevel.v:49"
          }
        },
        "data_mem_inst.addr": {
          "hide_name": 0,
          "bits": [ 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1232, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:43"
          }
        },
        "data_mem_inst.addr_buf": {
          "hide_name": 0,
          "bits": [ 1597, 1598, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:94"
          }
        },
        "data_mem_inst.addr_buf_block_addr": {
          "hide_name": 0,
          "bits": [ 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:109"
          }
        },
        "data_mem_inst.addr_buf_byte_offset": {
          "hide_name": 0,
          "bits": [ 1597, 1598 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:110"
          }
        },
        "data_mem_inst.bdec_sig0": {
          "hide_name": 0,
          "bits": [ 3130 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:133",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.bdec_sig1": {
          "hide_name": 0,
          "bits": [ 3131 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:134",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.bdec_sig2": {
          "hide_name": 0,
          "bits": [ 3132 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:135",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.bdec_sig3": {
          "hide_name": 0,
          "bits": [ 3133 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:136",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.buf0": {
          "hide_name": 0,
          "bits": [ 1603, 1709, 1613, 1622, 1630, 1641, 1646, 1657 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:120"
          }
        },
        "data_mem_inst.buf1": {
          "hide_name": 0,
          "bits": [ 1604, 1666, 1614, 1624, 1631, 1640, 1642, 1655 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:121"
          }
        },
        "data_mem_inst.buf2": {
          "hide_name": 0,
          "bits": [ 1606, 1683, 1608, 1620, 1625, 1639, 1645, 1654 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:122"
          }
        },
        "data_mem_inst.buf3": {
          "hide_name": 0,
          "bits": [ 1600, 1665, 1610, 1623, 1627, 1636, 1647, 1658 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:123"
          }
        },
        "data_mem_inst.byte_r0": {
          "hide_name": 0,
          "bits": [ 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:147",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "data_mem_inst.byte_r1": {
          "hide_name": 0,
          "bits": [ 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:148",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "data_mem_inst.byte_r2": {
          "hide_name": 0,
          "bits": [ 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:149",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "data_mem_inst.byte_r3": {
          "hide_name": 0,
          "bits": [ 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:150",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "data_mem_inst.clk": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:42"
          }
        },
        "data_mem_inst.clk_stall": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:50"
          }
        },
        "data_mem_inst.halfword_r0": {
          "hide_name": 0,
          "bits": [ 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:160",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "data_mem_inst.halfword_r1": {
          "hide_name": 0,
          "bits": [ 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:161",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "data_mem_inst.led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:49"
          }
        },
        "data_mem_inst.led_reg": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:55"
          }
        },
        "data_mem_inst.memread": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:46",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.memread_buf": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:83"
          }
        },
        "data_mem_inst.memwrite": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:45",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.memwrite_buf": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:84"
          }
        },
        "data_mem_inst.out0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:188"
          }
        },
        "data_mem_inst.out1": {
          "hide_name": 0,
          "bits": [ 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208, 3208 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:189",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out2": {
          "hide_name": 0,
          "bits": [ 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217, 3217 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:190",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out3": {
          "hide_name": 0,
          "bits": [ 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232, 3233, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234, 3234 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:191",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out4": {
          "hide_name": 0,
          "bits": [ 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:192",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out5": {
          "hide_name": 0,
          "bits": [ 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275, 3275 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:193",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out6": {
          "hide_name": 0,
          "bits": [ 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:194",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.read_buf": {
          "hide_name": 0,
          "bits": [ 2517, 2521, 2523, 1619, 2525, 1635, 2527, 1651, 1661, 1664, 1668, 1670, 1672, 1674, 1676, 1678, 1680, 1682, 1684, 1685, 1686, 1687, 1688, 1689, 1691, 1693, 1695, 1697, 1699, 1701, 1703, 1705 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:78"
          }
        },
        "data_mem_inst.read_data": {
          "hide_name": 0,
          "bits": [ 228, 216, 259, 267, 279, 287, 305, 297, 323, 331, 341, 349, 361, 369, 387, 379, 681, 539, 597, 694, 707, 452, 631, 647, 502, 584, 614, 469, 555, 668, 514, 567 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:48"
          }
        },
        "data_mem_inst.replacement_word": {
          "hide_name": 0,
          "bits": [ 1708, 1711, 1713, 1715, 1717, 1719, 1721, 1723, 1726, 1732, 1738, 1741, 1745, 1749, 1753, 1757, 1762, 1766, 1771, 1775, 1778, 1783, 1787, 1791, 1795, 1800, 1806, 1809, 1814, 1817, 1821, 1827 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:112"
          }
        },
        "data_mem_inst.select0": {
          "hide_name": 0,
          "bits": [ 3308 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:184",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.select1": {
          "hide_name": 0,
          "bits": [ 3309 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:185",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.select2": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:186"
          }
        },
        "data_mem_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "0", 2857, 2858, 2859 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:47"
          }
        },
        "data_mem_inst.sign_mask_buf": {
          "hide_name": 0,
          "bits": [ "x", 1599, 1596, 1662 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:99"
          }
        },
        "data_mem_inst.state": {
          "hide_name": 0,
          "bits": [ 46, 42, 78, 79, 81, 82, 83, 84, 74, 75, 76, 77, 70, 71, 72, 73, 58, 59, 60, 61, 54, 55, 56, 57, 66, 67, 68, 69, 62, 63, 64, 65 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:60"
          }
        },
        "data_mem_inst.word_buf": {
          "hide_name": 0,
          "bits": [ 1603, 1709, 1613, 1622, 1630, 1641, 1646, 1657, 1604, 1666, 1614, 1624, 1631, 1640, 1642, 1655, 1606, 1683, 1608, 1620, 1625, 1639, 1645, 1654, 1600, 1665, 1610, 1623, 1627, 1636, 1647, 1658 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:73"
          }
        },
        "data_mem_inst.write_data": {
          "hide_name": 0,
          "bits": [ 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:44"
          }
        },
        "data_mem_inst.write_data_buffer": {
          "hide_name": 0,
          "bits": [ 1706, 1710, 1712, 1714, 1716, 1718, 1720, 1722, 1728, 1733, 1739, 1742, 1746, 1751, 1754, 1758, 1763, 1767, 1772, 1776, 1779, 1784, 1788, 1792, 1798, 1802, 1803, 1811, 1815, 1819, 1823, 1824 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:89"
          }
        },
        "data_mem_inst.write_out1": {
          "hide_name": 0,
          "bits": [ 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:170",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.write_out2": {
          "hide_name": 0,
          "bits": [ 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:171",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.write_select0": {
          "hide_name": 0,
          "bits": [ 3374 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:167",
            "unused_bits": "0"
          }
        },
        "data_mem_inst.write_select1": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
            "src": "toplevel.v:111|verilog/data_mem.v:168"
          }
        },
        "data_memread": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "src": "toplevel.v:90",
            "unused_bits": "0"
          }
        },
        "data_memwrite": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "src": "toplevel.v:89",
            "unused_bits": "0"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 228, 216, 259, 267, 279, 287, 305, 297, 323, 331, 341, 349, 361, 369, 387, 379, 681, 539, 597, 694, 707, 452, 631, 647, 502, 584, 614, 469, 555, 668, 514, 567 ],
          "attributes": {
            "src": "toplevel.v:86"
          }
        },
        "data_sign_mask": {
          "hide_name": 0,
          "bits": [ "0", 2857, 2858, 2859 ],
          "attributes": {
            "src": "toplevel.v:91"
          }
        },
        "inst_in": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:84"
          }
        },
        "inst_mem.addr": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:106|verilog/instruction_mem.v:46"
          }
        },
        "inst_mem.instruction_memory[0]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1000]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1001]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1002]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1003]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1004]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1005]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1006]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1007]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1008]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1009]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[100]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1010]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1011]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1012]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1013]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1014]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1015]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1016]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1017]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1018]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1019]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[101]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1020]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1021]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1022]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1023]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[102]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[103]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[104]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[105]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[106]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[107]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[108]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[109]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[10]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[110]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[111]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[112]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[113]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[114]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[115]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[116]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[117]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[118]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[119]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[11]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[120]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[121]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[122]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[123]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[124]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[125]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[126]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[127]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[128]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[129]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[12]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[130]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[131]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[132]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[133]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[134]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[135]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[136]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[137]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[138]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[139]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[13]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[140]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[141]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[142]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[143]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[144]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[145]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[146]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[147]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[148]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[149]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[14]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[150]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[151]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[152]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[153]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[154]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[155]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[156]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[157]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[158]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[159]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[15]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[160]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[161]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[162]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[163]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[164]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[165]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[166]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[167]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[168]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[169]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[16]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[170]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[171]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[172]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[173]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[174]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[175]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[176]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[177]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[178]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[179]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[17]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[180]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[181]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[182]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[183]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[184]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[185]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[186]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[187]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[188]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[189]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[18]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "1", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[190]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[191]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[192]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[193]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[194]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[195]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[196]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[197]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[198]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[199]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[19]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "0", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[1]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[200]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[201]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[202]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[203]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[204]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[205]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[206]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[207]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[208]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[209]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[20]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[210]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[211]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[212]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[213]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[214]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[215]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[216]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[217]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[218]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[219]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[21]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[220]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[221]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[222]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[223]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[224]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[225]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[226]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[227]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[228]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[229]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[22]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[230]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[231]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[232]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[233]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[234]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[235]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[236]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[237]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[238]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[239]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[23]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[240]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[241]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[242]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[243]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[244]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[245]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[246]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[247]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[248]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[249]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[24]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[250]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[251]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[252]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[253]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[254]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[255]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[256]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[257]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[258]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[259]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[25]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[260]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[261]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[262]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[263]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[264]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[265]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[266]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[267]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[268]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[269]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[26]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[270]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[271]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[272]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[273]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[274]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[275]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[276]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[277]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[278]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[279]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[27]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[280]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[281]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[282]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[283]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[284]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[285]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[286]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[287]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[288]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[289]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[28]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[290]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[291]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[292]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[293]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[294]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[295]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[296]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[297]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[298]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[299]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[29]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "1", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[2]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[300]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[301]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[302]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[303]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[304]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[305]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[306]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[307]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[308]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[309]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[30]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "0", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[310]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[311]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[312]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[313]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[314]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[315]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[316]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[317]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[318]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[319]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[31]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[320]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[321]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[322]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[323]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[324]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[325]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[326]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[327]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[328]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[329]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[32]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "1", "0", "0", "1", "0", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[330]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[331]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[332]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[333]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[334]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[335]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[336]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[337]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[338]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[339]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[33]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[340]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[341]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[342]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[343]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[344]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[345]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[346]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[347]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[348]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[349]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[34]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[350]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[351]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[352]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[353]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[354]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[355]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[356]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[357]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[358]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[359]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[35]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[360]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[361]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[362]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[363]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[364]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[365]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[366]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[367]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[368]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[369]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[36]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[370]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[371]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[372]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[373]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[374]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[375]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[376]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[377]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[378]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[379]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[37]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[380]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[381]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[382]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[383]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[384]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[385]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[386]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[387]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[388]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[389]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[38]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[390]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[391]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[392]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[393]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[394]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[395]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[396]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[397]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[398]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[399]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[39]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[3]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[400]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[401]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[402]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[403]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[404]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[405]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[406]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[407]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[408]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[409]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[40]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[410]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[411]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[412]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[413]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[414]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[415]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[416]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[417]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[418]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[419]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[41]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[420]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[421]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[422]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[423]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[424]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[425]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[426]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[427]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[428]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[429]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[42]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[430]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[431]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[432]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[433]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[434]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[435]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[436]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[437]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[438]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[439]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[43]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[440]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[441]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[442]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[443]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[444]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[445]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[446]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[447]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[448]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[449]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[44]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[450]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[451]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[452]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[453]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[454]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[455]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[456]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[457]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[458]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[459]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[45]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[460]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[461]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[462]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[463]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[464]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[465]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[466]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[467]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[468]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[469]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[46]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[470]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[471]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[472]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[473]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[474]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[475]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[476]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[477]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[478]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[479]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[47]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[480]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[481]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[482]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[483]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[484]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[485]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[486]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[487]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[488]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[489]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[48]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[490]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[491]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[492]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[493]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[494]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[495]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[496]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[497]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[498]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[499]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[49]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[4]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[500]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[501]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[502]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[503]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[504]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[505]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[506]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[507]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[508]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[509]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[50]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[510]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[511]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[512]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[513]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[514]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[515]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[516]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[517]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[518]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[519]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[51]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[520]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[521]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[522]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[523]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[524]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[525]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[526]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[527]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[528]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[529]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[52]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[530]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[531]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[532]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[533]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[534]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[535]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[536]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[537]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[538]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[539]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[53]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[540]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[541]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[542]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[543]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[544]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[545]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[546]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[547]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[548]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[549]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[54]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[550]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[551]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[552]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[553]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[554]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[555]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[556]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[557]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[558]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[559]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[55]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[560]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[561]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[562]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[563]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[564]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[565]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[566]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[567]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[568]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[569]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[56]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[570]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[571]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[572]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[573]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[574]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[575]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[576]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[577]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[578]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[579]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[57]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[580]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[581]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[582]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[583]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[584]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[585]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[586]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[587]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[588]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[589]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[58]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[590]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[591]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[592]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[593]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[594]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[595]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[596]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[597]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[598]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[599]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[59]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[5]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[600]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[601]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[602]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[603]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[604]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[605]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[606]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[607]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[608]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[609]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[60]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[610]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[611]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[612]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[613]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[614]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[615]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[616]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[617]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[618]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[619]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[61]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[620]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[621]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[622]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[623]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[624]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[625]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[626]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[627]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[628]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[629]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[62]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[630]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[631]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[632]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[633]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[634]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[635]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[636]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[637]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[638]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[639]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[63]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[640]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[641]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[642]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[643]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[644]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[645]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[646]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[647]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[648]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[649]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[64]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[650]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[651]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[652]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[653]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[654]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[655]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[656]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[657]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[658]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[659]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[65]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[660]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[661]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[662]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[663]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[664]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[665]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[666]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[667]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[668]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[669]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[66]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[670]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[671]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[672]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[673]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[674]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[675]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[676]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[677]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[678]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[679]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[67]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[680]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[681]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[682]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[683]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[684]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[685]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[686]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[687]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[688]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[689]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[68]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[690]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[691]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[692]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[693]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[694]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[695]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[696]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[697]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[698]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[699]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[69]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[6]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[700]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[701]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[702]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[703]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[704]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[705]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[706]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[707]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[708]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[709]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[70]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[710]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[711]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[712]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[713]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[714]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[715]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[716]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[717]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[718]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[719]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[71]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[720]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[721]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[722]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[723]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[724]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[725]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[726]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[727]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[728]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[729]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[72]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[730]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[731]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[732]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[733]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[734]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[735]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[736]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[737]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[738]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[739]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[73]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[740]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[741]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[742]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[743]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[744]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[745]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[746]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[747]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[748]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[749]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[74]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[750]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[751]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[752]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[753]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[754]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[755]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[756]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[757]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[758]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[759]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[75]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[760]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[761]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[762]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[763]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[764]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[765]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[766]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[767]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[768]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[769]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[76]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[770]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[771]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[772]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[773]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[774]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[775]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[776]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[777]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[778]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[779]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[77]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[780]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[781]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[782]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[783]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[784]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[785]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[786]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[787]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[788]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[789]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[78]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[790]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[791]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[792]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[793]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[794]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[795]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[796]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[797]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[798]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[799]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[79]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[7]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "1", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[800]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[801]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[802]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[803]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[804]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[805]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[806]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[807]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[808]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[809]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[80]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[810]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[811]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[812]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[813]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[814]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[815]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[816]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[817]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[818]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[819]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[81]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[820]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[821]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[822]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[823]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[824]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[825]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[826]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[827]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[828]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[829]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[82]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[830]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[831]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[832]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[833]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[834]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[835]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[836]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[837]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[838]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[839]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[83]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[840]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[841]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[842]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[843]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[844]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[845]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[846]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[847]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[848]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[849]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[84]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[850]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[851]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[852]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[853]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[854]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[855]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[856]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[857]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[858]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[859]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[85]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[860]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[861]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[862]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[863]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[864]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[865]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[866]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[867]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[868]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[869]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[86]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[870]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[871]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[872]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[873]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[874]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[875]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[876]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[877]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[878]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[879]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[87]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[880]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[881]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[882]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[883]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[884]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[885]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[886]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[887]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[888]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[889]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[88]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[890]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[891]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[892]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[893]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[894]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[895]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[896]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[897]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[898]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[899]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[89]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[8]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[900]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[901]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[902]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[903]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[904]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[905]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[906]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[907]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[908]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[909]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[90]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[910]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[911]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[912]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[913]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[914]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[915]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[916]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[917]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[918]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[919]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[91]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[920]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[921]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[922]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[923]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[924]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[925]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[926]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[927]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[928]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[929]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[92]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[930]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[931]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[932]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[933]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[934]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[935]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[936]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[937]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[938]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[939]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[93]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[940]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[941]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[942]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[943]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[944]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[945]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[946]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[947]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[948]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[949]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[94]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[950]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[951]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[952]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[953]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[954]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[955]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[956]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[957]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[958]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[959]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[95]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[960]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[961]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[962]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[963]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[964]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[965]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[966]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[967]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[968]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[969]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[96]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[970]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[971]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[972]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[973]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[974]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[975]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[976]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[977]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[978]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[979]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[97]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[980]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[981]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[982]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[983]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[984]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[985]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[986]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[987]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[988]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[989]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[98]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[990]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[991]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[992]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[993]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[994]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[995]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[996]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[997]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[998]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[999]": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[99]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
          }
        },
        "inst_mem.instruction_memory[9]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
          }
        },
        "inst_mem.out": {
          "hide_name": 0,
          "bits": [ 1437, 1437, 1450, 1456, 1462, 1469, 1475, 1479, 2531, 1484, 1488, 1490, 1492, 1494, 1474, 1499, 1830, 1502, 1504, 1436, 1506, 1510, 1514, 1519, 1521, 1524, 1527, 1842, 1842, 1529, 1842, 1531 ],
          "attributes": {
            "src": "toplevel.v:106|verilog/instruction_mem.v:47"
          }
        },
        "inst_out": {
          "hide_name": 0,
          "bits": [ 1437, 1437, 1450, 1456, 1462, 1469, 1475, 1479, 2531, 1484, 1488, 1490, 1492, 1494, 1474, 1499, 1830, 1502, 1504, 1436, 1506, 1510, 1514, 1519, 1521, 1524, 1527, 1842, 1842, 1529, 1842, 1531 ],
          "attributes": {
            "src": "toplevel.v:85"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "toplevel.v:45"
          }
        },
        "processor.ALUSrc1": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:105"
          }
        },
        "processor.Auipc1": {
          "hide_name": 0,
          "bits": [ 2322 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:107"
          }
        },
        "processor.Branch1": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:102"
          }
        },
        "processor.CSRRI_signal": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:110"
          }
        },
        "processor.CSRR_signal": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:109"
          }
        },
        "processor.ControlAndStatus_registers.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:273|verilog/CSR_iCE40UP5K.v:48"
          }
        },
        "processor.ControlAndStatus_registers.rdAddr_CSR": {
          "hide_name": 0,
          "bits": [ 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, 1843, "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:273|verilog/CSR_iCE40UP5K.v:52"
          }
        },
        "processor.ControlAndStatus_registers.rdVal_CSR": {
          "hide_name": 0,
          "bits": [ 2155, 2171, 2176, 2181, 2186, 2191, 2195, 2199, 2203, 2207, 2211, 2215, 2219, 2223, 2227, 2231, 2235, 2239, 2243, 2247, 2251, 2255, 2259, 2263, 2267, 2271, 2275, 2279, 2283, 2287, 2291, 2295 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:273|verilog/CSR_iCE40UP5K.v:53"
          }
        },
        "processor.ControlAndStatus_registers.wrAddr_CSR": {
          "hide_name": 0,
          "bits": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, 167, 172 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:273|verilog/CSR_iCE40UP5K.v:50"
          }
        },
        "processor.ControlAndStatus_registers.wrVal_CSR": {
          "hide_name": 0,
          "bits": [ 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:273|verilog/CSR_iCE40UP5K.v:51"
          }
        },
        "processor.ControlAndStatus_registers.write": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:273|verilog/CSR_iCE40UP5K.v:49"
          }
        },
        "processor.Fence_signal": {
          "hide_name": 0,
          "bits": [ 3375 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:108",
            "unused_bits": "0"
          }
        },
        "processor.Jalr1": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:104"
          }
        },
        "processor.Jump1": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:103"
          }
        },
        "processor.Lui1": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:106"
          }
        },
        "processor.MemRead1": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:101"
          }
        },
        "processor.MemWrite1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:100"
          }
        },
        "processor.MemtoReg1": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:98"
          }
        },
        "processor.PC.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:48"
          }
        },
        "processor.PC.inAddr": {
          "hide_name": 0,
          "bits": [ 1847, 1851, 1855, 1859, 1863, 1868, 1873, 1878, 1883, 1888, 1893, 1898, 1903, 1908, 1913, 1918, 1923, 1928, 1933, 1938, 1943, 1948, 1953, 1958, 1963, 1968, 1973, 1978, 1983, 1988, 1993, 1998 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:49"
          }
        },
        "processor.PC.outAddr": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:191|verilog/program_counter.v:50"
          }
        },
        "processor.RegA_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 1570, 1572, 1574, 1576, 1578 ],
          "attributes": {
          }
        },
        "processor.RegA_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:296|verilog/mux2to1.v:46"
          }
        },
        "processor.RegA_AddrFwdFlush_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "processor.RegA_AddrFwdFlush_mux.select": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:296|verilog/mux2to1.v:47"
          }
        },
        "processor.RegA_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:121"
          }
        },
        "processor.RegA_mux.input0": {
          "hide_name": 0,
          "bits": [ 3376, 3377, 3378, 3379, 3380, 2068, 2078, 2081, 2084, 2087, 2090, 2093, 2096, 2099, 2102, 2105, 2108, 2111, 2114, 2117, 2120, 2123, 2126, 2129, 2132, 2135, 2138, 2141, 2144, 2147, 2150, 2153 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.RegA_mux.input1": {
          "hide_name": 0,
          "bits": [ 1570, 1572, 1574, 1576, 1578 ],
          "attributes": {
          }
        },
        "processor.RegA_mux.out": {
          "hide_name": 0,
          "bits": [ 2301, 2304, 2307, 2310, 2313, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:48"
          }
        },
        "processor.RegA_mux.select": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:282|verilog/mux2to1.v:47"
          }
        },
        "processor.RegA_mux_out": {
          "hide_name": 0,
          "bits": [ 2301, 2304, 2307, 2310, 2313, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:119"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 1537, 1538, 1541, 1544, 1547 ],
          "attributes": {
          }
        },
        "processor.RegB_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:303|verilog/mux2to1.v:46"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
          }
        },
        "processor.RegB_AddrFwdFlush_mux.select": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:303|verilog/mux2to1.v:47"
          }
        },
        "processor.RegB_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:122"
          }
        },
        "processor.RegB_mux.input0": {
          "hide_name": 0,
          "bits": [ 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.RegB_mux.input1": {
          "hide_name": 0,
          "bits": [ 2155, 2171, 2176, 2181, 2186, 2191, 2195, 2199, 2203, 2207, 2211, 2215, 2219, 2223, 2227, 2231, 2235, 2239, 2243, 2247, 2251, 2255, 2259, 2263, 2267, 2271, 2275, 2279, 2283, 2287, 2291, 2295 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:46"
          }
        },
        "processor.RegB_mux.out": {
          "hide_name": 0,
          "bits": [ 2157, 2173, 2178, 2183, 2188, 2193, 2197, 2201, 2205, 2209, 2213, 2217, 2221, 2225, 2229, 2233, 2237, 2241, 2245, 2249, 2253, 2257, 2261, 2265, 2269, 2273, 2277, 2281, 2285, 2289, 2293, 2297 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:48"
          }
        },
        "processor.RegB_mux.select": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:289|verilog/mux2to1.v:47"
          }
        },
        "processor.RegB_mux_out": {
          "hide_name": 0,
          "bits": [ 2157, 2173, 2178, 2183, 2188, 2193, 2197, 2201, 2205, 2209, 2213, 2217, 2221, 2225, 2229, 2233, 2237, 2241, 2245, 2249, 2253, 2257, 2261, 2265, 2269, 2273, 2277, 2281, 2285, 2289, 2293, 2297 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:120"
          }
        },
        "processor.RegWrite1": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:99"
          }
        },
        "processor.actual_branch_decision": {
          "hide_name": 0,
          "bits": [ 3413 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:170",
            "unused_bits": "0"
          }
        },
        "processor.addr_adder.input1": {
          "hide_name": 0,
          "bits": [ 1243, 1245, 1247, 1249, 1251, 1253, 1255, 1257, 1259, 1261, 1263, 1265, 1267, 1269, 1271, 1273, 1275, 1277, 1279, 1281, 1283, 1285, 1287, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:49"
          }
        },
        "processor.addr_adder.input2": {
          "hide_name": 0,
          "bits": [ 232, 144, 309, 391, 397, 546, 439, 435, 435, 604, 435, 480, 521, 488, 484, 654, 675, 533, 591, 688, 701, 446, 625, 641, 496, 578, 608, 463, 463, 662, 463, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:50"
          }
        },
        "processor.addr_adder.out": {
          "hide_name": 0,
          "bits": [ 2545, 2568, 2590, 2595, 2597, 2599, 2601, 2603, 2605, 2607, 2548, 2550, 2552, 2554, 2556, 2558, 2560, 2562, 2564, 2566, 2570, 2572, 2574, 2576, 2578, 2580, 2582, 2584, 2586, 2588, 2592, 2594 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:334|verilog/adder.v:51"
          }
        },
        "processor.addr_adder_mux.input0": {
          "hide_name": 0,
          "bits": [ 1241, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:327|verilog/mux2to1.v:46"
          }
        },
        "processor.addr_adder_mux.input1": {
          "hide_name": 0,
          "bits": [ 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:327|verilog/mux2to1.v:46"
          }
        },
        "processor.addr_adder_mux.out": {
          "hide_name": 0,
          "bits": [ 1243, 1245, 1247, 1249, 1251, 1253, 1255, 1257, 1259, 1261, 1263, 1265, 1267, 1269, 1271, 1273, 1275, 1277, 1279, 1281, 1283, 1285, 1287, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:327|verilog/mux2to1.v:48"
          }
        },
        "processor.addr_adder_mux.select": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:327|verilog/mux2to1.v:47"
          }
        },
        "processor.addr_adder_mux_out": {
          "hide_name": 0,
          "bits": [ 1243, 1245, 1247, 1249, 1251, 1253, 1255, 1257, 1259, 1261, 1263, 1265, 1267, 1269, 1271, 1273, 1275, 1277, 1279, 1281, 1283, 1285, 1287, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:130"
          }
        },
        "processor.addr_adder_sum": {
          "hide_name": 0,
          "bits": [ 2545, 2568, 2590, 2595, 2597, 2599, 2601, 2603, 2605, 2607, 2548, 2550, 2552, 2554, 2556, 2558, 2560, 2562, 2564, 2566, 2570, 2572, 2574, 2576, 2578, 2580, 2582, 2584, 2586, 2588, 2592, 2594 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:132"
          }
        },
        "processor.alu_branch_enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:134"
          }
        },
        "processor.alu_control.ALUCtl": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:55"
          }
        },
        "processor.alu_control.FuncCode": {
          "hide_name": 0,
          "bits": [ 33, 34, 105, 108 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:53"
          }
        },
        "processor.alu_control.Opcode": {
          "hide_name": 0,
          "bits": [ 21, 21, 26, 28, 23, 29, 25 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:262|verilog/alu_control.v:54"
          }
        },
        "processor.alu_ctl": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:133"
          }
        },
        "processor.alu_main.A": {
          "hide_name": 0,
          "bits": [ 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:59"
          }
        },
        "processor.alu_main.ALUOut": {
          "hide_name": 0,
          "bits": [ 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445 ],
          "attributes": {
            "init": 0,
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:61",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.alu_main.ALUctl": {
          "hide_name": 0,
          "bits": [ 403, 402, 404, 401, 11, 10, 12 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:58"
          }
        },
        "processor.alu_main.B": {
          "hide_name": 0,
          "bits": [ 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:60"
          }
        },
        "processor.alu_main.Branch_Enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:347|verilog/alu.v:62"
          }
        },
        "processor.alu_mux.input0": {
          "hide_name": 0,
          "bits": [ 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:340|verilog/mux2to1.v:46"
          }
        },
        "processor.alu_mux.input1": {
          "hide_name": 0,
          "bits": [ 232, 144, 309, 391, 397, 546, 439, 435, 435, 604, 435, 480, 521, 488, 484, 654, 675, 533, 591, 688, 701, 446, 625, 641, 496, 578, 608, 463, 463, 662, 463, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:340|verilog/mux2to1.v:46"
          }
        },
        "processor.alu_mux.out": {
          "hide_name": 0,
          "bits": [ 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:340|verilog/mux2to1.v:48"
          }
        },
        "processor.alu_mux.select": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:340|verilog/mux2to1.v:47"
          }
        },
        "processor.alu_mux_out": {
          "hide_name": 0,
          "bits": [ 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:131"
          }
        },
        "processor.alu_result": {
          "hide_name": 0,
          "bits": [ 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:135",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.auipc_mux.input0": {
          "hide_name": 0,
          "bits": [ 229, 217, 260, 268, 280, 288, 306, 298, 324, 332, 342, 350, 362, 370, 388, 380, 682, 540, 598, 695, 708, 453, 632, 648, 503, 585, 615, 470, 556, 669, 515, 568 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:380|verilog/mux2to1.v:46"
          }
        },
        "processor.auipc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1309, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:380|verilog/mux2to1.v:46"
          }
        },
        "processor.auipc_mux.out": {
          "hide_name": 0,
          "bits": [ 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:380|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.auipc_mux.select": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:380|verilog/mux2to1.v:47"
          }
        },
        "processor.auipc_mux_out": {
          "hide_name": 0,
          "bits": [ 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:141",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.branch_decide.Branch": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:48"
          }
        },
        "processor.branch_decide.Branch_Enable": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:50"
          }
        },
        "processor.branch_decide.Branch_Jump_Trigger": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:54"
          }
        },
        "processor.branch_decide.Decision": {
          "hide_name": 0,
          "bits": [ 3413 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:53",
            "unused_bits": "0"
          }
        },
        "processor.branch_decide.Jump": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:51"
          }
        },
        "processor.branch_decide.Mispredict": {
          "hide_name": 0,
          "bits": [ 3478 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:52",
            "unused_bits": "0"
          }
        },
        "processor.branch_decide.Predicted": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:370|verilog/branch_decide.v:49"
          }
        },
        "processor.branch_predictor_FSM.actual_branch_decision": {
          "hide_name": 0,
          "bits": [ 3413 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:58",
            "unused_bits": "0"
          }
        },
        "processor.branch_predictor_FSM.branch_addr": {
          "hide_name": 0,
          "bits": [ 1849, 1852, 1856, 1860, 1865, 1870, 1875, 1880, 1885, 1890, 1895, 1900, 1905, 1910, 1915, 1920, 1925, 1930, 1935, 1940, 1945, 1950, 1955, 1960, 1965, 1970, 1975, 1980, 1985, 1990, 1995, 2000 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:67"
          }
        },
        "processor.branch_predictor_FSM.branch_decode_sig": {
          "hide_name": 0,
          "bits": [ 3479 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:59",
            "unused_bits": "0"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:60"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg": {
          "hide_name": 0,
          "bits": [ 2903 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:75"
          }
        },
        "processor.branch_predictor_FSM.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:57"
          }
        },
        "processor.branch_predictor_FSM.in_addr": {
          "hide_name": 0,
          "bits": [ 2731, 2754, 2776, 2781, 2783, 2785, 2787, 2789, 2791, 2793, 2733, 2736, 2738, 2740, 2742, 2744, 2746, 2748, 2750, 2752, 2756, 2758, 2760, 2762, 2764, 2766, 2768, 2770, 2772, 2774, 2778, 2780 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:61"
          }
        },
        "processor.branch_predictor_FSM.offset": {
          "hide_name": 0,
          "bits": [ 1535, 1540, 1543, 1546, 1549, 1551, 1553, 1556, 1556, 1555, 1556, 1560, 1567, 1568, 1569, 1571, 1573, 1575, 1577, 1579, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1588, 1589, 1588, 1561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:62"
          }
        },
        "processor.branch_predictor_FSM.prediction": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:68"
          }
        },
        "processor.branch_predictor_FSM.s": {
          "hide_name": 0,
          "bits": [ 2320, 1193 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:471|verilog/branch_predictor.v:73"
          }
        },
        "processor.branch_predictor_addr": {
          "hide_name": 0,
          "bits": [ 1849, 1852, 1856, 1860, 1865, 1870, 1875, 1880, 1885, 1890, 1895, 1900, 1905, 1910, 1915, 1920, 1925, 1930, 1935, 1940, 1945, 1950, 1955, 1960, 1965, 1970, 1975, 1980, 1985, 1990, 1995, 2000 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:167"
          }
        },
        "processor.branch_predictor_mux.input0": {
          "hide_name": 0,
          "bits": [ 1848, 2870, 3121, 3480, 1864, 1869, 1874, 1879, 1884, 1889, 1894, 1899, 1904, 1909, 1914, 1919, 1924, 1929, 1934, 1939, 1944, 1949, 1954, 1959, 1964, 1969, 1974, 1979, 1984, 1989, 1994, 1999 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:482|verilog/mux2to1.v:46",
            "unused_bits": "2 3"
          }
        },
        "processor.branch_predictor_mux.input1": {
          "hide_name": 0,
          "bits": [ 1849, 1852, 1856, 1860, 1865, 1870, 1875, 1880, 1885, 1890, 1895, 1900, 1905, 1910, 1915, 1920, 1925, 1930, 1935, 1940, 1945, 1950, 1955, 1960, 1965, 1970, 1975, 1980, 1985, 1990, 1995, 2000 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:482|verilog/mux2to1.v:46"
          }
        },
        "processor.branch_predictor_mux.out": {
          "hide_name": 0,
          "bits": [ 3481, 1852, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:482|verilog/mux2to1.v:48",
            "unused_bits": "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.branch_predictor_mux.select": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:482|verilog/mux2to1.v:47"
          }
        },
        "processor.branch_predictor_mux_out": {
          "hide_name": 0,
          "bits": [ 3481, 1852, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:169",
            "unused_bits": "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:59"
          }
        },
        "processor.cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 2324, 27, 2327, 2154, 31, 27, 1192, 2322, 2323, 2326, 2325 ],
          "attributes": {
          }
        },
        "processor.cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:239|verilog/mux2to1.v:46"
          }
        },
        "processor.cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 3479, "x", "x", "x", "x" ],
          "attributes": {
            "unused_bits": "6"
          }
        },
        "processor.cont_mux.select": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:239|verilog/mux2to1.v:47"
          }
        },
        "processor.cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 3479, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:115",
            "unused_bits": "6"
          }
        },
        "processor.control_unit.ALUSrc": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.Auipc": {
          "hide_name": 0,
          "bits": [ 2322 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.Branch": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.CSRR": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.Fence": {
          "hide_name": 0,
          "bits": [ 3375 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59",
            "unused_bits": "0"
          }
        },
        "processor.control_unit.Jalr": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.Jump": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.Lui": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.MemRead": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.MemWrite": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.MemtoReg": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.RegWrite": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:59"
          }
        },
        "processor.control_unit.opcode": {
          "hide_name": 0,
          "bits": [ 21, 21, 26, 28, 23, 29, 25 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:223|verilog/control_unit.v:58"
          }
        },
        "processor.dataMemOut_fwd_mux.input0": {
          "hide_name": 0,
          "bits": [ 229, 217, 260, 268, 280, 288, 306, 298, 324, 332, 342, 350, 362, 370, 388, 380, 682, 540, 598, 695, 708, 453, 632, 648, 503, 585, 615, 470, 556, 669, 515, 568 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:463|verilog/mux2to1.v:46"
          }
        },
        "processor.dataMemOut_fwd_mux.input1": {
          "hide_name": 0,
          "bits": [ 228, 216, 259, 267, 279, 287, 305, 297, 323, 331, 341, 349, 361, 369, 387, 379, 681, 539, 597, 694, 707, 452, 631, 647, 502, 584, 614, 469, 555, 668, 514, 567 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:463|verilog/mux2to1.v:46"
          }
        },
        "processor.dataMemOut_fwd_mux.out": {
          "hide_name": 0,
          "bits": [ 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:463|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.dataMemOut_fwd_mux.select": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:463|verilog/mux2to1.v:47"
          }
        },
        "processor.dataMemOut_fwd_mux_out": {
          "hide_name": 0,
          "bits": [ 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:153",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.dataMem_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 2399 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:124"
          }
        },
        "processor.data_mem_WrData": {
          "hide_name": 0,
          "bits": [ 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:72"
          }
        },
        "processor.data_mem_addr": {
          "hide_name": 0,
          "bits": [ 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1232, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:71"
          }
        },
        "processor.data_mem_memread": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:74",
            "unused_bits": "0"
          }
        },
        "processor.data_mem_memwrite": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:73",
            "unused_bits": "0"
          }
        },
        "processor.data_mem_out": {
          "hide_name": 0,
          "bits": [ 228, 216, 259, 267, 279, 287, 305, 297, 323, 331, 341, 349, 361, 369, 387, 379, 681, 539, 597, 694, 707, 452, 631, 647, 502, 584, 614, 469, 555, 668, 514, 567 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:70"
          }
        },
        "processor.data_mem_sign_mask": {
          "hide_name": 0,
          "bits": [ "0", 2857, 2858, 2859 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:75"
          }
        },
        "processor.decode_ctrl_mux_sel": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:172"
          }
        },
        "processor.ex_cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 2845, 92, 2846, 2847, 91, 92, 2848, 2849, 2850 ],
          "attributes": {
          }
        },
        "processor.ex_cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:320|verilog/mux2to1.v:46"
          }
        },
        "processor.ex_cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", 3198, "x", "x", 3199, 3198, "x", "x", "x" ],
          "attributes": {
            "unused_bits": "1 4 5"
          }
        },
        "processor.ex_cont_mux.select": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:320|verilog/mux2to1.v:47"
          }
        },
        "processor.ex_cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", 3198, "x", "x", 3199, 3198, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:129",
            "unused_bits": "1 4 5"
          }
        },
        "processor.ex_mem_out": {
          "hide_name": 0,
          "bits": [ 97, 218, 199, 213, "0", 218, 95, 94, 1310, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1309, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434, 96, 229, 217, 260, 268, 280, 288, 306, 298, 324, 332, 342, 350, 362, 370, 388, 380, 682, 540, 598, 695, 708, 453, 632, 648, 503, 585, 615, 470, 556, 669, 515, 568, 1306, 1311, 1315, 1319, 1323, 1327, 1331, 1335, 1339, 1343, 1347, 1351, 1355, 1359, 1363, 1367, 1371, 1375, 1379, 1383, 1387, 1391, 1395, 1399, 1403, 1407, 1411, 1415, 1419, 1423, 1427, 1431, 200, 156, 201, 197, 155, 173, 175, 177, 179, 181, 183, 169, 166, 166, 185, 166, 171 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:92"
          }
        },
        "processor.ex_mem_reg.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:100"
          }
        },
        "processor.ex_mem_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", 3198, "x", "x", 3199, 3198, "x", "x", "x", 1241, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 2545, 2568, 2590, 2595, 2597, 2599, 2601, 2603, 2605, 2607, 2548, 2550, 2552, 2554, 2556, 2558, 2560, 2562, 2564, 2566, 2570, 2572, 2574, 2576, 2578, 2580, 2582, 2584, 2586, 2588, 2592, 2594, "0", 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1232, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561, 2851, 2852, 2853, 2854, 2855, 215, 2417, 2413, 187, 207, 188, 211, 2411, 2411, 2410, 2411, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:101",
            "unused_bits": "1 4 5"
          }
        },
        "processor.ex_mem_reg.data_out": {
          "hide_name": 0,
          "bits": [ 97, 218, 199, 213, "0", 218, 95, 94, 1310, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1309, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434, 96, 229, 217, 260, 268, 280, 288, 306, 298, 324, 332, 342, 350, 362, 370, 388, 380, 682, 540, 598, 695, 708, 453, 632, 648, 503, 585, 615, 470, 556, 669, 515, 568, 1306, 1311, 1315, 1319, 1323, 1327, 1331, 1335, 1339, 1343, 1347, 1351, 1355, 1359, 1363, 1367, 1371, 1375, 1379, 1383, 1387, 1391, 1395, 1399, 1403, 1407, 1411, 1415, 1419, 1423, 1427, 1431, 200, 156, 201, 197, 155, 173, 175, 177, 179, 181, 183, 169, 166, 166, 185, 166, 171 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:363|verilog/pipeline_registers.v:102"
          }
        },
        "processor.fence_mux.input0": {
          "hide_name": 0,
          "bits": [ 1848, 2870, 3121, 3480, 1864, 1869, 1874, 1879, 1884, 1889, 1894, 1899, 1904, 1909, 1914, 1919, 1924, 1929, 1934, 1939, 1944, 1949, 1954, 1959, 1964, 1969, 1974, 1979, 1984, 1989, 1994, 1999 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:204|verilog/mux2to1.v:46",
            "unused_bits": "2 3"
          }
        },
        "processor.fence_mux.input1": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:204|verilog/mux2to1.v:46"
          }
        },
        "processor.fence_mux.out": {
          "hide_name": 0,
          "bits": [ 1848, 2870, 3121, 3480, 1864, 1869, 1874, 1879, 1884, 1889, 1894, 1899, 1904, 1909, 1914, 1919, 1924, 1929, 1934, 1939, 1944, 1949, 1954, 1959, 1964, 1969, 1974, 1979, 1984, 1989, 1994, 1999 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:204|verilog/mux2to1.v:48",
            "unused_bits": "2 3"
          }
        },
        "processor.fence_mux.select": {
          "hide_name": 0,
          "bits": [ 3375 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:204|verilog/mux2to1.v:47",
            "unused_bits": "0"
          }
        },
        "processor.fence_mux_out": {
          "hide_name": 0,
          "bits": [ 1848, 2870, 3121, 3480, 1864, 1869, 1874, 1879, 1884, 1889, 1894, 1899, 1904, 1909, 1914, 1919, 1924, 1929, 1934, 1939, 1944, 1949, 1954, 1959, 1964, 1969, 1974, 1979, 1984, 1989, 1994, 1999 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:85",
            "unused_bits": "2 3"
          }
        },
        "processor.forwarding_unit.EX_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 215, 2417, 2413, 187, 207, 188, 211, 2411, 2411, 2410, 2411, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:52"
          }
        },
        "processor.forwarding_unit.MEM_CSRR": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:55"
          }
        },
        "processor.forwarding_unit.MEM_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 173, 175, 177, 179, 181, 183, 169, 166, 166, 185, 166, 171 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:53"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:50"
          }
        },
        "processor.forwarding_unit.MEM_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 200, 156, 201, 197, 155 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:48"
          }
        },
        "processor.forwarding_unit.MEM_fwd1": {
          "hide_name": 0,
          "bits": [ 3544 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:57",
            "unused_bits": "0"
          }
        },
        "processor.forwarding_unit.MEM_fwd2": {
          "hide_name": 0,
          "bits": [ 3545 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:58",
            "unused_bits": "0"
          }
        },
        "processor.forwarding_unit.WB_CSRR": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:56"
          }
        },
        "processor.forwarding_unit.WB_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, 167, 172 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:54"
          }
        },
        "processor.forwarding_unit.WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:51"
          }
        },
        "processor.forwarding_unit.WB_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 150, 151, 152, 241, 153 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:49"
          }
        },
        "processor.forwarding_unit.WB_fwd1": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:59",
            "unused_bits": "0"
          }
        },
        "processor.forwarding_unit.WB_fwd2": {
          "hide_name": 0,
          "bits": [ 3547 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:60",
            "unused_bits": "0"
          }
        },
        "processor.forwarding_unit.rs1": {
          "hide_name": 0,
          "bits": [ 244, 239, 245, 242, 243 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:46"
          }
        },
        "processor.forwarding_unit.rs2": {
          "hide_name": 0,
          "bits": [ 206, 158, 205, 203, 194 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:417|verilog/forwarding_unit.v:47"
          }
        },
        "processor.id_ex_out": {
          "hide_name": 0,
          "bits": [ 2845, 92, 2846, 2847, 91, 92, 2848, 2849, 2850, 1200, 146, 1242, 1241, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 246, 252, 257, 265, 277, 285, 303, 295, 321, 329, 339, 347, 359, 367, 385, 377, 679, 537, 595, 692, 705, 450, 629, 645, 500, 582, 612, 467, 553, 666, 512, 565, 226, 190, 312, 394, 400, 548, 441, 437, 444, 606, 639, 482, 523, 490, 486, 656, 686, 544, 602, 699, 712, 457, 636, 652, 507, 589, 619, 474, 560, 673, 519, 572, 232, 144, 309, 391, 397, 546, 439, 435, 435, 604, 435, 480, 521, 488, 484, 654, 675, 533, 591, 688, 701, 446, 625, 641, 496, 578, 608, 463, 463, 662, 463, 209, 403, 402, 404, 401, 11, 10, 12, "0", 2857, 2858, 2859, 2851, 2852, 2853, 2854, 2855, 244, 239, 245, 242, 243, 206, 158, 205, 203, 194, 215, 2417, 2413, 187, 207, 188, 211, 2411, 2411, 2410, 2411, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:91"
          }
        },
        "processor.id_ex_reg.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:73"
          }
        },
        "processor.id_ex_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 3479, 1194, "x", "x", "x", "x", 2731, 2754, 2776, 2781, 2783, 2785, 2787, 2789, 2791, 2793, 2733, 2736, 2738, 2740, 2742, 2744, 2746, 2748, 2750, 2752, 2756, 2758, 2760, 2762, 2764, 2766, 2768, 2770, 2772, 2774, 2778, 2780, 2301, 2304, 2307, 2310, 2313, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2157, 2173, 2178, 2183, 2188, 2193, 2197, 2201, 2205, 2209, 2213, 2217, 2221, 2225, 2229, 2233, 2237, 2241, 2245, 2249, 2253, 2257, 2261, 2265, 2269, 2273, 2277, 2281, 2285, 2289, 2293, 2297, 1535, 1540, 1543, 1546, 1549, 1551, 1553, 1556, 1556, 1555, 1556, 1560, 1567, 1568, 1569, 1571, 1573, 1575, 1577, 1579, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1588, 1589, 1588, 1561, "0", "0", "0", "0", "0", "0", "0", "x", "x", "x", 2399, 1533, 1539, 1542, 1545, 1548, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1537, 1538, 1541, 1544, 1547, 1550, 1552, 108, 108, 1554, 108, 1561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:74",
            "unused_bits": "6"
          }
        },
        "processor.id_ex_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2845, 92, 2846, 2847, 91, 92, 2848, 2849, 2850, 1200, 146, 1242, 1241, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 246, 252, 257, 265, 277, 285, 303, 295, 321, 329, 339, 347, 359, 367, 385, 377, 679, 537, 595, 692, 705, 450, 629, 645, 500, 582, 612, 467, 553, 666, 512, 565, 226, 190, 312, 394, 400, 548, 441, 437, 444, 606, 639, 482, 523, 490, 486, 656, 686, 544, 602, 699, 712, 457, 636, 652, 507, 589, 619, 474, 560, 673, 519, 572, 232, 144, 309, 391, 397, 546, 439, 435, 435, 604, 435, 480, 521, 488, 484, 654, 675, 533, 591, 688, 701, 446, 625, 641, 496, 578, 608, 463, 463, 662, 463, 209, 403, 402, 404, 401, 11, 10, 12, "0", 2857, 2858, 2859, 2851, 2852, 2853, 2854, 2855, 244, 239, 245, 242, 243, 206, 158, 205, 203, 194, 215, 2417, 2413, 187, 207, 188, 211, 2411, 2411, 2410, 2411, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:313|verilog/pipeline_registers.v:75"
          }
        },
        "processor.if_id_out": {
          "hide_name": 0,
          "bits": [ 2731, 2754, 2776, 2781, 2783, 2785, 2787, 2789, 2791, 2793, 2733, 2736, 2738, 2740, 2742, 2744, 2746, 2748, 2750, 2752, 2756, 2758, 2760, 2762, 2764, 2766, 2768, 2770, 2772, 2774, 2778, 2780, 21, 21, 26, 28, 23, 29, 25, 1533, 1539, 1542, 1545, 1548, 33, 34, 105, 1570, 1572, 1574, 1576, 1578, 1537, 1538, 1541, 1544, 1547, 1550, 1552, 108, 108, 1554, 108, 1561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:90"
          }
        },
        "processor.if_id_reg.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:47"
          }
        },
        "processor.if_id_reg.data_in": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1829, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, 1843, "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:48"
          }
        },
        "processor.if_id_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2731, 2754, 2776, 2781, 2783, 2785, 2787, 2789, 2791, 2793, 2733, 2736, 2738, 2740, 2742, 2744, 2746, 2748, 2750, 2752, 2756, 2758, 2760, 2762, 2764, 2766, 2768, 2770, 2772, 2774, 2778, 2780, 21, 21, 26, 28, 23, 29, 25, 1533, 1539, 1542, 1545, 1548, 33, 34, 105, 1570, 1572, 1574, 1576, 1578, 1537, 1538, 1541, 1544, 1547, 1550, 1552, 108, 108, 1554, 108, 1561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:214|verilog/pipeline_registers.v:49"
          }
        },
        "processor.imm_out": {
          "hide_name": 0,
          "bits": [ 1535, 1540, 1543, 1546, 1549, 1551, 1553, 1556, 1556, 1555, 1556, 1560, 1567, 1568, 1569, 1571, 1573, 1575, 1577, 1579, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1588, 1589, 1588, 1561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:118"
          }
        },
        "processor.immediate_generator.imm": {
          "hide_name": 0,
          "bits": [ 1535, 1540, 1543, 1546, 1549, 1551, 1553, 1556, 1556, 1555, 1556, 1560, 1567, 1568, 1569, 1571, 1573, 1575, 1577, 1579, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1588, 1589, 1588, 1561 ],
          "attributes": {
            "init": 0,
            "src": "toplevel.v:94|verilog/cpu.v:257|verilog/imm_gen.v:48"
          }
        },
        "processor.immediate_generator.inst": {
          "hide_name": 0,
          "bits": [ 21, 21, 26, 28, 23, 29, 25, 1533, 1539, 1542, 1545, 1548, 33, 34, 105, 1570, 1572, 1574, 1576, 1578, 1537, 1538, 1541, 1544, 1547, 1550, 1552, 108, 108, 1554, 108, 1561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:257|verilog/imm_gen.v:47"
          }
        },
        "processor.inst_mem_in": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:64"
          }
        },
        "processor.inst_mem_out": {
          "hide_name": 0,
          "bits": [ 1437, 1437, 1450, 1456, 1462, 1469, 1475, 1479, 2531, 1484, 1488, 1490, 1492, 1494, 1474, 1499, 1830, 1502, 1504, 1436, 1506, 1510, 1514, 1519, 1521, 1524, 1527, 1842, 1842, 1529, 1842, 1531 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:65"
          }
        },
        "processor.inst_mux.input0": {
          "hide_name": 0,
          "bits": [ 1437, 1437, 1450, 1456, 1462, 1469, 1475, 1479, 2531, 1484, 1488, 1490, 1492, 1494, 1474, 1499, 1830, 1502, 1504, 1436, 1506, 1510, 1514, 1519, 1521, 1524, 1527, 1842, 1842, 1529, 1842, 1531 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:197|verilog/mux2to1.v:46"
          }
        },
        "processor.inst_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:197|verilog/mux2to1.v:46"
          }
        },
        "processor.inst_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1829, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, 1843, "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:197|verilog/mux2to1.v:48"
          }
        },
        "processor.inst_mux.select": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:197|verilog/mux2to1.v:47"
          }
        },
        "processor.inst_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1829, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1843, 1843, 1844, 1843, "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:84"
          }
        },
        "processor.inst_mux_sel": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:173"
          }
        },
        "processor.lui_mux.input0": {
          "hide_name": 0,
          "bits": [ 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:355|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.lui_mux.input1": {
          "hide_name": 0,
          "bits": [ 232, 144, 309, 391, 397, 546, 439, 435, 435, 604, 435, 480, 521, 488, 484, 654, 675, 533, 591, 688, 701, 446, 625, 641, 496, 578, 608, 463, 463, 662, 463, 209 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:355|verilog/mux2to1.v:46"
          }
        },
        "processor.lui_mux.out": {
          "hide_name": 0,
          "bits": [ 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1232, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:355|verilog/mux2to1.v:48"
          }
        },
        "processor.lui_mux.select": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:355|verilog/mux2to1.v:47"
          }
        },
        "processor.lui_result": {
          "hide_name": 0,
          "bits": [ 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1232, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:136"
          }
        },
        "processor.mem_csrr_mux.input0": {
          "hide_name": 0,
          "bits": [ 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_csrr_mux.input1": {
          "hide_name": 0,
          "bits": [ 1306, 1311, 1315, 1319, 1323, 1327, 1331, 1335, 1339, 1343, 1347, 1351, 1355, 1359, 1363, 1367, 1371, 1375, 1379, 1383, 1387, 1391, 1395, 1399, 1403, 1407, 1411, 1415, 1419, 1423, 1427, 1431 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:46"
          }
        },
        "processor.mem_csrr_mux.out": {
          "hide_name": 0,
          "bits": [ 1308, 1313, 1317, 1321, 1325, 1329, 1333, 1337, 1341, 1345, 1349, 1353, 1357, 1361, 1365, 1369, 1373, 1377, 1381, 1385, 1389, 1393, 1397, 1401, 1405, 1409, 1413, 1417, 1421, 1425, 1429, 1433 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:48"
          }
        },
        "processor.mem_csrr_mux.select": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:387|verilog/mux2to1.v:47"
          }
        },
        "processor.mem_csrr_mux_out": {
          "hide_name": 0,
          "bits": [ 1308, 1313, 1317, 1321, 1325, 1329, 1333, 1337, 1341, 1345, 1349, 1353, 1357, 1361, 1365, 1369, 1373, 1377, 1381, 1385, 1389, 1393, 1397, 1401, 1405, 1409, 1413, 1417, 1421, 1425, 1429, 1433 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:142"
          }
        },
        "processor.mem_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 246, 252, 257, 265, 277, 285, 303, 295, 321, 329, 339, 347, 359, 367, 385, 377, 679, 537, 595, 692, 705, 450, 629, 645, 500, 582, 612, 467, 553, 666, 512, 565 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46"
          }
        },
        "processor.mem_fwd1_mux.input1": {
          "hide_name": 0,
          "bits": [ 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_fwd1_mux.out": {
          "hide_name": 0,
          "bits": [ 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_fwd1_mux.select": {
          "hide_name": 0,
          "bits": [ 3544 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:435|verilog/mux2to1.v:47",
            "unused_bits": "0"
          }
        },
        "processor.mem_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:154",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 226, 190, 312, 394, 400, 548, 441, 437, 444, 606, 639, 482, 523, 490, 486, 656, 686, 544, 602, 699, 712, 457, 636, 652, 507, 589, 619, 474, 560, 673, 519, 572 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:442|verilog/mux2to1.v:46"
          }
        },
        "processor.mem_fwd2_mux.input1": {
          "hide_name": 0,
          "bits": [ 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:442|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:442|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_fwd2_mux.select": {
          "hide_name": 0,
          "bits": [ 3545 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:442|verilog/mux2to1.v:47",
            "unused_bits": "0"
          }
        },
        "processor.mem_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:155",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_regwb_mux.input0": {
          "hide_name": 0,
          "bits": [ 1308, 1313, 1317, 1321, 1325, 1329, 1333, 1337, 1341, 1345, 1349, 1353, 1357, 1361, 1365, 1369, 1373, 1377, 1381, 1385, 1389, 1393, 1397, 1401, 1405, 1409, 1413, 1417, 1421, 1425, 1429, 1433 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:498|verilog/mux2to1.v:46"
          }
        },
        "processor.mem_regwb_mux.input1": {
          "hide_name": 0,
          "bits": [ 228, 216, 259, 267, 279, 287, 305, 297, 323, 331, 341, 349, 361, 369, 387, 379, 681, 539, 597, 694, 707, 452, 631, 647, 502, 584, 614, 469, 555, 668, 514, 567 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:498|verilog/mux2to1.v:46"
          }
        },
        "processor.mem_regwb_mux.out": {
          "hide_name": 0,
          "bits": [ 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:498|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_regwb_mux.select": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:498|verilog/mux2to1.v:47"
          }
        },
        "processor.mem_regwb_mux_out": {
          "hide_name": 0,
          "bits": [ 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:496",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_wb_out": {
          "hide_name": 0,
          "bits": [ "0", 221, 240, 2544, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 231, 219, 261, 269, 281, 289, 307, 299, 325, 333, 343, 351, 363, 371, 389, 381, 683, 541, 599, 696, 709, 454, 633, 649, 504, 586, 616, 471, 557, 670, 516, 569, 230, 220, 262, 270, 282, 290, 308, 300, 326, 334, 344, 352, 364, 372, 390, 382, 684, 542, 600, 697, 710, 455, 634, 650, 505, 587, 617, 472, 558, 671, 517, 570, 150, 151, 152, 241, 153, 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, 167, 172 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:93"
          }
        },
        "processor.mem_wb_reg.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:127"
          }
        },
        "processor.mem_wb_reg.data_in": {
          "hide_name": 0,
          "bits": [ 97, 218, 199, 213, 229, 217, 260, 268, 280, 288, 306, 298, 324, 332, 342, 350, 362, 370, 388, 380, 682, 540, 598, 695, 708, 453, 632, 648, 503, 585, 615, 470, 556, 669, 515, 568, 1308, 1313, 1317, 1321, 1325, 1329, 1333, 1337, 1341, 1345, 1349, 1353, 1357, 1361, 1365, 1369, 1373, 1377, 1381, 1385, 1389, 1393, 1397, 1401, 1405, 1409, 1413, 1417, 1421, 1425, 1429, 1433, 228, 216, 259, 267, 279, 287, 305, 297, 323, 331, 341, 349, 361, 369, 387, 379, 681, 539, 597, 694, 707, 452, 631, 647, 502, 584, 614, 469, 555, 668, 514, 567, 200, 156, 201, 197, 155, 173, 175, 177, 179, 181, 183, 169, 166, 166, 185, 166, 171 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:128"
          }
        },
        "processor.mem_wb_reg.data_out": {
          "hide_name": 0,
          "bits": [ "0", 221, 240, 2544, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 231, 219, 261, 269, 281, 289, 307, 299, 325, 333, 343, 351, 363, 371, 389, 381, 683, 541, 599, 696, 709, 454, 633, 649, 504, 586, 616, 471, 557, 670, 516, 569, 230, 220, 262, 270, 282, 290, 308, 300, 326, 334, 344, 352, 364, 372, 390, 382, 684, 542, 600, 697, 710, 455, 634, 650, 505, 587, 617, 472, 558, 671, 517, 570, 150, 151, 152, 241, 153, 174, 176, 178, 180, 182, 184, 170, 167, 167, 186, 167, 172 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:395|verilog/pipeline_registers.v:129"
          }
        },
        "processor.mfwd1": {
          "hide_name": 0,
          "bits": [ 3544 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:158",
            "unused_bits": "0"
          }
        },
        "processor.mfwd2": {
          "hide_name": 0,
          "bits": [ 3545 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:159",
            "unused_bits": "0"
          }
        },
        "processor.mistake_trigger": {
          "hide_name": 0,
          "bits": [ 3478 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:171",
            "unused_bits": "0"
          }
        },
        "processor.mistaken_branch_mux.input0": {
          "hide_name": 0,
          "bits": [ 3481, 1852, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:489|verilog/mux2to1.v:46",
            "unused_bits": "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mistaken_branch_mux.input1": {
          "hide_name": 0,
          "bits": [ 1241, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:489|verilog/mux2to1.v:46"
          }
        },
        "processor.mistaken_branch_mux.out": {
          "hide_name": 0,
          "bits": [ 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:489|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mistaken_branch_mux.select": {
          "hide_name": 0,
          "bits": [ 3478 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:489|verilog/mux2to1.v:47",
            "unused_bits": "0"
          }
        },
        "processor.pc_adder.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:49"
          }
        },
        "processor.pc_adder.input2": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:50"
          }
        },
        "processor.pc_adder.out": {
          "hide_name": 0,
          "bits": [ 1848, 2870, 3121, 3480, 1864, 1869, 1874, 1879, 1884, 1889, 1894, 1899, 1904, 1909, 1914, 1919, 1924, 1929, 1934, 1939, 1944, 1949, 1954, 1959, 1964, 1969, 1974, 1979, 1984, 1989, 1994, 1999 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:185|verilog/adder.v:51",
            "unused_bits": "2 3"
          }
        },
        "processor.pc_adder_out": {
          "hide_name": 0,
          "bits": [ 1848, 2870, 3121, 3480, 1864, 1869, 1874, 1879, 1884, 1889, 1894, 1899, 1904, 1909, 1914, 1919, 1924, 1929, 1934, 1939, 1944, 1949, 1954, 1959, 1964, 1969, 1974, 1979, 1984, 1989, 1994, 1999 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:166",
            "unused_bits": "2 3"
          }
        },
        "processor.pc_in": {
          "hide_name": 0,
          "bits": [ 1847, 1851, 1855, 1859, 1863, 1868, 1873, 1878, 1883, 1888, 1893, 1898, 1903, 1908, 1913, 1918, 1923, 1928, 1933, 1938, 1943, 1948, 1953, 1958, 1963, 1968, 1973, 1978, 1983, 1988, 1993, 1998 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:81"
          }
        },
        "processor.pc_mux.input0": {
          "hide_name": 0,
          "bits": [ 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:178|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.pc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1309, 1314, 1318, 1322, 1326, 1330, 1334, 1338, 1342, 1346, 1350, 1354, 1358, 1362, 1366, 1370, 1374, 1378, 1382, 1386, 1390, 1394, 1398, 1402, 1406, 1410, 1414, 1418, 1422, 1426, 1430, 1434 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:178|verilog/mux2to1.v:46"
          }
        },
        "processor.pc_mux.out": {
          "hide_name": 0,
          "bits": [ 1847, 1851, 1855, 1859, 1863, 1868, 1873, 1878, 1883, 1888, 1893, 1898, 1903, 1908, 1913, 1918, 1923, 1928, 1933, 1938, 1943, 1948, 1953, 1958, 1963, 1968, 1973, 1978, 1983, 1988, 1993, 1998 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:178|verilog/mux2to1.v:48"
          }
        },
        "processor.pc_mux.select": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:178|verilog/mux2to1.v:47"
          }
        },
        "processor.pc_mux0": {
          "hide_name": 0,
          "bits": [ 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:80",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.pc_out": {
          "hide_name": 0,
          "bits": [ 2794, 2870, 1198, 1445, 1444, 1447, 1446, 1438, 1441, 1440, 2795, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:82"
          }
        },
        "processor.pcsrc": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:83"
          }
        },
        "processor.predict": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:168"
          }
        },
        "processor.rdValOut_CSR": {
          "hide_name": 0,
          "bits": [ 2155, 2171, 2176, 2181, 2186, 2191, 2195, 2199, 2203, 2207, 2211, 2215, 2219, 2223, 2227, 2231, 2235, 2239, 2243, 2247, 2251, 2255, 2259, 2263, 2267, 2271, 2275, 2279, 2283, 2287, 2291, 2295 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:123"
          }
        },
        "processor.regA_out": {
          "hide_name": 0,
          "bits": [ 3376, 3377, 3378, 3379, 3380, 2068, 2078, 2081, 2084, 2087, 2090, 2093, 2096, 2099, 2102, 2105, 2108, 2111, 2114, 2117, 2120, 2123, 2126, 2129, 2132, 2135, 2138, 2141, 2144, 2147, 2150, 2153 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:116",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.regB_out": {
          "hide_name": 0,
          "bits": [ 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:117",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.reg_dat_mux.input0": {
          "hide_name": 0,
          "bits": [ 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.reg_dat_mux.input1": {
          "hide_name": 0,
          "bits": [ 1241, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:46"
          }
        },
        "processor.reg_dat_mux.out": {
          "hide_name": 0,
          "bits": [ 2002, 2004, 2006, 2008, 2010, 2012, 2014, 2016, 2018, 2020, 2022, 2024, 2026, 2028, 2030, 2032, 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2050, 2052, 2054, 2056, 2058, 2060, 2062, 2064 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:48"
          }
        },
        "processor.reg_dat_mux.select": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:409|verilog/mux2to1.v:47"
          }
        },
        "processor.reg_dat_mux_out": {
          "hide_name": 0,
          "bits": [ 2002, 2004, 2006, 2008, 2010, 2012, 2014, 2016, 2018, 2020, 2022, 2024, 2026, 2028, 2030, 2032, 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2050, 2052, 2054, 2056, 2058, 2060, 2062, 2064 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:148"
          }
        },
        "processor.register_files.clk": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:48"
          }
        },
        "processor.register_files.rdAddrA": {
          "hide_name": 0,
          "bits": [ 1829, 1831, 1832, 1833, 1834 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:52"
          }
        },
        "processor.register_files.rdAddrA_buf": {
          "hide_name": 0,
          "bits": [ 2536, 2538, 2528, 2539, 2529 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:65"
          }
        },
        "processor.register_files.rdAddrB": {
          "hide_name": 0,
          "bits": [ 1835, 1836, 1837, 1838, 1839 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:54"
          }
        },
        "processor.register_files.rdAddrB_buf": {
          "hide_name": 0,
          "bits": [ 2170, 2167, 2169, 2168, 2165 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:66"
          }
        },
        "processor.register_files.rdDataA": {
          "hide_name": 0,
          "bits": [ 3376, 3377, 3378, 3379, 3380, 2068, 2078, 2081, 2084, 2087, 2090, 2093, 2096, 2099, 2102, 2105, 2108, 2111, 2114, 2117, 2120, 2123, 2126, 2129, 2132, 2135, 2138, 2141, 2144, 2147, 2150, 2153 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:53",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.register_files.rdDataB": {
          "hide_name": 0,
          "bits": [ 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:55",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.register_files.regDatA": {
          "hide_name": 0,
          "bits": [ 2302, 2305, 2308, 2311, 2314, 2065, 2076, 2079, 2082, 2085, 2088, 2091, 2094, 2097, 2100, 2103, 2106, 2109, 2112, 2115, 2118, 2121, 2124, 2127, 2130, 2133, 2136, 2139, 2142, 2145, 2148, 2151 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:71"
          }
        },
        "processor.register_files.regDatB": {
          "hide_name": 0,
          "bits": [ 2158, 2174, 2179, 2184, 2189, 2194, 2198, 2202, 2206, 2210, 2214, 2218, 2222, 2226, 2230, 2234, 2238, 2242, 2246, 2250, 2254, 2258, 2262, 2266, 2270, 2274, 2278, 2282, 2286, 2290, 2294, 2298 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:72"
          }
        },
        "processor.register_files.wrAddr": {
          "hide_name": 0,
          "bits": [ 200, 156, 201, 197, 155 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:50"
          }
        },
        "processor.register_files.wrAddr_buf": {
          "hide_name": 0,
          "bits": [ 2069, 2070, 2073, 2074, 2075 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData": {
          "hide_name": 0,
          "bits": [ 2002, 2004, 2006, 2008, 2010, 2012, 2014, 2016, 2018, 2020, 2022, 2024, 2026, 2028, 2030, 2032, 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2050, 2052, 2054, 2056, 2058, 2060, 2062, 2064 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:51"
          }
        },
        "processor.register_files.wrData_buf": {
          "hide_name": 0,
          "bits": [ 2159, 2175, 2180, 2185, 2190, 2066, 2077, 2080, 2083, 2086, 2089, 2092, 2095, 2098, 2101, 2104, 2107, 2110, 2113, 2116, 2119, 2122, 2125, 2128, 2131, 2134, 2137, 2140, 2143, 2146, 2149, 2152 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:74"
          }
        },
        "processor.register_files.write": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:49"
          }
        },
        "processor.register_files.write_buf": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:246|verilog/register_file.v:75"
          }
        },
        "processor.sign_mask_gen_inst.func3": {
          "hide_name": 0,
          "bits": [ 33, 34, 105 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:268|verilog/dataMem_mask_gen.v:46"
          }
        },
        "processor.sign_mask_gen_inst.mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:268|verilog/dataMem_mask_gen.v:49"
          }
        },
        "processor.sign_mask_gen_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 2399 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:268|verilog/dataMem_mask_gen.v:47"
          }
        },
        "processor.wb_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_fwd1_mux.input1": {
          "hide_name": 0,
          "bits": [ 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_fwd1_mux.out": {
          "hide_name": 0,
          "bits": [ 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:48"
          }
        },
        "processor.wb_fwd1_mux.select": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:449|verilog/mux2to1.v:47",
            "unused_bits": "0"
          }
        },
        "processor.wb_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:156"
          }
        },
        "processor.wb_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_fwd2_mux.input1": {
          "hide_name": 0,
          "bits": [ 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:46",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:48"
          }
        },
        "processor.wb_fwd2_mux.select": {
          "hide_name": 0,
          "bits": [ 3547 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:456|verilog/mux2to1.v:47",
            "unused_bits": "0"
          }
        },
        "processor.wb_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 2315, 145, 310, 392, 398, 545, 438, 434, 442, 603, 637, 479, 520, 487, 483, 653, 674, 532, 590, 687, 700, 445, 624, 640, 495, 577, 607, 462, 549, 661, 508, 561 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:157"
          }
        },
        "processor.wb_mux.input0": {
          "hide_name": 0,
          "bits": [ 231, 219, 261, 269, 281, 289, 307, 299, 325, 333, 343, 351, 363, 371, 389, 381, 683, 541, 599, 696, 709, 454, 633, 649, 504, 586, 616, 471, 557, 670, 516, 569 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:402|verilog/mux2to1.v:46"
          }
        },
        "processor.wb_mux.input1": {
          "hide_name": 0,
          "bits": [ 230, 220, 262, 270, 282, 290, 308, 300, 326, 334, 344, 352, 364, 372, 390, 382, 684, 542, 600, 697, 710, 455, 634, 650, 505, 587, 617, 472, 558, 671, 517, 570 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:402|verilog/mux2to1.v:46"
          }
        },
        "processor.wb_mux.out": {
          "hide_name": 0,
          "bits": [ 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:402|verilog/mux2to1.v:48",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_mux.select": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:402|verilog/mux2to1.v:47"
          }
        },
        "processor.wb_mux_out": {
          "hide_name": 0,
          "bits": [ 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:147",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wfwd1": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:160",
            "unused_bits": "0"
          }
        },
        "processor.wfwd2": {
          "hide_name": 0,
          "bits": [ 3547 ],
          "attributes": {
            "src": "toplevel.v:94|verilog/cpu.v:161",
            "unused_bits": "0"
          }
        }
      }
    }
  }
}
