$date
	Tue Nov 23 14:21:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! pgt_tb $end
$var reg 1 " cont_tb $end
$var reg 1 # div_tb $end
$var reg 1 $ sel_tb $end
$scope module DUT $end
$var wire 1 % cont $end
$var wire 1 & div $end
$var wire 1 ' sel $end
$var reg 1 ( pgt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
1&
#20
1(
1!
0#
0&
1"
1%
#30
1#
1&
#40
0(
0!
1$
1'
0#
0&
0"
0%
#50
1(
1!
1#
1&
#60
0(
0!
0#
0&
1"
1%
#70
1(
1!
1#
1&
#80
