

================================================================
== Synthesis Summary Report of 'sobel'
================================================================
+ General Information: 
    * Date:           Sat Jun 12 14:59:14 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        sobel
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+-----------+------------+-----+
    |               Modules              | Issue|       | Latency |  Latency  | Iteration|         |  Trip  |          |         |         |           |            |     |
    |               & Loops              | Type | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+-----------+------------+-----+
    |+ sobel                             |     -|  -3.33|   461523|  4.615e+06|         -|   461524|       -|        no|  4 (~0%)|  1 (~0%)|  619 (~0%)|  1086 (~0%)|    -|
    | + sumx_a_1_crop_fu_361             |     -|  -6.42|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|    25 (~0%)|    -|
    | + sumy_a_1_crop_fu_366             |     -|  -6.42|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|    25 (~0%)|    -|
    | + sumx_b_1_crop_fu_371             |     -|  -6.42|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|    25 (~0%)|    -|
    | + sumy_b_1_crop_fu_376             |     -|  -6.42|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|    25 (~0%)|    -|
    | + temp_a_adder_fu_381              |     -|  -6.59|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|    16 (~0%)|    -|
    | + temp_b_adder_fu_389              |     -|  -6.59|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|    16 (~0%)|    -|
    | + pout_a_crop_upper_fu_397         |     -|  -7.00|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|     9 (~0%)|    -|
    | + pout_b_crop_upper_fu_402         |     -|  -7.00|        0|      0.000|         -|        1|       -|       yes|        -|        -|          -|     9 (~0%)|    -|
    | o VITIS_LOOP_72_1_VITIS_LOOP_73_2  |     -|  -7.30|   461522|  4.615e+06|         4|        1|  461520|       yes|        -|        -|          -|           -|    -|
    +------------------------------------+------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+-----------+------------+-----+

