module edge_detect(
    input clk,
    input rst_n,
    input a,
    output reg rise,
    output reg down
);

reg a_prev;

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        a_prev <= 1'b0;
        rise <= 1'b0;
        down <= 1'b0;
    end else begin
        a_prev <= a;
    end
end

wire a_xor = a ^ a_prev;

always @(posedge clk) begin
    if (a_xor) begin
        if (a) begin
            rise <= 1'b1;
            down <= 1'b0;
        end else begin
            rise <= 1'b0;
            down <= 1'b1;
        end
    end else begin
        rise <= 1'b0;
        down <= 1'b0;
    end
end

endmodule