0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sim_1/new/datapath_test.sv,1582662508,systemVerilog,,,,datapath_test;selfcheck,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/ALU.sv,1582671031,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/adder.sv,,ALU,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/adder.sv,1579556067,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/addsub.sv,,adder,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/addsub.sv,1579558966,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/comparator.sv,,addsub,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/comparator.sv,1579727146,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/datapath.sv,,comparator,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/fulladder.sv,1579286958,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/logical.sv,,fulladder,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/logical.sv,1579729458,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/register_file.sv,,logical,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/shifter.sv,1579564152,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sim_1/new/datapath_test.sv,,shifter,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/datapath.sv,1582671417,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/fulladder.sv,,datapath,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/new/register_file.sv,1582670879,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/Lab7/Lab7.srcs/sources_1/imports/new/shifter.sv,,register_file,,,,,,,,
