Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jun 25 13:29:31 2018
| Host             : DESKTOP-ANME3V9 running 64-bit major release  (build 9200)
| Command          : report_power -file NV_project_wrapper_power_routed.rpt -pb NV_project_wrapper_power_summary_routed.pb -rpx NV_project_wrapper_power_routed.rpx
| Design           : NV_project_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.856        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.705        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.6         |
| Junction Temperature (C) | 46.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |        7 |       --- |             --- |
| Slice Logic              |     0.019 |    35940 |       --- |             --- |
|   LUT as Logic           |     0.018 |    13689 |     53200 |           25.73 |
|   CARRY4                 |    <0.001 |      805 |     13300 |            6.05 |
|   Register               |    <0.001 |    15617 |    106400 |           14.68 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Shift Register  |    <0.001 |      367 |     17400 |            2.11 |
|   F7/F8 Muxes            |    <0.001 |      691 |     53200 |            1.30 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |     0.000 |     2326 |       --- |             --- |
| Signals                  |     0.032 |    29832 |       --- |             --- |
| Block RAM                |     0.009 |     15.5 |       140 |           11.07 |
| DSPs                     |     0.029 |       71 |       220 |           32.27 |
| I/O                      |     0.034 |       46 |       125 |           36.80 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.856 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.157 |       0.140 |      0.017 |
| Vccaux    |       1.800 |     0.017 |       0.001 |      0.016 |
| Vcco33    |       3.300 |     0.011 |       0.010 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | NV_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]        |            10.0 |
| clk_fpga_1                                                                                 | NV_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]        |            20.0 |
| clk_fpga_2                                                                                 | NV_project_i/processing_system7_0/inst/FCLK_CLK2                     |           100.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| NV_project_wrapper                                                                 |     1.705 |
|   NV_project_i                                                                     |     1.669 |
|     AD1RefComp_0                                                                   |    <0.001 |
|       U0                                                                           |    <0.001 |
|     AD_5293_v2_0                                                                   |    <0.001 |
|       U0                                                                           |    <0.001 |
|     DAC_121s101_0                                                                  |     0.002 |
|       U0                                                                           |     0.002 |
|     DCbus_dynamic_0                                                                |     0.012 |
|       U0                                                                           |     0.012 |
|         DCbus_dynamic_fadbkb_U1                                                    |     0.002 |
|           DCbus_dynamic_ap_faddfsub_3_full_dsp_32_u                                |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.002 |
|                   SPEED_OP.DSP.OP                                                  |     0.002 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         DCbus_dynamic_fadcud_U2                                                    |     0.004 |
|           DCbus_dynamic_ap_fadd_3_full_dsp_32_u                                    |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.004 |
|                   SPEED_OP.DSP.OP                                                  |     0.004 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         DCbus_dynamic_fmudEe_U3                                                    |     0.004 |
|           DCbus_dynamic_ap_fmul_2_max_dsp_32_u                                     |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 MULT.OP                                                            |     0.004 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |     0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |     0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |     0.001 |
|         DCbus_dynamic_fmudEe_U4                                                    |    <0.001 |
|           DCbus_dynamic_ap_fmul_2_max_dsp_32_u                                     |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 MULT.OP                                                            |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |    <0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|     De_Multiplexer_8b_0                                                            |    <0.001 |
|       U0                                                                           |    <0.001 |
|     IGBT_input_selector_0                                                          |    <0.001 |
|       U0                                                                           |    <0.001 |
|     NOT_8_0                                                                        |    <0.001 |
|       U0                                                                           |    <0.001 |
|     NV_io_controller_0                                                             |     0.003 |
|       U0                                                                           |     0.003 |
|         NV_io_controller_v1_0_S00_AXI_inst                                         |     0.003 |
|     NV_parameter_load_0                                                            |     0.002 |
|       U0                                                                           |     0.002 |
|         NV_parameter_load_v1_0_S00_AXI_inst                                        |     0.002 |
|     TCA9538_driver_0                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         i2c_master_2_uut                                                           |    <0.001 |
|       scl_IOBUF_inst                                                               |     0.000 |
|     TCA9538_driver_input_0                                                         |     0.001 |
|       U0                                                                           |    <0.001 |
|         i2c_master_uut                                                             |    <0.001 |
|       scl_IOBUF_inst                                                               |     0.000 |
|       sda_IOBUF_inst                                                               |    <0.001 |
|     Test_normal_mode_MUX_0                                                         |    <0.001 |
|       U0                                                                           |    <0.001 |
|     axi_gpio_0                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                         |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     bit_order_adjust_tca9538_1                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|     dc_dc_0                                                                        |     0.004 |
|       U0                                                                           |     0.004 |
|         dc_dc_fmul_32ns_3bkb_U1                                                    |     0.003 |
|           dc_dc_ap_fmul_2_max_dsp_32_u                                             |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         dc_dc_sitofp_32nscud_U2                                                    |    <0.001 |
|           dc_dc_ap_sitofp_4_no_dsp_32_u                                            |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |     0.000 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|     gain_offset_truncation_1                                                       |     0.005 |
|       U0                                                                           |     0.005 |
|         gain_offset_trunccud_U2                                                    |    <0.001 |
|           gain_offset_truncation_ap_faddfsub_3_full_dsp_32_u                       |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 ADDSUB_OP.ADDSUB                                                   |    <0.001 |
|                   SPEED_OP.DSP.OP                                                  |    <0.001 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         gain_offset_truncdEe_U3                                                    |     0.003 |
|           gain_offset_truncation_ap_fmul_2_max_dsp_32_u                            |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 MULT.OP                                                            |     0.002 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         output_vector_U                                                            |    <0.001 |
|           gain_offset_truncbkb_ram_U                                               |    <0.001 |
|     gen_referencias_0                                                              |     0.002 |
|       U0                                                                           |     0.002 |
|     grid_0                                                                         |     0.020 |
|       U0                                                                           |     0.020 |
|         full_sine_U                                                                |    <0.001 |
|           grid_full_sine_rom_U                                                     |    <0.001 |
|         grid_fadd_32ns_32bkb_U1                                                    |    <0.001 |
|           grid_ap_fadd_3_full_dsp_32_u                                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 ADDSUB_OP.ADDSUB                                                   |    <0.001 |
|                   SPEED_OP.DSP.OP                                                  |    <0.001 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         grid_fadd_32ns_32bkb_U2                                                    |    <0.001 |
|           grid_ap_fadd_3_full_dsp_32_u                                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 ADDSUB_OP.ADDSUB                                                   |    <0.001 |
|                   SPEED_OP.DSP.OP                                                  |    <0.001 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         grid_fadd_32ns_32bkb_U3                                                    |    <0.001 |
|           grid_ap_fadd_3_full_dsp_32_u                                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 ADDSUB_OP.ADDSUB                                                   |    <0.001 |
|                   SPEED_OP.DSP.OP                                                  |    <0.001 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         grid_fmul_32ns_32cud_U4                                                    |     0.003 |
|           grid_ap_fmul_2_max_dsp_32_u                                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         grid_fmul_32ns_32cud_U5                                                    |     0.004 |
|           grid_ap_fmul_2_max_dsp_32_u                                              |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         grid_fmul_32ns_32cud_U6                                                    |     0.004 |
|           grid_ap_fmul_2_max_dsp_32_u                                              |     0.004 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.002 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         grid_sitofp_32ns_dEe_U7                                                    |    <0.001 |
|           grid_ap_sitofp_4_no_dsp_32_u                                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         grid_sitofp_32ns_dEe_U8                                                    |    <0.001 |
|           grid_ap_sitofp_4_no_dsp_32_u                                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         grid_sitofp_32ns_dEe_U9                                                    |    <0.001 |
|           grid_ap_sitofp_4_no_dsp_32_u                                             |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|     grid_bridge3ph_0                                                               |     0.009 |
|       U0                                                                           |     0.009 |
|         grid_bridge3ph_fabkb_U1                                                    |     0.003 |
|           grid_bridge3ph_ap_fadd_3_full_dsp_32_u                                   |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.002 |
|                   SPEED_OP.DSP.OP                                                  |     0.002 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         grid_bridge3ph_fceOg_U6                                                    |    <0.001 |
|           grid_bridge3ph_ap_fcmp_0_no_dsp_32_u                                     |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 COMP_OP.SPD.OP                                                     |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                            |    <0.001 |
|                     WIDE_AND                                                       |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                     |    <0.001 |
|                     CARRY_ZERO_DET                                                 |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                   |    <0.001 |
|                     WIDE_NOR                                                       |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                            |    <0.001 |
|                     C_CHAIN                                                        |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                      |    <0.001 |
|                     CARRY_ZERO_DET                                                 |    <0.001 |
|         grid_bridge3ph_fceOg_U7                                                    |    <0.001 |
|           grid_bridge3ph_ap_fcmp_0_no_dsp_32_u                                     |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 COMP_OP.SPD.OP                                                     |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                            |    <0.001 |
|                     WIDE_AND                                                       |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                     |    <0.001 |
|                     CARRY_ZERO_DET                                                 |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                   |    <0.001 |
|                     WIDE_NOR                                                       |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                            |    <0.001 |
|                     C_CHAIN                                                        |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                      |    <0.001 |
|                     CARRY_ZERO_DET                                                 |    <0.001 |
|         grid_bridge3ph_fmcud_U2                                                    |     0.002 |
|           grid_bridge3ph_ap_fmul_2_max_dsp_32_u                                    |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 MULT.OP                                                            |     0.002 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         grid_bridge3ph_fmcud_U3                                                    |     0.002 |
|           grid_bridge3ph_ap_fmul_2_max_dsp_32_u                                    |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 MULT.OP                                                            |     0.002 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         grid_bridge3ph_sidEe_U4                                                    |    <0.001 |
|           grid_bridge3ph_ap_sitofp_4_no_dsp_32_u                                   |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |     0.000 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |     0.000 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         grid_bridge3ph_sidEe_U5                                                    |    <0.001 |
|           grid_bridge3ph_ap_sitofp_4_no_dsp_32_u                                   |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |    <0.001 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |     0.000 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |     0.000 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|     lcl_filter_0                                                                   |     0.045 |
|       U0                                                                           |     0.045 |
|         lcl_filter_faddfsbkb_U1                                                    |     0.005 |
|           lcl_filter_ap_faddfsub_3_full_dsp_32_u                                   |     0.005 |
|             U0                                                                     |     0.005 |
|               i_synth                                                              |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.005 |
|                   SPEED_OP.DSP.OP                                                  |     0.005 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.002 |
|                       DSP2                                                         |     0.002 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         lcl_filter_faddfsbkb_U2                                                    |     0.005 |
|           lcl_filter_ap_faddfsub_3_full_dsp_32_u                                   |     0.005 |
|             U0                                                                     |     0.005 |
|               i_synth                                                              |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.005 |
|                   SPEED_OP.DSP.OP                                                  |     0.005 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.002 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |     0.001 |
|                         i_pipe                                                     |     0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         lcl_filter_faddfsbkb_U3                                                    |     0.006 |
|           lcl_filter_ap_faddfsub_3_full_dsp_32_u                                   |     0.005 |
|             U0                                                                     |     0.005 |
|               i_synth                                                              |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.005 |
|                   SPEED_OP.DSP.OP                                                  |     0.005 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |     0.001 |
|                         i_pipe                                                     |     0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         lcl_filter_faddfsbkb_U4                                                    |     0.004 |
|           lcl_filter_ap_faddfsub_3_full_dsp_32_u                                   |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.004 |
|                   SPEED_OP.DSP.OP                                                  |     0.004 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         lcl_filter_faddfsbkb_U5                                                    |     0.004 |
|           lcl_filter_ap_faddfsub_3_full_dsp_32_u                                   |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.004 |
|                   SPEED_OP.DSP.OP                                                  |     0.004 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         lcl_filter_faddfsbkb_U6                                                    |     0.004 |
|           lcl_filter_ap_faddfsub_3_full_dsp_32_u                                   |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.004 |
|                   SPEED_OP.DSP.OP                                                  |     0.004 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |    <0.001 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         lcl_filter_fcmp_3dEe_U13                                                   |    <0.001 |
|           lcl_filter_ap_fcmp_0_no_dsp_32_u                                         |    <0.001 |
|             U0                                                                     |    <0.001 |
|               i_synth                                                              |    <0.001 |
|                 COMP_OP.SPD.OP                                                     |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                     |    <0.001 |
|                     CARRY_ZERO_DET                                                 |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                   |    <0.001 |
|                     WIDE_NOR                                                       |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                            |    <0.001 |
|                     C_CHAIN                                                        |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                      |    <0.001 |
|                     CARRY_ZERO_DET                                                 |    <0.001 |
|         lcl_filter_fmul_3cud_U10                                                   |     0.003 |
|           lcl_filter_ap_fmul_2_max_dsp_32_u                                        |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 MULT.OP                                                            |     0.002 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         lcl_filter_fmul_3cud_U11                                                   |     0.002 |
|           lcl_filter_ap_fmul_2_max_dsp_32_u                                        |     0.002 |
|             U0                                                                     |     0.002 |
|               i_synth                                                              |     0.002 |
|                 MULT.OP                                                            |     0.002 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         lcl_filter_fmul_3cud_U12                                                   |     0.003 |
|           lcl_filter_ap_fmul_2_max_dsp_32_u                                        |     0.003 |
|             U0                                                                     |     0.003 |
|               i_synth                                                              |     0.003 |
|                 MULT.OP                                                            |     0.003 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |     0.002 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |     0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         lcl_filter_fmul_3cud_U7                                                    |     0.001 |
|           lcl_filter_ap_fmul_2_max_dsp_32_u                                        |     0.001 |
|             U0                                                                     |     0.001 |
|               i_synth                                                              |     0.001 |
|                 MULT.OP                                                            |     0.001 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |    <0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         lcl_filter_fmul_3cud_U8                                                    |     0.001 |
|           lcl_filter_ap_fmul_2_max_dsp_32_u                                        |     0.001 |
|             U0                                                                     |     0.001 |
|               i_synth                                                              |     0.001 |
|                 MULT.OP                                                            |     0.001 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |    <0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|         lcl_filter_fmul_3cud_U9                                                    |     0.001 |
|           lcl_filter_ap_fmul_2_max_dsp_32_u                                        |     0.001 |
|             U0                                                                     |     0.001 |
|               i_synth                                                              |     0.001 |
|                 MULT.OP                                                            |     0.001 |
|                   EXP                                                              |    <0.001 |
|                     COND_DET_A                                                     |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                     COND_DET_B                                                     |     0.000 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                 |     0.000 |
|                         CARRY_ZERO_DET                                             |     0.000 |
|                     EXP_ADD.C_CHAIN                                                |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIG_DELAY                                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MULT                                                             |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                               |    <0.001 |
|                       DSP1                                                         |    <0.001 |
|                       DSP2                                                         |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   R_AND_R                                                          |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                           |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                               |    <0.001 |
|     parameter_load_2_0                                                             |     0.003 |
|       U0                                                                           |     0.003 |
|         parameter_load_2_v1_0_S00_AXI_inst                                         |     0.003 |
|     processing_system7_0                                                           |     1.533 |
|       inst                                                                         |     1.533 |
|     ps7_0_axi_periph                                                               |     0.005 |
|       s00_couplers                                                                 |     0.004 |
|         auto_pc                                                                    |     0.004 |
|           inst                                                                     |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.004 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     rst_ps7_0_100M                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     rst_ps7_0_10M                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     rst_ps7_0_50M                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     serial_interrupt_0                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|     start_200ns_0                                                                  |    <0.001 |
|       U0                                                                           |    <0.001 |
|     start_peripheral_0                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|     system_ila_0                                                                   |     0.018 |
|       U0                                                                           |     0.018 |
|         ila_lib                                                                    |     0.018 |
|           U0                                                                       |     0.018 |
|             ila_core_inst                                                          |     0.018 |
|               ila_trace_memory_inst                                                |     0.009 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |     0.009 |
|                   inst_blk_mem_gen                                                 |     0.009 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |     0.009 |
|                       valid.cstr                                                   |     0.009 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[10].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[11].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[12].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[2].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[3].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[4].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[5].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[6].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[7].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[8].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[9].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               u_ila_cap_ctrl                                                       |    <0.001 |
|                 U_CDONE                                                            |    <0.001 |
|                 U_NS0                                                              |    <0.001 |
|                 U_NS1                                                              |    <0.001 |
|                 u_cap_addrgen                                                      |    <0.001 |
|                   U_CMPRESET                                                       |    <0.001 |
|                   u_cap_sample_counter                                             |    <0.001 |
|                     U_SCE                                                          |    <0.001 |
|                     U_SCMPCE                                                       |    <0.001 |
|                     U_SCRST                                                        |    <0.001 |
|                     u_scnt_cmp                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                   u_cap_window_counter                                             |    <0.001 |
|                     U_WCE                                                          |    <0.001 |
|                     U_WHCMPCE                                                      |    <0.001 |
|                     U_WLCMPCE                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|               u_ila_regs                                                           |     0.003 |
|                 TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                       |     0.001 |
|                 reg_15                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_16                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_17                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_18                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_19                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_1a                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_6                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_7                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_8                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_80                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_81                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_82                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_83                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_84                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_85                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_887                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_88d                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_890                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_9                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_srl_fff                                                        |    <0.001 |
|                 reg_stream_ffd                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_stream_ffe                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|               u_ila_reset_ctrl                                                     |    <0.001 |
|                 arm_detection_inst                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|                 halt_detection_inst                                                |    <0.001 |
|               u_trig                                                               |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|               xsdb_memory_read_inst                                                |     0.002 |
|     three_ph_modulator_0                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|     xlconcat_0                                                                     |     0.000 |
|     xlconcat_1                                                                     |     0.000 |
|     xlconcat_2                                                                     |     0.000 |
|     xlconcat_3                                                                     |     0.000 |
|     xlconcat_4                                                                     |     0.000 |
|     xlconstant_11                                                                  |     0.000 |
|     xlconstant_3                                                                   |     0.000 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|           U_ICON_INTERFACE                                                         |     0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


