[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Unsized/dut.sv:1:2: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               8
design                                                 1
logic_net                                              4
logic_typespec                                         4
module_inst                                            1
range                                                  4
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Unsized/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Unsized/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:17, endln:2:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:2:17, endln:2:18
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:4, endln:2:23
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:3:17, endln:3:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:3:17, endln:3:18
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:3:4, endln:3:23
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:4:17, endln:4:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c)
      |vpiParent:
      \_logic_net: (work@top.c), line:4:17, endln:4:18
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_typespec: , line:4:4, endln:4:23
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:5:17, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Unsized/dut.sv, line:1:2, endln:6:10
    |vpiTypespec:
    \_ref_typespec: (work@top.d)
      |vpiParent:
      \_logic_net: (work@top.d), line:5:17, endln:5:18
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_typespec: , line:5:4, endln:5:23
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
\_weaklyReferenced:
\_logic_typespec: , line:2:4, endln:2:23
  |vpiRange:
  \_range: , line:2:10, endln:2:16
    |vpiParent:
    \_logic_typespec: , line:2:4, endln:2:23
    |vpiLeftRange:
    \_constant: , line:2:11, endln:2:13
      |vpiParent:
      \_range: , line:2:10, endln:2:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:14, endln:2:15
      |vpiParent:
      \_range: , line:2:10, endln:2:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:4, endln:3:23
  |vpiRange:
  \_range: , line:3:10, endln:3:16
    |vpiParent:
    \_logic_typespec: , line:3:4, endln:3:23
    |vpiLeftRange:
    \_constant: , line:3:11, endln:3:13
      |vpiParent:
      \_range: , line:3:10, endln:3:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:14, endln:3:15
      |vpiParent:
      \_range: , line:3:10, endln:3:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:4, endln:4:23
  |vpiRange:
  \_range: , line:4:10, endln:4:16
    |vpiParent:
    \_logic_typespec: , line:4:4, endln:4:23
    |vpiLeftRange:
    \_constant: , line:4:11, endln:4:13
      |vpiParent:
      \_range: , line:4:10, endln:4:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:14, endln:4:15
      |vpiParent:
      \_range: , line:4:10, endln:4:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:4, endln:5:23
  |vpiRange:
  \_range: , line:5:10, endln:5:16
    |vpiParent:
    \_logic_typespec: , line:5:4, endln:5:23
    |vpiLeftRange:
    \_constant: , line:5:11, endln:5:13
      |vpiParent:
      \_range: , line:5:10, endln:5:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:14, endln:5:15
      |vpiParent:
      \_range: , line:5:10, endln:5:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/Unsized/dut.sv | ${SURELOG_DIR}/build/regression/Unsized/roundtrip/dut_000.sv | 4 | 6 |
============================== End RoundTrip Results ==============================
