<def f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='262' ll='264' type='llvm::AtomicOrdering llvm::MachineMemOperand::getFailureOrdering() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='260'>/// For cmpxchg atomic operations, return the atomic ordering requirements
  /// when store does not occur.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1422' u='c' c='_ZNK4llvm12AtomicSDNode18getFailureOrderingEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3750' u='c' c='_ZN4llvm15LegalizerHelper20reduceLoadStoreWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.cpp' l='132' u='c' c='_ZN4llvm11VRegRenamer24getInstructionOpcodeHashB5cxx11ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='444' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandERNS_18MachinePointerInfoEm'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='463' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='476' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandERKNS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='485' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1108' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1109' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineStableHash.cpp' l='189' u='c' c='_ZN4llvm15stableHashValueERKNS_12MachineInstrEbbb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='577' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='578' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1556' u='c' c='_ZNK4llvm20HexagonFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2955' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
