
*** Running vivado
    with args -log tinycpu.vds -m64 -mode batch -messageDb vivado.pb -notrace -source tinycpu.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source tinycpu.tcl -notrace
Command: synth_design -top tinycpu -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 285.848 ; gain = 114.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tinycpu' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:22]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (1#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Imem' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Imem.v:23]
INFO: [Synth 8-256] done synthesizing module 'Imem' (2#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Imem.v:23]
INFO: [Synth 8-638] synthesizing module 'Decoder' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'MPC' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/MPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'MPC' (4#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/MPC.v:23]
INFO: [Synth 8-638] synthesizing module 'CUmem' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/CUmem.v:23]
INFO: [Synth 8-256] done synthesizing module 'CUmem' (5#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/CUmem.v:23]
INFO: [Synth 8-638] synthesizing module 'psw' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:23]
WARNING: [Synth 8-567] referenced signal 'NE' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'HI' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'HS' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'LO' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
WARNING: [Synth 8-567] referenced signal 'LS' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:78]
INFO: [Synth 8-256] done synthesizing module 'psw' (6#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/psw.v:23]
INFO: [Synth 8-638] synthesizing module 'mem_256x16' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'mem_256x16' (7#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:215]
INFO: [Synth 8-638] synthesizing module 'DBUS' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/DBUS.v:23]
INFO: [Synth 8-256] done synthesizing module 'DBUS' (8#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/DBUS.v:23]
WARNING: [Synth 8-567] referenced signal 'jmp' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:226]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:226]
INFO: [Synth 8-638] synthesizing module 'Regsfile' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:23]
WARNING: [Synth 8-567] referenced signal 'R0' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R3' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R4' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R5' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R6' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R7' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:67]
WARNING: [Synth 8-567] referenced signal 'R0' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R3' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R4' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R5' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R6' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
WARNING: [Synth 8-567] referenced signal 'R7' should be on the sensitivity list [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:87]
INFO: [Synth 8-256] done synthesizing module 'Regsfile' (9#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:23]
INFO: [Synth 8-638] synthesizing module 'alu_16bit' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:35]
INFO: [Synth 8-226] default block is never used [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:66]
INFO: [Synth 8-226] default block is never used [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:89]
INFO: [Synth 8-256] done synthesizing module 'alu_16bit' (10#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:23]
WARNING: [Synth 8-3848] Net DBUS_out in module/entity tinycpu does not have driver. [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:82]
INFO: [Synth 8-256] done synthesizing module 'tinycpu' (11#1) [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 334.828 ; gain = 163.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 334.828 ; gain = 163.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 334.828 ; gain = 163.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Program_Counter.v:53]
INFO: [Synth 8-5546] ROM "Instra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CU_entry" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CU_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/alu_16bit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'A_port_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'B_port_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/Regsfile.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'PC_in_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'AR_in_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'Dio_reg' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 495.133 ; gain = 323.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 273   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  32 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  44 Input     16 Bit        Muxes := 1     
	  22 Input     11 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 260   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tinycpu 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module Program_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module Imem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  44 Input     16 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input     11 Bit        Muxes := 1     
Module MPC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module CUmem 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
Module psw 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mem_256x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 262   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module DBUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module Regsfile 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
Module alu_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 600.457 ; gain = 428.934
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[31] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[30] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[29] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[28] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[27] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[26] driven by constant 0
WARNING: [Synth 8-3917] design tinycpu has port Micro_ins[25] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 600.457 ; gain = 428.934
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 600.457 ; gain = 428.934

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[0] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[0] ' (FDRE) to '\General_Registers/R6_reg[1] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[0] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[0] ' (FDRE) to '\General_Registers/R4_reg[1] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[0] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[0] ' (FDRE) to '\General_Registers/R2_reg[1] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[0] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[0] ' (FDRE) to '\General_Registers/R0_reg[1] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[1] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[1] ' (FDRE) to '\General_Registers/R6_reg[2] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[1] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[1] ' (FDRE) to '\General_Registers/R4_reg[2] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[1] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[1] ' (FDRE) to '\General_Registers/R2_reg[2] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[1] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[1] ' (FDRE) to '\General_Registers/R0_reg[2] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[2] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[2] ' (FDRE) to '\General_Registers/R6_reg[3] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[2] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[2] ' (FDRE) to '\General_Registers/R4_reg[3] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[2] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[2] ' (FDRE) to '\General_Registers/R2_reg[3] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[2] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[2] ' (FDRE) to '\General_Registers/R0_reg[3] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[3] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[3] ' (FDRE) to '\General_Registers/R6_reg[4] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[3] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[3] ' (FDRE) to '\General_Registers/R4_reg[4] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[3] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[3] ' (FDRE) to '\General_Registers/R2_reg[4] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[3] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[3] ' (FDRE) to '\General_Registers/R0_reg[4] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[4] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[4] ' (FDRE) to '\General_Registers/R6_reg[5] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[4] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[4] ' (FDRE) to '\General_Registers/R4_reg[5] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[4] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[4] ' (FDRE) to '\General_Registers/R2_reg[5] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[4] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[4] ' (FDRE) to '\General_Registers/R0_reg[5] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[5] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[5] ' (FDRE) to '\General_Registers/R6_reg[6] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[5] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[5] ' (FDRE) to '\General_Registers/R4_reg[6] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[5] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[5] ' (FDRE) to '\General_Registers/R2_reg[6] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[5] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[5] ' (FDRE) to '\General_Registers/R0_reg[6] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[6] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[6] ' (FDRE) to '\General_Registers/R6_reg[7] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[6] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[6] ' (FDRE) to '\General_Registers/R4_reg[7] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[6] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[6] ' (FDRE) to '\General_Registers/R2_reg[7] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[6] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[6] ' (FDRE) to '\General_Registers/R0_reg[7] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[7] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[7] ' (FDRE) to '\General_Registers/R6_reg[8] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[7] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[7] ' (FDRE) to '\General_Registers/R4_reg[8] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[7] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[7] ' (FDRE) to '\General_Registers/R2_reg[8] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[7] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[7] ' (FDRE) to '\General_Registers/R0_reg[8] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[8] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[8] ' (FDRE) to '\General_Registers/R6_reg[9] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[8] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[8] ' (FDRE) to '\General_Registers/R4_reg[9] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[8] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[8] ' (FDRE) to '\General_Registers/R2_reg[9] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[8] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[8] ' (FDRE) to '\General_Registers/R0_reg[9] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[9] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[9] ' (FDRE) to '\General_Registers/R6_reg[10] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[9] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[9] ' (FDRE) to '\General_Registers/R4_reg[10] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[9] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[9] ' (FDRE) to '\General_Registers/R2_reg[10] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[9] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[9] ' (FDRE) to '\General_Registers/R0_reg[10] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[10] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[10] ' (FDRE) to '\General_Registers/R6_reg[11] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[10] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[10] ' (FDRE) to '\General_Registers/R4_reg[11] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[10] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[10] ' (FDRE) to '\General_Registers/R2_reg[11] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[10] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[10] ' (FDRE) to '\General_Registers/R0_reg[11] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[11] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[11] ' (FDRE) to '\General_Registers/R6_reg[12] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[11] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[11] ' (FDRE) to '\General_Registers/R4_reg[12] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R3_reg[11] ' (FDRE) to '\General_Registers/R3_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R2_reg[11] ' (FDRE) to '\General_Registers/R2_reg[12] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R1_reg[11] ' (FDRE) to '\General_Registers/R1_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R0_reg[11] ' (FDRE) to '\General_Registers/R0_reg[12] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R7_reg[12] ' (FDRE) to '\General_Registers/R7_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R6_reg[12] ' (FDRE) to '\General_Registers/R6_reg[13] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R5_reg[12] ' (FDRE) to '\General_Registers/R5_reg[15] '
INFO: [Synth 8-3886] merging instance '\General_Registers/R4_reg[12] ' (FDRE) to '\General_Registers/R4_reg[13] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\General_Registers/R0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Microaddr/MPC_out_reg[12] )
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/A_port_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/B_port_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\Microaddr/MPC_out_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R7_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R6_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[4] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[3] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[2] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[1] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R5_reg[0] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[15] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[14] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[13] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[12] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[11] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[10] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[9] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[8] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[7] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[6] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[5] ) is unused and will be removed from module tinycpu.
WARNING: [Synth 8-3332] Sequential element (\General_Registers/R4_reg[4] ) is unused and will be removed from module tinycpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 672.301 ; gain = 500.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 672.301 ; gain = 500.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[15] with 1st driver pin 'i_489/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[15] with 2nd driver pin 'Dio_reg[15]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[14] with 1st driver pin 'i_472/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[14] with 2nd driver pin 'Dio_reg[14]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[13] with 1st driver pin 'i_455/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[13] with 2nd driver pin 'Dio_reg[13]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[12] with 1st driver pin 'i_438/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[12] with 2nd driver pin 'Dio_reg[12]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[11] with 1st driver pin 'i_421/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[11] with 2nd driver pin 'Dio_reg[11]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[10] with 1st driver pin 'i_408/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[10] with 2nd driver pin 'Dio_reg[10]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[9] with 1st driver pin 'i_391/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[9] with 2nd driver pin 'Dio_reg[9]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[8] with 1st driver pin 'i_378/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[8] with 2nd driver pin 'Dio_reg[8]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[7] with 1st driver pin 'i_369/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[7] with 2nd driver pin 'Dio_reg[7]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[6] with 1st driver pin 'i_360/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[6] with 2nd driver pin 'Dio_reg[6]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[5] with 1st driver pin 'i_343/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[5] with 2nd driver pin 'Dio_reg[5]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[4] with 1st driver pin 'i_326/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[4] with 2nd driver pin 'Dio_reg[4]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[3] with 1st driver pin 'i_313/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[3] with 2nd driver pin 'Dio_reg[3]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[2] with 1st driver pin 'i_300/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[2] with 2nd driver pin 'Dio_reg[2]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[1] with 1st driver pin 'i_283/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[1] with 2nd driver pin 'Dio_reg[1]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[0] with 1st driver pin 'i_270/O' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/mem_256x16.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Dio[0] with 2nd driver pin 'Dio_reg[0]/Q' [E:/wyb/minyCPU/minyCPU.srcs/sources_1/new/tinycpu.v:192]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    34|
|4     |LUT2   |   194|
|5     |LUT3   |    30|
|6     |LUT4   |   205|
|7     |LUT5   |    54|
|8     |LUT6   |  1563|
|9     |MUXF7  |   477|
|10    |MUXF8  |    36|
|11    |FDRE   |  4247|
|12    |LD     |    34|
|13    |IBUF   |     2|
|14    |OBUF   |   144|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |  7051|
|2     |  ALU       |alu_16bit       |   264|
|3     |  Dmem      |mem_256x16      |  6044|
|4     |  ICache    |Imem            |    35|
|5     |  Microaddr |MPC             |   428|
|6     |  P         |psw             |     2|
|7     |  PC        |Program_Counter |    84|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 672.301 ; gain = 463.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 672.301 ; gain = 500.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'tinycpu' is not ideal for floorplanning, since the cellview 'mem_256x16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 138 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 701.820 ; gain = 496.172
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 701.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 09 17:13:31 2019...
