\hypertarget{sysdeps_2arm_2fpu__control_8h}{}\doxysection{sysdeps/arm/fpu\+\_\+control.h File Reference}
\label{sysdeps_2arm_2fpu__control_8h}\index{sysdeps/arm/fpu\_control.h@{sysdeps/arm/fpu\_control.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM}}~0x00000100	/$\ast$ invalid operation $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM}}~0x00000200	/$\ast$ divide by zero $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM}}~0x00000400	/$\ast$ overflow $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM}}~0x00000800	/$\ast$ underflow $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+PM}}~0x00001000	/$\ast$ inexact $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a6f677bb4034daff4ea2ee70a3470ef3c}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+N\+Z\+CV}}~0xf0000000	/$\ast$ N\+Z\+C\+V flags $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_acd5da89a54725f809219fa20a4a2c838}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+RM}}~0x00c00000	/$\ast$ rounding mode $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_ab11a056ddb6e00fbf370719f40c240ee}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+E\+X\+C\+E\+PT}}~0x00001f1f	/$\ast$ all exception flags $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0x00086060
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}{\+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE}}~(\mbox{\hyperlink{sysdeps_2x86_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}} $\vert$ 0x00001f00)
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mrc p10, 7, \%0, cr1, cr0, 0\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))
\item 
\#define \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mcr p10, 7, \%0, cr1, cr0, 0\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2arm_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2arm_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}\label{sysdeps_2arm_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mrc p10, 7, \%0, cr1, cr0, 0\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}\label{sysdeps_2arm_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_IEEE@{\_FPU\_IEEE}}
\index{\_FPU\_IEEE@{\_FPU\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_IEEE}{\_FPU\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE~(\mbox{\hyperlink{sysdeps_2x86_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}} $\vert$ 0x00001f00)}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_ab11a056ddb6e00fbf370719f40c240ee}\label{sysdeps_2arm_2fpu__control_8h_ab11a056ddb6e00fbf370719f40c240ee}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_EXCEPT@{\_FPU\_MASK\_EXCEPT}}
\index{\_FPU\_MASK\_EXCEPT@{\_FPU\_MASK\_EXCEPT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_EXCEPT}{\_FPU\_MASK\_EXCEPT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+E\+X\+C\+E\+PT~0x00001f1f	/$\ast$ all exception flags $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}\label{sysdeps_2arm_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}}
\index{\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_IM}{\_FPU\_MASK\_IM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM~0x00000100	/$\ast$ invalid operation $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a6f677bb4034daff4ea2ee70a3470ef3c}\label{sysdeps_2arm_2fpu__control_8h_a6f677bb4034daff4ea2ee70a3470ef3c}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_NZCV@{\_FPU\_MASK\_NZCV}}
\index{\_FPU\_MASK\_NZCV@{\_FPU\_MASK\_NZCV}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_NZCV}{\_FPU\_MASK\_NZCV}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+N\+Z\+CV~0xf0000000	/$\ast$ N\+Z\+C\+V flags $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}\label{sysdeps_2arm_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}}
\index{\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_OM}{\_FPU\_MASK\_OM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM~0x00000400	/$\ast$ overflow $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}\label{sysdeps_2arm_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_PM@{\_FPU\_MASK\_PM}}
\index{\_FPU\_MASK\_PM@{\_FPU\_MASK\_PM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_PM}{\_FPU\_MASK\_PM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+PM~0x00001000	/$\ast$ inexact $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_acd5da89a54725f809219fa20a4a2c838}\label{sysdeps_2arm_2fpu__control_8h_acd5da89a54725f809219fa20a4a2c838}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_RM@{\_FPU\_MASK\_RM}}
\index{\_FPU\_MASK\_RM@{\_FPU\_MASK\_RM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_RM}{\_FPU\_MASK\_RM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+RM~0x00c00000	/$\ast$ rounding mode $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}\label{sysdeps_2arm_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}}
\index{\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_UM}{\_FPU\_MASK\_UM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM~0x00000800	/$\ast$ underflow $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}\label{sysdeps_2arm_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}}
\index{\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_ZM}{\_FPU\_MASK\_ZM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM~0x00000200	/$\ast$ divide by zero $\ast$/}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2arm_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0x00086060}

\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}\label{sysdeps_2arm_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}mcr p10, 7, \%0, cr1, cr0, 0\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}\label{sysdeps_2arm_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}} 
\index{fpu\_control.h@{fpu\_control.h}!fpu\_control\_t@{fpu\_control\_t}}
\index{fpu\_control\_t@{fpu\_control\_t}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{fpu\_control\_t}{fpu\_control\_t}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2arm_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2arm_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

