
TACTS_Inference.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000121d0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00018ca4  080123a0  080123a0  000223a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802b044  0802b044  0004107c  2**0
                  CONTENTS
  4 .ARM          00000008  0802b044  0802b044  0003b044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802b04c  0802b04c  0004107c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802b04c  0802b04c  0003b04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802b050  0802b050  0003b050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000107c  20000000  0802b054  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000044f0  20001080  0802c0d0  00041080  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  20005570  0802c0d0  00045570  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004107c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ed8a  00000000  00000000  000410ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b1b  00000000  00000000  0005fe36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  00063958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001108  00000000  00000000  00064c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b16  00000000  00000000  00065d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a052  00000000  00000000  0008f82e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc516  00000000  00000000  000a9880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a5d96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060ec  00000000  00000000  001a5de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001abed4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001abfa0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20001080 	.word	0x20001080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08012388 	.word	0x08012388

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20001084 	.word	0x20001084
 800020c:	08012388 	.word	0x08012388

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b9a8 	b.w	8000f70 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f83a 	bl	8000ca0 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_f2lz>:
 8000c38:	ee07 0a90 	vmov	s15, r0
 8000c3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c44:	d401      	bmi.n	8000c4a <__aeabi_f2lz+0x12>
 8000c46:	f000 b80b 	b.w	8000c60 <__aeabi_f2ulz>
 8000c4a:	eef1 7a67 	vneg.f32	s15, s15
 8000c4e:	b508      	push	{r3, lr}
 8000c50:	ee17 0a90 	vmov	r0, s15
 8000c54:	f000 f804 	bl	8000c60 <__aeabi_f2ulz>
 8000c58:	4240      	negs	r0, r0
 8000c5a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c5e:	bd08      	pop	{r3, pc}

08000c60 <__aeabi_f2ulz>:
 8000c60:	b5d0      	push	{r4, r6, r7, lr}
 8000c62:	f7ff fca1 	bl	80005a8 <__aeabi_f2d>
 8000c66:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <__aeabi_f2ulz+0x38>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	4606      	mov	r6, r0
 8000c6c:	460f      	mov	r7, r1
 8000c6e:	f7ff fcf3 	bl	8000658 <__aeabi_dmul>
 8000c72:	f000 f97f 	bl	8000f74 <__aeabi_d2uiz>
 8000c76:	4604      	mov	r4, r0
 8000c78:	f7ff fc74 	bl	8000564 <__aeabi_ui2d>
 8000c7c:	4b07      	ldr	r3, [pc, #28]	; (8000c9c <__aeabi_f2ulz+0x3c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f7ff fcea 	bl	8000658 <__aeabi_dmul>
 8000c84:	4602      	mov	r2, r0
 8000c86:	460b      	mov	r3, r1
 8000c88:	4630      	mov	r0, r6
 8000c8a:	4639      	mov	r1, r7
 8000c8c:	f7ff fb2c 	bl	80002e8 <__aeabi_dsub>
 8000c90:	f000 f970 	bl	8000f74 <__aeabi_d2uiz>
 8000c94:	4621      	mov	r1, r4
 8000c96:	bdd0      	pop	{r4, r6, r7, pc}
 8000c98:	3df00000 	.word	0x3df00000
 8000c9c:	41f00000 	.word	0x41f00000

08000ca0 <__udivmoddi4>:
 8000ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca4:	9d08      	ldr	r5, [sp, #32]
 8000ca6:	4604      	mov	r4, r0
 8000ca8:	468e      	mov	lr, r1
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d14d      	bne.n	8000d4a <__udivmoddi4+0xaa>
 8000cae:	428a      	cmp	r2, r1
 8000cb0:	4694      	mov	ip, r2
 8000cb2:	d969      	bls.n	8000d88 <__udivmoddi4+0xe8>
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	b152      	cbz	r2, 8000cd0 <__udivmoddi4+0x30>
 8000cba:	fa01 f302 	lsl.w	r3, r1, r2
 8000cbe:	f1c2 0120 	rsb	r1, r2, #32
 8000cc2:	fa20 f101 	lsr.w	r1, r0, r1
 8000cc6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cca:	ea41 0e03 	orr.w	lr, r1, r3
 8000cce:	4094      	lsls	r4, r2
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	0c21      	lsrs	r1, r4, #16
 8000cd6:	fbbe f6f8 	udiv	r6, lr, r8
 8000cda:	fa1f f78c 	uxth.w	r7, ip
 8000cde:	fb08 e316 	mls	r3, r8, r6, lr
 8000ce2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ce6:	fb06 f107 	mul.w	r1, r6, r7
 8000cea:	4299      	cmp	r1, r3
 8000cec:	d90a      	bls.n	8000d04 <__udivmoddi4+0x64>
 8000cee:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cf6:	f080 811f 	bcs.w	8000f38 <__udivmoddi4+0x298>
 8000cfa:	4299      	cmp	r1, r3
 8000cfc:	f240 811c 	bls.w	8000f38 <__udivmoddi4+0x298>
 8000d00:	3e02      	subs	r6, #2
 8000d02:	4463      	add	r3, ip
 8000d04:	1a5b      	subs	r3, r3, r1
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d0c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d14:	fb00 f707 	mul.w	r7, r0, r7
 8000d18:	42a7      	cmp	r7, r4
 8000d1a:	d90a      	bls.n	8000d32 <__udivmoddi4+0x92>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d24:	f080 810a 	bcs.w	8000f3c <__udivmoddi4+0x29c>
 8000d28:	42a7      	cmp	r7, r4
 8000d2a:	f240 8107 	bls.w	8000f3c <__udivmoddi4+0x29c>
 8000d2e:	4464      	add	r4, ip
 8000d30:	3802      	subs	r0, #2
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	1be4      	subs	r4, r4, r7
 8000d38:	2600      	movs	r6, #0
 8000d3a:	b11d      	cbz	r5, 8000d44 <__udivmoddi4+0xa4>
 8000d3c:	40d4      	lsrs	r4, r2
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e9c5 4300 	strd	r4, r3, [r5]
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	428b      	cmp	r3, r1
 8000d4c:	d909      	bls.n	8000d62 <__udivmoddi4+0xc2>
 8000d4e:	2d00      	cmp	r5, #0
 8000d50:	f000 80ef 	beq.w	8000f32 <__udivmoddi4+0x292>
 8000d54:	2600      	movs	r6, #0
 8000d56:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5a:	4630      	mov	r0, r6
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	fab3 f683 	clz	r6, r3
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d14a      	bne.n	8000e00 <__udivmoddi4+0x160>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xd4>
 8000d6e:	4282      	cmp	r2, r0
 8000d70:	f200 80f9 	bhi.w	8000f66 <__udivmoddi4+0x2c6>
 8000d74:	1a84      	subs	r4, r0, r2
 8000d76:	eb61 0303 	sbc.w	r3, r1, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	469e      	mov	lr, r3
 8000d7e:	2d00      	cmp	r5, #0
 8000d80:	d0e0      	beq.n	8000d44 <__udivmoddi4+0xa4>
 8000d82:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d86:	e7dd      	b.n	8000d44 <__udivmoddi4+0xa4>
 8000d88:	b902      	cbnz	r2, 8000d8c <__udivmoddi4+0xec>
 8000d8a:	deff      	udf	#255	; 0xff
 8000d8c:	fab2 f282 	clz	r2, r2
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	f040 8092 	bne.w	8000eba <__udivmoddi4+0x21a>
 8000d96:	eba1 010c 	sub.w	r1, r1, ip
 8000d9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9e:	fa1f fe8c 	uxth.w	lr, ip
 8000da2:	2601      	movs	r6, #1
 8000da4:	0c20      	lsrs	r0, r4, #16
 8000da6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000daa:	fb07 1113 	mls	r1, r7, r3, r1
 8000dae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db2:	fb0e f003 	mul.w	r0, lr, r3
 8000db6:	4288      	cmp	r0, r1
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x12c>
 8000dba:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x12a>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f200 80cb 	bhi.w	8000f60 <__udivmoddi4+0x2c0>
 8000dca:	4643      	mov	r3, r8
 8000dcc:	1a09      	subs	r1, r1, r0
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd4:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ddc:	fb0e fe00 	mul.w	lr, lr, r0
 8000de0:	45a6      	cmp	lr, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x156>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x154>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f200 80bb 	bhi.w	8000f6a <__udivmoddi4+0x2ca>
 8000df4:	4608      	mov	r0, r1
 8000df6:	eba4 040e 	sub.w	r4, r4, lr
 8000dfa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dfe:	e79c      	b.n	8000d3a <__udivmoddi4+0x9a>
 8000e00:	f1c6 0720 	rsb	r7, r6, #32
 8000e04:	40b3      	lsls	r3, r6
 8000e06:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0e:	fa20 f407 	lsr.w	r4, r0, r7
 8000e12:	fa01 f306 	lsl.w	r3, r1, r6
 8000e16:	431c      	orrs	r4, r3
 8000e18:	40f9      	lsrs	r1, r7
 8000e1a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1e:	fa00 f306 	lsl.w	r3, r0, r6
 8000e22:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e26:	0c20      	lsrs	r0, r4, #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fb09 1118 	mls	r1, r9, r8, r1
 8000e30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e34:	fb08 f00e 	mul.w	r0, r8, lr
 8000e38:	4288      	cmp	r0, r1
 8000e3a:	fa02 f206 	lsl.w	r2, r2, r6
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b8>
 8000e40:	eb1c 0101 	adds.w	r1, ip, r1
 8000e44:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e48:	f080 8088 	bcs.w	8000f5c <__udivmoddi4+0x2bc>
 8000e4c:	4288      	cmp	r0, r1
 8000e4e:	f240 8085 	bls.w	8000f5c <__udivmoddi4+0x2bc>
 8000e52:	f1a8 0802 	sub.w	r8, r8, #2
 8000e56:	4461      	add	r1, ip
 8000e58:	1a09      	subs	r1, r1, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e60:	fb09 1110 	mls	r1, r9, r0, r1
 8000e64:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e6c:	458e      	cmp	lr, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1e2>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e78:	d26c      	bcs.n	8000f54 <__udivmoddi4+0x2b4>
 8000e7a:	458e      	cmp	lr, r1
 8000e7c:	d96a      	bls.n	8000f54 <__udivmoddi4+0x2b4>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e86:	fba0 9402 	umull	r9, r4, r0, r2
 8000e8a:	eba1 010e 	sub.w	r1, r1, lr
 8000e8e:	42a1      	cmp	r1, r4
 8000e90:	46c8      	mov	r8, r9
 8000e92:	46a6      	mov	lr, r4
 8000e94:	d356      	bcc.n	8000f44 <__udivmoddi4+0x2a4>
 8000e96:	d053      	beq.n	8000f40 <__udivmoddi4+0x2a0>
 8000e98:	b15d      	cbz	r5, 8000eb2 <__udivmoddi4+0x212>
 8000e9a:	ebb3 0208 	subs.w	r2, r3, r8
 8000e9e:	eb61 010e 	sbc.w	r1, r1, lr
 8000ea2:	fa01 f707 	lsl.w	r7, r1, r7
 8000ea6:	fa22 f306 	lsr.w	r3, r2, r6
 8000eaa:	40f1      	lsrs	r1, r6
 8000eac:	431f      	orrs	r7, r3
 8000eae:	e9c5 7100 	strd	r7, r1, [r5]
 8000eb2:	2600      	movs	r6, #0
 8000eb4:	4631      	mov	r1, r6
 8000eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eba:	f1c2 0320 	rsb	r3, r2, #32
 8000ebe:	40d8      	lsrs	r0, r3
 8000ec0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec4:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec8:	4091      	lsls	r1, r2
 8000eca:	4301      	orrs	r1, r0
 8000ecc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed0:	fa1f fe8c 	uxth.w	lr, ip
 8000ed4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed8:	fb07 3610 	mls	r6, r7, r0, r3
 8000edc:	0c0b      	lsrs	r3, r1, #16
 8000ede:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ee2:	fb00 f60e 	mul.w	r6, r0, lr
 8000ee6:	429e      	cmp	r6, r3
 8000ee8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x260>
 8000eee:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef6:	d22f      	bcs.n	8000f58 <__udivmoddi4+0x2b8>
 8000ef8:	429e      	cmp	r6, r3
 8000efa:	d92d      	bls.n	8000f58 <__udivmoddi4+0x2b8>
 8000efc:	3802      	subs	r0, #2
 8000efe:	4463      	add	r3, ip
 8000f00:	1b9b      	subs	r3, r3, r6
 8000f02:	b289      	uxth	r1, r1
 8000f04:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f08:	fb07 3316 	mls	r3, r7, r6, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb06 f30e 	mul.w	r3, r6, lr
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d908      	bls.n	8000f2a <__udivmoddi4+0x28a>
 8000f18:	eb1c 0101 	adds.w	r1, ip, r1
 8000f1c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f20:	d216      	bcs.n	8000f50 <__udivmoddi4+0x2b0>
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d914      	bls.n	8000f50 <__udivmoddi4+0x2b0>
 8000f26:	3e02      	subs	r6, #2
 8000f28:	4461      	add	r1, ip
 8000f2a:	1ac9      	subs	r1, r1, r3
 8000f2c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f30:	e738      	b.n	8000da4 <__udivmoddi4+0x104>
 8000f32:	462e      	mov	r6, r5
 8000f34:	4628      	mov	r0, r5
 8000f36:	e705      	b.n	8000d44 <__udivmoddi4+0xa4>
 8000f38:	4606      	mov	r6, r0
 8000f3a:	e6e3      	b.n	8000d04 <__udivmoddi4+0x64>
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	e6f8      	b.n	8000d32 <__udivmoddi4+0x92>
 8000f40:	454b      	cmp	r3, r9
 8000f42:	d2a9      	bcs.n	8000e98 <__udivmoddi4+0x1f8>
 8000f44:	ebb9 0802 	subs.w	r8, r9, r2
 8000f48:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f4c:	3801      	subs	r0, #1
 8000f4e:	e7a3      	b.n	8000e98 <__udivmoddi4+0x1f8>
 8000f50:	4646      	mov	r6, r8
 8000f52:	e7ea      	b.n	8000f2a <__udivmoddi4+0x28a>
 8000f54:	4620      	mov	r0, r4
 8000f56:	e794      	b.n	8000e82 <__udivmoddi4+0x1e2>
 8000f58:	4640      	mov	r0, r8
 8000f5a:	e7d1      	b.n	8000f00 <__udivmoddi4+0x260>
 8000f5c:	46d0      	mov	r8, sl
 8000f5e:	e77b      	b.n	8000e58 <__udivmoddi4+0x1b8>
 8000f60:	3b02      	subs	r3, #2
 8000f62:	4461      	add	r1, ip
 8000f64:	e732      	b.n	8000dcc <__udivmoddi4+0x12c>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e709      	b.n	8000d7e <__udivmoddi4+0xde>
 8000f6a:	4464      	add	r4, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e742      	b.n	8000df6 <__udivmoddi4+0x156>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <__aeabi_d2uiz>:
 8000f74:	004a      	lsls	r2, r1, #1
 8000f76:	d211      	bcs.n	8000f9c <__aeabi_d2uiz+0x28>
 8000f78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000f7c:	d211      	bcs.n	8000fa2 <__aeabi_d2uiz+0x2e>
 8000f7e:	d50d      	bpl.n	8000f9c <__aeabi_d2uiz+0x28>
 8000f80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000f84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f88:	d40e      	bmi.n	8000fa8 <__aeabi_d2uiz+0x34>
 8000f8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f96:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9a:	4770      	bx	lr
 8000f9c:	f04f 0000 	mov.w	r0, #0
 8000fa0:	4770      	bx	lr
 8000fa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_d2uiz+0x3a>
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr

08000fb4 <aiInit>:
#endif

ai_buffer *ai_input;
ai_buffer *ai_output;

int aiInit(void) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
    ai_error err;
    const ai_handle acts[] = { activations };
 8000fba:	4b17      	ldr	r3, [pc, #92]	; (8001018 <aiInit+0x64>)
 8000fbc:	603b      	str	r3, [r7, #0]
    err = ai_threeline_create_and_init(&allLine, acts, NULL);
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4815      	ldr	r0, [pc, #84]	; (800101c <aiInit+0x68>)
 8000fc6:	f00a fe75 	bl	800bcb4 <ai_threeline_create_and_init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	607b      	str	r3, [r7, #4]
    if (err.type != AI_ERROR_NONE) {
 8000fce:	793b      	ldrb	r3, [r7, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d00a      	beq.n	8000fea <aiInit+0x36>
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "threeLine aiInit Error \n"), 100);
 8000fd4:	4912      	ldr	r1, [pc, #72]	; (8001020 <aiInit+0x6c>)
 8000fd6:	4813      	ldr	r0, [pc, #76]	; (8001024 <aiInit+0x70>)
 8000fd8:	f00e fc4a 	bl	800f870 <siprintf>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	2364      	movs	r3, #100	; 0x64
 8000fe2:	4910      	ldr	r1, [pc, #64]	; (8001024 <aiInit+0x70>)
 8000fe4:	4810      	ldr	r0, [pc, #64]	; (8001028 <aiInit+0x74>)
 8000fe6:	f004 fb95 	bl	8005714 <HAL_UART_Transmit>
#if NUM_SENSOR == 24
    ai_input = ai_twoline_inputs_get(allLine, NULL);
    ai_output = ai_twoline_outputs_get(allLine, NULL);

#elif NUM_SENSOR == 36
    ai_input = ai_threeline_inputs_get(allLine, NULL);
 8000fea:	4b0c      	ldr	r3, [pc, #48]	; (800101c <aiInit+0x68>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f00a fed3 	bl	800bd9c <ai_threeline_inputs_get>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a0c      	ldr	r2, [pc, #48]	; (800102c <aiInit+0x78>)
 8000ffa:	6013      	str	r3, [r2, #0]
    ai_output= ai_threeline_outputs_get(allLine, NULL);
 8000ffc:	4b07      	ldr	r3, [pc, #28]	; (800101c <aiInit+0x68>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2100      	movs	r1, #0
 8001002:	4618      	mov	r0, r3
 8001004:	f00a fee4 	bl	800bdd0 <ai_threeline_outputs_get>
 8001008:	4603      	mov	r3, r0
 800100a:	4a09      	ldr	r2, [pc, #36]	; (8001030 <aiInit+0x7c>)
 800100c:	6013      	str	r3, [r2, #0]

#else
    HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Invalid NUM_SENSOR \n"), 100);
    return -1;
#endif
    return 0;
 800100e:	2300      	movs	r3, #0
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	200010a0 	.word	0x200010a0
 800101c:	2000109c 	.word	0x2000109c
 8001020:	080123a0 	.word	0x080123a0
 8001024:	200018dc 	.word	0x200018dc
 8001028:	20001854 	.word	0x20001854
 800102c:	200017d0 	.word	0x200017d0
 8001030:	200017d4 	.word	0x200017d4

08001034 <aiRun>:


int aiRun(const ai_float *in_data, ai_float *out_data) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
    ai_i32 n_batch;

    // 1 - Update IO handlers with the data payload
    ai_input[0].data = AI_HANDLE_PTR(in_data);
 800103e:	4b0b      	ldr	r3, [pc, #44]	; (800106c <aiRun+0x38>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	605a      	str	r2, [r3, #4]
    ai_output[0].data = AI_HANDLE_PTR(out_data);
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <aiRun+0x3c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	605a      	str	r2, [r3, #4]

#if NUM_SENSOR == 24
    n_batch = ai_twoline_run(allLine, &ai_input[0], &ai_output[0]);
#elif NUM_SENSOR == 36
    n_batch = ai_threeline_run(allLine, &ai_input[0], &ai_output[0]);
 800104e:	4b09      	ldr	r3, [pc, #36]	; (8001074 <aiRun+0x40>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a06      	ldr	r2, [pc, #24]	; (800106c <aiRun+0x38>)
 8001054:	6811      	ldr	r1, [r2, #0]
 8001056:	4a06      	ldr	r2, [pc, #24]	; (8001070 <aiRun+0x3c>)
 8001058:	6812      	ldr	r2, [r2, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f00a ff0e 	bl	800be7c <ai_threeline_run>
 8001060:	60f8      	str	r0, [r7, #12]
#else
    HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Invalid NUM_SENSOR \n"), 100);
    return -1;
#endif

    return 0;
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	200017d0 	.word	0x200017d0
 8001070:	200017d4 	.word	0x200017d4
 8001074:	2000109c 	.word	0x2000109c

08001078 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;


void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <MX_I2C1_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <MX_I2C1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <MX_I2C1_Init+0x74>)
 8001084:	4a1b      	ldr	r2, [pc, #108]	; (80010f4 <MX_I2C1_Init+0x7c>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001088:	4b18      	ldr	r3, [pc, #96]	; (80010ec <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108e:	4b17      	ldr	r3, [pc, #92]	; (80010ec <MX_I2C1_Init+0x74>)
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	; (80010ec <MX_I2C1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800109a:	4b14      	ldr	r3, [pc, #80]	; (80010ec <MX_I2C1_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a0:	4b12      	ldr	r3, [pc, #72]	; (80010ec <MX_I2C1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	; (80010ec <MX_I2C1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <MX_I2C1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b2:	480e      	ldr	r0, [pc, #56]	; (80010ec <MX_I2C1_Init+0x74>)
 80010b4:	f001 fee4 	bl	8002e80 <HAL_I2C_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010be:	f000 fda7 	bl	8001c10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4809      	ldr	r0, [pc, #36]	; (80010ec <MX_I2C1_Init+0x74>)
 80010c6:	f003 f935 	bl	8004334 <HAL_I2CEx_ConfigAnalogFilter>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010d0:	f000 fd9e 	bl	8001c10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_I2C1_Init+0x74>)
 80010d8:	f003 f977 	bl	80043ca <HAL_I2CEx_ConfigDigitalFilter>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010e2:	f000 fd95 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200017d8 	.word	0x200017d8
 80010f0:	40005400 	.word	0x40005400
 80010f4:	6000030d 	.word	0x6000030d

080010f8 <Kalman_Init>:
 */


#include "kalman.h"

void Kalman_Init(KalmanFilter *kf, float Q, float R, float P, float initial_value) {
 80010f8:	b480      	push	{r7}
 80010fa:	b087      	sub	sp, #28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6178      	str	r0, [r7, #20]
 8001100:	ed87 0a04 	vstr	s0, [r7, #16]
 8001104:	edc7 0a03 	vstr	s1, [r7, #12]
 8001108:	ed87 1a02 	vstr	s2, [r7, #8]
 800110c:	edc7 1a01 	vstr	s3, [r7, #4]
    kf->Q = Q;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	601a      	str	r2, [r3, #0]
    kf->R = R;
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	68fa      	ldr	r2, [r7, #12]
 800111a:	605a      	str	r2, [r3, #4]
    kf->P = P;
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	609a      	str	r2, [r3, #8]
    kf->X = initial_value;
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	60da      	str	r2, [r3, #12]
}
 8001128:	bf00      	nop
 800112a:	371c      	adds	r7, #28
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <Kalman_Estimate>:

float Kalman_Estimate(KalmanFilter *kf, float measurement) {
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	ed87 0a00 	vstr	s0, [r7]
    // Prediction step: Update the error covariance 'P'
    // This is adding process noise to our uncertainty in the estimated state.
    kf->P = kf->P + kf->Q;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	ed93 7a02 	vldr	s14, [r3, #8]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edd3 7a00 	vldr	s15, [r3]
 800114c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	edc3 7a02 	vstr	s15, [r3, #8]

    // Update step: Compute the Kalman Gain 'K'
    // Kalman Gain balances the ratio between the prediction and the new measurement
    kf->K = kf->P / (kf->P + kf->R);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	edd3 6a02 	vldr	s13, [r3, #8]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	edd3 7a01 	vldr	s15, [r3, #4]
 8001168:	ee37 7a27 	vadd.f32	s14, s14, s15
 800116c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	edc3 7a04 	vstr	s15, [r3, #16]

    // Update step: Update the state estimate 'X'
    // Here we adjust our state estimate based on the new measurement,
    // scaling the "innovation" by the Kalman Gain
    kf->X = kf->X + kf->K * (measurement - kf->X);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	ed93 7a03 	vldr	s14, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	edd3 6a04 	vldr	s13, [r3, #16]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edd3 7a03 	vldr	s15, [r3, #12]
 8001188:	ed97 6a00 	vldr	s12, [r7]
 800118c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	edc3 7a03 	vstr	s15, [r3, #12]

    // Update step: Update the error covariance 'P'
    // We've used our observation, so we adjust our uncertainty accordingly
    kf->P = (1 - kf->K) * kf->P;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80011a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80011a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80011b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	edc3 7a02 	vstr	s15, [r3, #8]

    // Return the updated state estimate
    return kf->X;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	ee07 3a90 	vmov	s15, r3
}
 80011c4:	eeb0 0a67 	vmov.f32	s0, s15
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
	...

080011d4 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011d8:	f3bf 8f4f 	dsb	sy
}
 80011dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011de:	f3bf 8f6f 	isb	sy
}
 80011e2:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <SCB_EnableICache+0x48>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011ec:	f3bf 8f4f 	dsb	sy
}
 80011f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011f2:	f3bf 8f6f 	isb	sy
}
 80011f6:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <SCB_EnableICache+0x48>)
 80011fa:	695b      	ldr	r3, [r3, #20]
 80011fc:	4a07      	ldr	r2, [pc, #28]	; (800121c <SCB_EnableICache+0x48>)
 80011fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001202:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001204:	f3bf 8f4f 	dsb	sy
}
 8001208:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800120a:	f3bf 8f6f 	isb	sy
}
 800120e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001226:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <SCB_EnableDCache+0x84>)
 8001228:	2200      	movs	r2, #0
 800122a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800122e:	f3bf 8f4f 	dsb	sy
}
 8001232:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <SCB_EnableDCache+0x84>)
 8001236:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800123a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	0b5b      	lsrs	r3, r3, #13
 8001240:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001244:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	08db      	lsrs	r3, r3, #3
 800124a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800124e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	015a      	lsls	r2, r3, #5
 8001254:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001258:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800125e:	4911      	ldr	r1, [pc, #68]	; (80012a4 <SCB_EnableDCache+0x84>)
 8001260:	4313      	orrs	r3, r2
 8001262:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1e5a      	subs	r2, r3, #1
 800126a:	60ba      	str	r2, [r7, #8]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d1ef      	bne.n	8001250 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	1e5a      	subs	r2, r3, #1
 8001274:	60fa      	str	r2, [r7, #12]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1e5      	bne.n	8001246 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800127a:	f3bf 8f4f 	dsb	sy
}
 800127e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001280:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <SCB_EnableDCache+0x84>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a07      	ldr	r2, [pc, #28]	; (80012a4 <SCB_EnableDCache+0x84>)
 8001286:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800128a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800128c:	f3bf 8f4f 	dsb	sy
}
 8001290:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001292:	f3bf 8f6f 	isb	sy
}
 8001296:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <ProcessCommand>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void ProcessCommand(uint8_t *command)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    if (strcmp((char*)command, "echo") == 0) {
 80012b0:	4929      	ldr	r1, [pc, #164]	; (8001358 <ProcessCommand+0xb0>)
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7fe ffac 	bl	8000210 <strcmp>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10b      	bne.n	80012d6 <ProcessCommand+0x2e>
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "echo\n"), 100);
 80012be:	4927      	ldr	r1, [pc, #156]	; (800135c <ProcessCommand+0xb4>)
 80012c0:	4827      	ldr	r0, [pc, #156]	; (8001360 <ProcessCommand+0xb8>)
 80012c2:	f00e fad5 	bl	800f870 <siprintf>
 80012c6:	4603      	mov	r3, r0
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	2364      	movs	r3, #100	; 0x64
 80012cc:	4924      	ldr	r1, [pc, #144]	; (8001360 <ProcessCommand+0xb8>)
 80012ce:	4825      	ldr	r0, [pc, #148]	; (8001364 <ProcessCommand+0xbc>)
 80012d0:	f004 fa20 	bl	8005714 <HAL_UART_Transmit>
    }else if (strcmp((char*)command, "5") == 0) {
		FifthCommand();
    }else {
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Please insert correct command\n"), 100);
    }
}
 80012d4:	e03c      	b.n	8001350 <ProcessCommand+0xa8>
    }else if (strcmp((char*)command, "1") == 0) {
 80012d6:	4924      	ldr	r1, [pc, #144]	; (8001368 <ProcessCommand+0xc0>)
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7fe ff99 	bl	8000210 <strcmp>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d102      	bne.n	80012ea <ProcessCommand+0x42>
    	FirstCommand();
 80012e4:	f000 f84c 	bl	8001380 <FirstCommand>
}
 80012e8:	e032      	b.n	8001350 <ProcessCommand+0xa8>
    }else if (strcmp((char*)command, "2") == 0) {
 80012ea:	4920      	ldr	r1, [pc, #128]	; (800136c <ProcessCommand+0xc4>)
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7fe ff8f 	bl	8000210 <strcmp>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d102      	bne.n	80012fe <ProcessCommand+0x56>
    	SecondCommand();
 80012f8:	f000 f8de 	bl	80014b8 <SecondCommand>
}
 80012fc:	e028      	b.n	8001350 <ProcessCommand+0xa8>
    }else if (strcmp((char*)command, "3") == 0) {
 80012fe:	491c      	ldr	r1, [pc, #112]	; (8001370 <ProcessCommand+0xc8>)
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7fe ff85 	bl	8000210 <strcmp>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d102      	bne.n	8001312 <ProcessCommand+0x6a>
		ThirdCommand();
 800130c:	f000 fa80 	bl	8001810 <ThirdCommand>
}
 8001310:	e01e      	b.n	8001350 <ProcessCommand+0xa8>
    }else if (strcmp((char*)command, "4") == 0) {
 8001312:	4918      	ldr	r1, [pc, #96]	; (8001374 <ProcessCommand+0xcc>)
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7fe ff7b 	bl	8000210 <strcmp>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d102      	bne.n	8001326 <ProcessCommand+0x7e>
		FourthCommand();
 8001320:	f000 fb6a 	bl	80019f8 <FourthCommand>
}
 8001324:	e014      	b.n	8001350 <ProcessCommand+0xa8>
    }else if (strcmp((char*)command, "5") == 0) {
 8001326:	4914      	ldr	r1, [pc, #80]	; (8001378 <ProcessCommand+0xd0>)
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7fe ff71 	bl	8000210 <strcmp>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d102      	bne.n	800133a <ProcessCommand+0x92>
		FifthCommand();
 8001334:	f000 fb67 	bl	8001a06 <FifthCommand>
}
 8001338:	e00a      	b.n	8001350 <ProcessCommand+0xa8>
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Please insert correct command\n"), 100);
 800133a:	4910      	ldr	r1, [pc, #64]	; (800137c <ProcessCommand+0xd4>)
 800133c:	4808      	ldr	r0, [pc, #32]	; (8001360 <ProcessCommand+0xb8>)
 800133e:	f00e fa97 	bl	800f870 <siprintf>
 8001342:	4603      	mov	r3, r0
 8001344:	b29a      	uxth	r2, r3
 8001346:	2364      	movs	r3, #100	; 0x64
 8001348:	4905      	ldr	r1, [pc, #20]	; (8001360 <ProcessCommand+0xb8>)
 800134a:	4806      	ldr	r0, [pc, #24]	; (8001364 <ProcessCommand+0xbc>)
 800134c:	f004 f9e2 	bl	8005714 <HAL_UART_Transmit>
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	080123bc 	.word	0x080123bc
 800135c:	080123c4 	.word	0x080123c4
 8001360:	200018dc 	.word	0x200018dc
 8001364:	20001854 	.word	0x20001854
 8001368:	080123cc 	.word	0x080123cc
 800136c:	080123d0 	.word	0x080123d0
 8001370:	080123d4 	.word	0x080123d4
 8001374:	080123d8 	.word	0x080123d8
 8001378:	080123dc 	.word	0x080123dc
 800137c:	080123e0 	.word	0x080123e0

08001380 <FirstCommand>:

void FirstCommand()
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "sensor test\r\n"), 100);
 8001386:	4944      	ldr	r1, [pc, #272]	; (8001498 <FirstCommand+0x118>)
 8001388:	4844      	ldr	r0, [pc, #272]	; (800149c <FirstCommand+0x11c>)
 800138a:	f00e fa71 	bl	800f870 <siprintf>
 800138e:	4603      	mov	r3, r0
 8001390:	b29a      	uxth	r2, r3
 8001392:	2364      	movs	r3, #100	; 0x64
 8001394:	4941      	ldr	r1, [pc, #260]	; (800149c <FirstCommand+0x11c>)
 8001396:	4842      	ldr	r0, [pc, #264]	; (80014a0 <FirstCommand+0x120>)
 8001398:	f004 f9bc 	bl	8005714 <HAL_UART_Transmit>

    uint32_t timeStart_s, timeEnd_s,timeDiff_s; // single
    uint32_t timeStart_a, timeEnd_a, timeDiff_a; // all

    timeStart_a = HAL_GetTick();
 800139c:	f001 f8f8 	bl	8002590 <HAL_GetTick>
 80013a0:	61b8      	str	r0, [r7, #24]
    do {
    	timeStart_s = HAL_GetTick();
 80013a2:	f001 f8f5 	bl	8002590 <HAL_GetTick>
 80013a6:	6178      	str	r0, [r7, #20]
        for (int i = 0; i < NUM_SENSOR; i++) {
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
 80013ac:	e042      	b.n	8001434 <FirstCommand+0xb4>
    	    uint8_t q = i / 12;
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	4a3c      	ldr	r2, [pc, #240]	; (80014a4 <FirstCommand+0x124>)
 80013b2:	fb82 1203 	smull	r1, r2, r2, r3
 80013b6:	1052      	asrs	r2, r2, #1
 80013b8:	17db      	asrs	r3, r3, #31
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	70fb      	strb	r3, [r7, #3]
    	    uint8_t r = i % 12;
 80013be:	69fa      	ldr	r2, [r7, #28]
 80013c0:	4b38      	ldr	r3, [pc, #224]	; (80014a4 <FirstCommand+0x124>)
 80013c2:	fb83 1302 	smull	r1, r3, r3, r2
 80013c6:	1059      	asrs	r1, r3, #1
 80013c8:	17d3      	asrs	r3, r2, #31
 80013ca:	1ac9      	subs	r1, r1, r3
 80013cc:	460b      	mov	r3, r1
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	440b      	add	r3, r1
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	1ad1      	subs	r1, r2, r3
 80013d6:	460b      	mov	r3, r1
 80013d8:	70bb      	strb	r3, [r7, #2]
    	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	78ba      	ldrb	r2, [r7, #2]
 80013e2:	2a07      	cmp	r2, #7
 80013e4:	bf8c      	ite	hi
 80013e6:	2201      	movhi	r2, #1
 80013e8:	2200      	movls	r2, #0
 80013ea:	b2d2      	uxtb	r2, r2
 80013ec:	4413      	add	r3, r2
 80013ee:	707b      	strb	r3, [r7, #1]
    	    uint8_t channel = (r >= 8) ? r - 8 : r;
 80013f0:	78bb      	ldrb	r3, [r7, #2]
 80013f2:	2b07      	cmp	r3, #7
 80013f4:	d903      	bls.n	80013fe <FirstCommand+0x7e>
 80013f6:	78bb      	ldrb	r3, [r7, #2]
 80013f8:	3b08      	subs	r3, #8
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	e000      	b.n	8001400 <FirstCommand+0x80>
 80013fe:	78bb      	ldrb	r3, [r7, #2]
 8001400:	703b      	strb	r3, [r7, #0]
    	    resetTcaDevicesExcept(active_device, tca_addr);
 8001402:	787b      	ldrb	r3, [r7, #1]
 8001404:	4928      	ldr	r1, [pc, #160]	; (80014a8 <FirstCommand+0x128>)
 8001406:	4618      	mov	r0, r3
 8001408:	f000 feae 	bl	8002168 <resetTcaDevicesExcept>
            setActiveTcaChannel(active_device, channel, tca_addr);
 800140c:	7839      	ldrb	r1, [r7, #0]
 800140e:	787b      	ldrb	r3, [r7, #1]
 8001410:	4a25      	ldr	r2, [pc, #148]	; (80014a8 <FirstCommand+0x128>)
 8001412:	4618      	mov	r0, r3
 8001414:	f000 fed4 	bl	80021c0 <setActiveTcaChannel>
            excuteVl53l0x(&vl53l0x_s[i],i);
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800141e:	fb02 f303 	mul.w	r3, r2, r3
 8001422:	4a22      	ldr	r2, [pc, #136]	; (80014ac <FirstCommand+0x12c>)
 8001424:	4413      	add	r3, r2
 8001426:	69f9      	ldr	r1, [r7, #28]
 8001428:	4618      	mov	r0, r3
 800142a:	f000 ffe9 	bl	8002400 <excuteVl53l0x>
        for (int i = 0; i < NUM_SENSOR; i++) {
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3301      	adds	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	2b23      	cmp	r3, #35	; 0x23
 8001438:	ddb9      	ble.n	80013ae <FirstCommand+0x2e>
        }
		timeEnd_s = HAL_GetTick();
 800143a:	f001 f8a9 	bl	8002590 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]
		timeDiff_s = timeEnd_s - timeStart_s;
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ms ", timeDiff_s), 100);
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4919      	ldr	r1, [pc, #100]	; (80014b0 <FirstCommand+0x130>)
 800144c:	4813      	ldr	r0, [pc, #76]	; (800149c <FirstCommand+0x11c>)
 800144e:	f00e fa0f 	bl	800f870 <siprintf>
 8001452:	4603      	mov	r3, r0
 8001454:	b29a      	uxth	r2, r3
 8001456:	2364      	movs	r3, #100	; 0x64
 8001458:	4910      	ldr	r1, [pc, #64]	; (800149c <FirstCommand+0x11c>)
 800145a:	4811      	ldr	r0, [pc, #68]	; (80014a0 <FirstCommand+0x120>)
 800145c:	f004 f95a 	bl	8005714 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 8001460:	4914      	ldr	r1, [pc, #80]	; (80014b4 <FirstCommand+0x134>)
 8001462:	480e      	ldr	r0, [pc, #56]	; (800149c <FirstCommand+0x11c>)
 8001464:	f00e fa04 	bl	800f870 <siprintf>
 8001468:	4603      	mov	r3, r0
 800146a:	b29a      	uxth	r2, r3
 800146c:	2364      	movs	r3, #100	; 0x64
 800146e:	490b      	ldr	r1, [pc, #44]	; (800149c <FirstCommand+0x11c>)
 8001470:	480b      	ldr	r0, [pc, #44]	; (80014a0 <FirstCommand+0x120>)
 8001472:	f004 f94f 	bl	8005714 <HAL_UART_Transmit>
		timeEnd_a = HAL_GetTick();
 8001476:	f001 f88b 	bl	8002590 <HAL_GetTick>
 800147a:	60b8      	str	r0, [r7, #8]
		timeDiff_a = timeEnd_a - timeStart_a;
 800147c:	68ba      	ldr	r2, [r7, #8]
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	607b      	str	r3, [r7, #4]
    } while (timeDiff_a < 10000);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f242 720f 	movw	r2, #9999	; 0x270f
 800148a:	4293      	cmp	r3, r2
 800148c:	d989      	bls.n	80013a2 <FirstCommand+0x22>
}
 800148e:	bf00      	nop
 8001490:	bf00      	nop
 8001492:	3720      	adds	r7, #32
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	08012400 	.word	0x08012400
 800149c:	200018dc 	.word	0x200018dc
 80014a0:	20001854 	.word	0x20001854
 80014a4:	2aaaaaab 	.word	0x2aaaaaab
 80014a8:	20000018 	.word	0x20000018
 80014ac:	20001984 	.word	0x20001984
 80014b0:	08012410 	.word	0x08012410
 80014b4:	08012418 	.word	0x08012418

080014b8 <SecondCommand>:

void SecondCommand()
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08c      	sub	sp, #48	; 0x30
 80014bc:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "sensor test\r\n"), 100);
 80014be:	498d      	ldr	r1, [pc, #564]	; (80016f4 <SecondCommand+0x23c>)
 80014c0:	488d      	ldr	r0, [pc, #564]	; (80016f8 <SecondCommand+0x240>)
 80014c2:	f00e f9d5 	bl	800f870 <siprintf>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	2364      	movs	r3, #100	; 0x64
 80014cc:	498a      	ldr	r1, [pc, #552]	; (80016f8 <SecondCommand+0x240>)
 80014ce:	488b      	ldr	r0, [pc, #556]	; (80016fc <SecondCommand+0x244>)
 80014d0:	f004 f920 	bl	8005714 <HAL_UART_Transmit>

    uint32_t timeStart_s, timeEnd_s,timeDiff_s; // single
    uint32_t timeStart_a, timeEnd_a, timeDiff_a; // all

    timeStart_a = HAL_GetTick();
 80014d4:	f001 f85c 	bl	8002590 <HAL_GetTick>
 80014d8:	6238      	str	r0, [r7, #32]
    do {
    	timeStart_s = HAL_GetTick();
 80014da:	f001 f859 	bl	8002590 <HAL_GetTick>
 80014de:	61f8      	str	r0, [r7, #28]
    	uint8_t tofCount = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        for (int i = 0; i < NUM_SENSOR; i++) {
 80014e6:	2300      	movs	r3, #0
 80014e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80014ea:	e0a4      	b.n	8001636 <SecondCommand+0x17e>
    	    uint8_t q = i / 12;
 80014ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ee:	4a84      	ldr	r2, [pc, #528]	; (8001700 <SecondCommand+0x248>)
 80014f0:	fb82 1203 	smull	r1, r2, r2, r3
 80014f4:	1052      	asrs	r2, r2, #1
 80014f6:	17db      	asrs	r3, r3, #31
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	71fb      	strb	r3, [r7, #7]
    	    uint8_t r = i % 12;
 80014fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014fe:	4b80      	ldr	r3, [pc, #512]	; (8001700 <SecondCommand+0x248>)
 8001500:	fb83 1302 	smull	r1, r3, r3, r2
 8001504:	1059      	asrs	r1, r3, #1
 8001506:	17d3      	asrs	r3, r2, #31
 8001508:	1ac9      	subs	r1, r1, r3
 800150a:	460b      	mov	r3, r1
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	440b      	add	r3, r1
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	1ad1      	subs	r1, r2, r3
 8001514:	460b      	mov	r3, r1
 8001516:	71bb      	strb	r3, [r7, #6]
    	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	b2db      	uxtb	r3, r3
 800151e:	79ba      	ldrb	r2, [r7, #6]
 8001520:	2a07      	cmp	r2, #7
 8001522:	bf8c      	ite	hi
 8001524:	2201      	movhi	r2, #1
 8001526:	2200      	movls	r2, #0
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	4413      	add	r3, r2
 800152c:	717b      	strb	r3, [r7, #5]
    	    uint8_t channel = (r >= 8) ? r - 8 : r;
 800152e:	79bb      	ldrb	r3, [r7, #6]
 8001530:	2b07      	cmp	r3, #7
 8001532:	d903      	bls.n	800153c <SecondCommand+0x84>
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	3b08      	subs	r3, #8
 8001538:	b2db      	uxtb	r3, r3
 800153a:	e000      	b.n	800153e <SecondCommand+0x86>
 800153c:	79bb      	ldrb	r3, [r7, #6]
 800153e:	713b      	strb	r3, [r7, #4]
    	    resetTcaDevicesExcept(active_device, tca_addr);
 8001540:	797b      	ldrb	r3, [r7, #5]
 8001542:	4970      	ldr	r1, [pc, #448]	; (8001704 <SecondCommand+0x24c>)
 8001544:	4618      	mov	r0, r3
 8001546:	f000 fe0f 	bl	8002168 <resetTcaDevicesExcept>
            setActiveTcaChannel(active_device, channel, tca_addr);
 800154a:	7939      	ldrb	r1, [r7, #4]
 800154c:	797b      	ldrb	r3, [r7, #5]
 800154e:	4a6d      	ldr	r2, [pc, #436]	; (8001704 <SecondCommand+0x24c>)
 8001550:	4618      	mov	r0, r3
 8001552:	f000 fe35 	bl	80021c0 <setActiveTcaChannel>
            Dev = &vl53l0x_s[i];
 8001556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001558:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800155c:	fb02 f303 	mul.w	r3, r2, r3
 8001560:	4a69      	ldr	r2, [pc, #420]	; (8001708 <SecondCommand+0x250>)
 8001562:	4413      	add	r3, r2
 8001564:	4a69      	ldr	r2, [pc, #420]	; (800170c <SecondCommand+0x254>)
 8001566:	6013      	str	r3, [r2, #0]
            VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500 us
 8001568:	4b68      	ldr	r3, [pc, #416]	; (800170c <SecondCommand+0x254>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4968      	ldr	r1, [pc, #416]	; (8001710 <SecondCommand+0x258>)
 800156e:	4618      	mov	r0, r3
 8001570:	f006 fe6d 	bl	800824e <VL53L0X_PerformContinuousRangingMeasurement>

            if (RangingData.RangeStatus == 0) {
 8001574:	4b66      	ldr	r3, [pc, #408]	; (8001710 <SecondCommand+0x258>)
 8001576:	7e1b      	ldrb	r3, [r3, #24]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d14d      	bne.n	8001618 <SecondCommand+0x160>
                float filteredValue = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter); // 500 us
 800157c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4a63      	ldr	r2, [pc, #396]	; (8001714 <SecondCommand+0x25c>)
 8001588:	4413      	add	r3, r2
 800158a:	4a61      	ldr	r2, [pc, #388]	; (8001710 <SecondCommand+0x258>)
 800158c:	8912      	ldrh	r2, [r2, #8]
 800158e:	ee07 2a90 	vmov	s15, r2
 8001592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001596:	eeb0 0a67 	vmov.f32	s0, s15
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fdca 	bl	8001134 <Kalman_Estimate>
 80015a0:	ed87 0a00 	vstr	s0, [r7]
                in_data[i]=filteredValue;
 80015a4:	4a5c      	ldr	r2, [pc, #368]	; (8001718 <SecondCommand+0x260>)
 80015a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	601a      	str	r2, [r3, #0]
                HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", in_data[i]), 1000);
 80015b0:	4a59      	ldr	r2, [pc, #356]	; (8001718 <SecondCommand+0x260>)
 80015b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7fe fff4 	bl	80005a8 <__aeabi_f2d>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4955      	ldr	r1, [pc, #340]	; (800171c <SecondCommand+0x264>)
 80015c6:	484c      	ldr	r0, [pc, #304]	; (80016f8 <SecondCommand+0x240>)
 80015c8:	f00e f952 	bl	800f870 <siprintf>
 80015cc:	4603      	mov	r3, r0
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d4:	4948      	ldr	r1, [pc, #288]	; (80016f8 <SecondCommand+0x240>)
 80015d6:	4849      	ldr	r0, [pc, #292]	; (80016fc <SecondCommand+0x244>)
 80015d8:	f004 f89c 	bl	8005714 <HAL_UART_Transmit>
                in_data[i]= (filteredValue-Xmean[i])/Xstd[i];
 80015dc:	4a50      	ldr	r2, [pc, #320]	; (8001720 <SecondCommand+0x268>)
 80015de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	ed97 7a00 	vldr	s14, [r7]
 80015ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015f0:	4a4c      	ldr	r2, [pc, #304]	; (8001724 <SecondCommand+0x26c>)
 80015f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	ed93 7a00 	vldr	s14, [r3]
 80015fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001600:	4a45      	ldr	r2, [pc, #276]	; (8001718 <SecondCommand+0x260>)
 8001602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	edc3 7a00 	vstr	s15, [r3]
                tofCount++;
 800160c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001610:	3301      	adds	r3, #1
 8001612:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001616:	e00b      	b.n	8001630 <SecondCommand+0x178>
            }else{
               HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "99 "), 1000);
 8001618:	4943      	ldr	r1, [pc, #268]	; (8001728 <SecondCommand+0x270>)
 800161a:	4837      	ldr	r0, [pc, #220]	; (80016f8 <SecondCommand+0x240>)
 800161c:	f00e f928 	bl	800f870 <siprintf>
 8001620:	4603      	mov	r3, r0
 8001622:	b29a      	uxth	r2, r3
 8001624:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001628:	4933      	ldr	r1, [pc, #204]	; (80016f8 <SecondCommand+0x240>)
 800162a:	4834      	ldr	r0, [pc, #208]	; (80016fc <SecondCommand+0x244>)
 800162c:	f004 f872 	bl	8005714 <HAL_UART_Transmit>
        for (int i = 0; i < NUM_SENSOR; i++) {
 8001630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001632:	3301      	adds	r3, #1
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
 8001636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001638:	2b23      	cmp	r3, #35	; 0x23
 800163a:	f77f af57 	ble.w	80014ec <SecondCommand+0x34>
            }
        }

		timeEnd_s = HAL_GetTick();
 800163e:	f000 ffa7 	bl	8002590 <HAL_GetTick>
 8001642:	61b8      	str	r0, [r7, #24]
		timeDiff_s = timeEnd_s - timeStart_s;
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	617b      	str	r3, [r7, #20]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ms ", timeDiff_s), 1000);
 800164c:	697a      	ldr	r2, [r7, #20]
 800164e:	4937      	ldr	r1, [pc, #220]	; (800172c <SecondCommand+0x274>)
 8001650:	4829      	ldr	r0, [pc, #164]	; (80016f8 <SecondCommand+0x240>)
 8001652:	f00e f90d 	bl	800f870 <siprintf>
 8001656:	4603      	mov	r3, r0
 8001658:	b29a      	uxth	r2, r3
 800165a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800165e:	4926      	ldr	r1, [pc, #152]	; (80016f8 <SecondCommand+0x240>)
 8001660:	4826      	ldr	r0, [pc, #152]	; (80016fc <SecondCommand+0x244>)
 8001662:	f004 f857 	bl	8005714 <HAL_UART_Transmit>



		if(tofCount == NUM_SENSOR){
 8001666:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800166a:	2b24      	cmp	r3, #36	; 0x24
 800166c:	f040 80a7 	bne.w	80017be <SecondCommand+0x306>
		aiRun(in_data,out_data);
 8001670:	492f      	ldr	r1, [pc, #188]	; (8001730 <SecondCommand+0x278>)
 8001672:	4829      	ldr	r0, [pc, #164]	; (8001718 <SecondCommand+0x260>)
 8001674:	f7ff fcde 	bl	8001034 <aiRun>
		out_data[0] = (out_data[0] + 1) * (Fminmax[1] - Fminmax[0]) / 2 + Fminmax[0];
 8001678:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <SecondCommand+0x278>)
 800167a:	edd3 7a00 	vldr	s15, [r3]
 800167e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001682:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001686:	4b2b      	ldr	r3, [pc, #172]	; (8001734 <SecondCommand+0x27c>)
 8001688:	edd3 6a01 	vldr	s13, [r3, #4]
 800168c:	4b29      	ldr	r3, [pc, #164]	; (8001734 <SecondCommand+0x27c>)
 800168e:	edd3 7a00 	vldr	s15, [r3]
 8001692:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800169a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800169e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016a2:	4b24      	ldr	r3, [pc, #144]	; (8001734 <SecondCommand+0x27c>)
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ac:	4b20      	ldr	r3, [pc, #128]	; (8001730 <SecondCommand+0x278>)
 80016ae:	edc3 7a00 	vstr	s15, [r3]
		out_data[1] = (out_data[1] + 1) * (Zminmax[1] - Zminmax[0]) / 2 + Zminmax[0];
 80016b2:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <SecondCommand+0x278>)
 80016b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80016b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80016c0:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <SecondCommand+0x280>)
 80016c2:	edd3 6a01 	vldr	s13, [r3, #4]
 80016c6:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <SecondCommand+0x280>)
 80016c8:	edd3 7a00 	vldr	s15, [r3]
 80016cc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80016d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016dc:	4b16      	ldr	r3, [pc, #88]	; (8001738 <SecondCommand+0x280>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e6:	4b12      	ldr	r3, [pc, #72]	; (8001730 <SecondCommand+0x278>)
 80016e8:	edc3 7a01 	vstr	s15, [r3, #4]
		for(int k=0; k<4;k++){
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
 80016f0:	e03d      	b.n	800176e <SecondCommand+0x2b6>
 80016f2:	bf00      	nop
 80016f4:	08012400 	.word	0x08012400
 80016f8:	200018dc 	.word	0x200018dc
 80016fc:	20001854 	.word	0x20001854
 8001700:	2aaaaaab 	.word	0x2aaaaaab
 8001704:	20000018 	.word	0x20000018
 8001708:	20001984 	.word	0x20001984
 800170c:	200051c4 	.word	0x200051c4
 8001710:	20001960 	.word	0x20001960
 8001714:	200051c8 	.word	0x200051c8
 8001718:	20001720 	.word	0x20001720
 800171c:	0801241c 	.word	0x0801241c
 8001720:	20000020 	.word	0x20000020
 8001724:	200000b0 	.word	0x200000b0
 8001728:	08012424 	.word	0x08012424
 800172c:	08012410 	.word	0x08012410
 8001730:	200017c0 	.word	0x200017c0
 8001734:	20000140 	.word	0x20000140
 8001738:	20000148 	.word	0x20000148
	        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", out_data[k]), 1000);
 800173c:	4a2e      	ldr	r2, [pc, #184]	; (80017f8 <SecondCommand+0x340>)
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4618      	mov	r0, r3
 8001748:	f7fe ff2e 	bl	80005a8 <__aeabi_f2d>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	492a      	ldr	r1, [pc, #168]	; (80017fc <SecondCommand+0x344>)
 8001752:	482b      	ldr	r0, [pc, #172]	; (8001800 <SecondCommand+0x348>)
 8001754:	f00e f88c 	bl	800f870 <siprintf>
 8001758:	4603      	mov	r3, r0
 800175a:	b29a      	uxth	r2, r3
 800175c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001760:	4927      	ldr	r1, [pc, #156]	; (8001800 <SecondCommand+0x348>)
 8001762:	4828      	ldr	r0, [pc, #160]	; (8001804 <SecondCommand+0x34c>)
 8001764:	f003 ffd6 	bl	8005714 <HAL_UART_Transmit>
		for(int k=0; k<4;k++){
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	3301      	adds	r3, #1
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
 800176e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001770:	2b03      	cmp	r3, #3
 8001772:	dde3      	ble.n	800173c <SecondCommand+0x284>
		}
		float sqSum= out_data[3]*out_data[3] + out_data[4]*out_data[4];
 8001774:	4b20      	ldr	r3, [pc, #128]	; (80017f8 <SecondCommand+0x340>)
 8001776:	ed93 7a03 	vldr	s14, [r3, #12]
 800177a:	4b1f      	ldr	r3, [pc, #124]	; (80017f8 <SecondCommand+0x340>)
 800177c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001780:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001784:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <SecondCommand+0x340>)
 8001786:	edd3 6a04 	vldr	s13, [r3, #16]
 800178a:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <SecondCommand+0x340>)
 800178c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001790:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001798:	edc7 7a04 	vstr	s15, [r7, #16]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", sqSum), 1000);
 800179c:	6938      	ldr	r0, [r7, #16]
 800179e:	f7fe ff03 	bl	80005a8 <__aeabi_f2d>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4915      	ldr	r1, [pc, #84]	; (80017fc <SecondCommand+0x344>)
 80017a8:	4815      	ldr	r0, [pc, #84]	; (8001800 <SecondCommand+0x348>)
 80017aa:	f00e f861 	bl	800f870 <siprintf>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b6:	4912      	ldr	r1, [pc, #72]	; (8001800 <SecondCommand+0x348>)
 80017b8:	4812      	ldr	r0, [pc, #72]	; (8001804 <SecondCommand+0x34c>)
 80017ba:	f003 ffab 	bl	8005714 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 80017be:	4912      	ldr	r1, [pc, #72]	; (8001808 <SecondCommand+0x350>)
 80017c0:	480f      	ldr	r0, [pc, #60]	; (8001800 <SecondCommand+0x348>)
 80017c2:	f00e f855 	bl	800f870 <siprintf>
 80017c6:	4603      	mov	r3, r0
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	2364      	movs	r3, #100	; 0x64
 80017cc:	490c      	ldr	r1, [pc, #48]	; (8001800 <SecondCommand+0x348>)
 80017ce:	480d      	ldr	r0, [pc, #52]	; (8001804 <SecondCommand+0x34c>)
 80017d0:	f003 ffa0 	bl	8005714 <HAL_UART_Transmit>
		timeEnd_a = HAL_GetTick();
 80017d4:	f000 fedc 	bl	8002590 <HAL_GetTick>
 80017d8:	60f8      	str	r0, [r7, #12]
		timeDiff_a = timeEnd_a - timeStart_a;
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	6a3b      	ldr	r3, [r7, #32]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	60bb      	str	r3, [r7, #8]

    } while (timeDiff_a < 1000000);
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	4a09      	ldr	r2, [pc, #36]	; (800180c <SecondCommand+0x354>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	f67f ae77 	bls.w	80014da <SecondCommand+0x22>

}
 80017ec:	bf00      	nop
 80017ee:	bf00      	nop
 80017f0:	3730      	adds	r7, #48	; 0x30
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200017c0 	.word	0x200017c0
 80017fc:	0801241c 	.word	0x0801241c
 8001800:	200018dc 	.word	0x200018dc
 8001804:	20001854 	.word	0x20001854
 8001808:	08012418 	.word	0x08012418
 800180c:	000f423f 	.word	0x000f423f

08001810 <ThirdCommand>:

void ThirdCommand(){
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Avg Std Force Z\n" ), 1000);
 8001816:	496f      	ldr	r1, [pc, #444]	; (80019d4 <ThirdCommand+0x1c4>)
 8001818:	486f      	ldr	r0, [pc, #444]	; (80019d8 <ThirdCommand+0x1c8>)
 800181a:	f00e f829 	bl	800f870 <siprintf>
 800181e:	4603      	mov	r3, r0
 8001820:	b29a      	uxth	r2, r3
 8001822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001826:	496c      	ldr	r1, [pc, #432]	; (80019d8 <ThirdCommand+0x1c8>)
 8001828:	486c      	ldr	r0, [pc, #432]	; (80019dc <ThirdCommand+0x1cc>)
 800182a:	f003 ff73 	bl	8005714 <HAL_UART_Transmit>
    for(int i = 0; i < sizeof(Xmean)/sizeof(Xmean[0]); i++) {
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	e02e      	b.n	8001892 <ThirdCommand+0x82>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Xmean[i]), 1000);
 8001834:	4a6a      	ldr	r2, [pc, #424]	; (80019e0 <ThirdCommand+0x1d0>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe feb2 	bl	80005a8 <__aeabi_f2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4966      	ldr	r1, [pc, #408]	; (80019e4 <ThirdCommand+0x1d4>)
 800184a:	4863      	ldr	r0, [pc, #396]	; (80019d8 <ThirdCommand+0x1c8>)
 800184c:	f00e f810 	bl	800f870 <siprintf>
 8001850:	4603      	mov	r3, r0
 8001852:	b29a      	uxth	r2, r3
 8001854:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001858:	495f      	ldr	r1, [pc, #380]	; (80019d8 <ThirdCommand+0x1c8>)
 800185a:	4860      	ldr	r0, [pc, #384]	; (80019dc <ThirdCommand+0x1cc>)
 800185c:	f003 ff5a 	bl	8005714 <HAL_UART_Transmit>
        if(i%8==7){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);}
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	425a      	negs	r2, r3
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	f002 0207 	and.w	r2, r2, #7
 800186c:	bf58      	it	pl
 800186e:	4253      	negpl	r3, r2
 8001870:	2b07      	cmp	r3, #7
 8001872:	d10b      	bne.n	800188c <ThirdCommand+0x7c>
 8001874:	495c      	ldr	r1, [pc, #368]	; (80019e8 <ThirdCommand+0x1d8>)
 8001876:	4858      	ldr	r0, [pc, #352]	; (80019d8 <ThirdCommand+0x1c8>)
 8001878:	f00d fffa 	bl	800f870 <siprintf>
 800187c:	4603      	mov	r3, r0
 800187e:	b29a      	uxth	r2, r3
 8001880:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001884:	4954      	ldr	r1, [pc, #336]	; (80019d8 <ThirdCommand+0x1c8>)
 8001886:	4855      	ldr	r0, [pc, #340]	; (80019dc <ThirdCommand+0x1cc>)
 8001888:	f003 ff44 	bl	8005714 <HAL_UART_Transmit>
    for(int i = 0; i < sizeof(Xmean)/sizeof(Xmean[0]); i++) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3301      	adds	r3, #1
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b23      	cmp	r3, #35	; 0x23
 8001896:	d9cd      	bls.n	8001834 <ThirdCommand+0x24>
    }
    for(int i = 0; i < sizeof(Xstd)/sizeof(Xstd[0]); i++) {
 8001898:	2300      	movs	r3, #0
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	e02e      	b.n	80018fc <ThirdCommand+0xec>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Xstd[i]), 1000);
 800189e:	4a53      	ldr	r2, [pc, #332]	; (80019ec <ThirdCommand+0x1dc>)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe7d 	bl	80005a8 <__aeabi_f2d>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	494c      	ldr	r1, [pc, #304]	; (80019e4 <ThirdCommand+0x1d4>)
 80018b4:	4848      	ldr	r0, [pc, #288]	; (80019d8 <ThirdCommand+0x1c8>)
 80018b6:	f00d ffdb 	bl	800f870 <siprintf>
 80018ba:	4603      	mov	r3, r0
 80018bc:	b29a      	uxth	r2, r3
 80018be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c2:	4945      	ldr	r1, [pc, #276]	; (80019d8 <ThirdCommand+0x1c8>)
 80018c4:	4845      	ldr	r0, [pc, #276]	; (80019dc <ThirdCommand+0x1cc>)
 80018c6:	f003 ff25 	bl	8005714 <HAL_UART_Transmit>
        if(i%8==7){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);}
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	425a      	negs	r2, r3
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	f002 0207 	and.w	r2, r2, #7
 80018d6:	bf58      	it	pl
 80018d8:	4253      	negpl	r3, r2
 80018da:	2b07      	cmp	r3, #7
 80018dc:	d10b      	bne.n	80018f6 <ThirdCommand+0xe6>
 80018de:	4942      	ldr	r1, [pc, #264]	; (80019e8 <ThirdCommand+0x1d8>)
 80018e0:	483d      	ldr	r0, [pc, #244]	; (80019d8 <ThirdCommand+0x1c8>)
 80018e2:	f00d ffc5 	bl	800f870 <siprintf>
 80018e6:	4603      	mov	r3, r0
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ee:	493a      	ldr	r1, [pc, #232]	; (80019d8 <ThirdCommand+0x1c8>)
 80018f0:	483a      	ldr	r0, [pc, #232]	; (80019dc <ThirdCommand+0x1cc>)
 80018f2:	f003 ff0f 	bl	8005714 <HAL_UART_Transmit>
    for(int i = 0; i < sizeof(Xstd)/sizeof(Xstd[0]); i++) {
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	3301      	adds	r3, #1
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	2b23      	cmp	r3, #35	; 0x23
 8001900:	d9cd      	bls.n	800189e <ThirdCommand+0x8e>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Fminmax[0]), 1000);
 8001902:	4b3b      	ldr	r3, [pc, #236]	; (80019f0 <ThirdCommand+0x1e0>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fe4e 	bl	80005a8 <__aeabi_f2d>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4934      	ldr	r1, [pc, #208]	; (80019e4 <ThirdCommand+0x1d4>)
 8001912:	4831      	ldr	r0, [pc, #196]	; (80019d8 <ThirdCommand+0x1c8>)
 8001914:	f00d ffac 	bl	800f870 <siprintf>
 8001918:	4603      	mov	r3, r0
 800191a:	b29a      	uxth	r2, r3
 800191c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001920:	492d      	ldr	r1, [pc, #180]	; (80019d8 <ThirdCommand+0x1c8>)
 8001922:	482e      	ldr	r0, [pc, #184]	; (80019dc <ThirdCommand+0x1cc>)
 8001924:	f003 fef6 	bl	8005714 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Fminmax[1]), 1000);
 8001928:	4b31      	ldr	r3, [pc, #196]	; (80019f0 <ThirdCommand+0x1e0>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fe3b 	bl	80005a8 <__aeabi_f2d>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	492b      	ldr	r1, [pc, #172]	; (80019e4 <ThirdCommand+0x1d4>)
 8001938:	4827      	ldr	r0, [pc, #156]	; (80019d8 <ThirdCommand+0x1c8>)
 800193a:	f00d ff99 	bl	800f870 <siprintf>
 800193e:	4603      	mov	r3, r0
 8001940:	b29a      	uxth	r2, r3
 8001942:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001946:	4924      	ldr	r1, [pc, #144]	; (80019d8 <ThirdCommand+0x1c8>)
 8001948:	4824      	ldr	r0, [pc, #144]	; (80019dc <ThirdCommand+0x1cc>)
 800194a:	f003 fee3 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);
 800194e:	4926      	ldr	r1, [pc, #152]	; (80019e8 <ThirdCommand+0x1d8>)
 8001950:	4821      	ldr	r0, [pc, #132]	; (80019d8 <ThirdCommand+0x1c8>)
 8001952:	f00d ff8d 	bl	800f870 <siprintf>
 8001956:	4603      	mov	r3, r0
 8001958:	b29a      	uxth	r2, r3
 800195a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800195e:	491e      	ldr	r1, [pc, #120]	; (80019d8 <ThirdCommand+0x1c8>)
 8001960:	481e      	ldr	r0, [pc, #120]	; (80019dc <ThirdCommand+0x1cc>)
 8001962:	f003 fed7 	bl	8005714 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Zminmax[0]), 1000);
 8001966:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <ThirdCommand+0x1e4>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fe1c 	bl	80005a8 <__aeabi_f2d>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	491b      	ldr	r1, [pc, #108]	; (80019e4 <ThirdCommand+0x1d4>)
 8001976:	4818      	ldr	r0, [pc, #96]	; (80019d8 <ThirdCommand+0x1c8>)
 8001978:	f00d ff7a 	bl	800f870 <siprintf>
 800197c:	4603      	mov	r3, r0
 800197e:	b29a      	uxth	r2, r3
 8001980:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001984:	4914      	ldr	r1, [pc, #80]	; (80019d8 <ThirdCommand+0x1c8>)
 8001986:	4815      	ldr	r0, [pc, #84]	; (80019dc <ThirdCommand+0x1cc>)
 8001988:	f003 fec4 	bl	8005714 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", Zminmax[1]), 1000);
 800198c:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <ThirdCommand+0x1e4>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fe09 	bl	80005a8 <__aeabi_f2d>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4912      	ldr	r1, [pc, #72]	; (80019e4 <ThirdCommand+0x1d4>)
 800199c:	480e      	ldr	r0, [pc, #56]	; (80019d8 <ThirdCommand+0x1c8>)
 800199e:	f00d ff67 	bl	800f870 <siprintf>
 80019a2:	4603      	mov	r3, r0
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019aa:	490b      	ldr	r1, [pc, #44]	; (80019d8 <ThirdCommand+0x1c8>)
 80019ac:	480b      	ldr	r0, [pc, #44]	; (80019dc <ThirdCommand+0x1cc>)
 80019ae:	f003 feb1 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 1000);
 80019b2:	490d      	ldr	r1, [pc, #52]	; (80019e8 <ThirdCommand+0x1d8>)
 80019b4:	4808      	ldr	r0, [pc, #32]	; (80019d8 <ThirdCommand+0x1c8>)
 80019b6:	f00d ff5b 	bl	800f870 <siprintf>
 80019ba:	4603      	mov	r3, r0
 80019bc:	b29a      	uxth	r2, r3
 80019be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019c2:	4905      	ldr	r1, [pc, #20]	; (80019d8 <ThirdCommand+0x1c8>)
 80019c4:	4805      	ldr	r0, [pc, #20]	; (80019dc <ThirdCommand+0x1cc>)
 80019c6:	f003 fea5 	bl	8005714 <HAL_UART_Transmit>
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	08012428 	.word	0x08012428
 80019d8:	200018dc 	.word	0x200018dc
 80019dc:	20001854 	.word	0x20001854
 80019e0:	20000020 	.word	0x20000020
 80019e4:	0801241c 	.word	0x0801241c
 80019e8:	08012418 	.word	0x08012418
 80019ec:	200000b0 	.word	0x200000b0
 80019f0:	20000140 	.word	0x20000140
 80019f4:	20000148 	.word	0x20000148

080019f8 <FourthCommand>:

void FourthCommand(){
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0

}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <FifthCommand>:
void FifthCommand(){
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0

}
 8001a0a:	bf00      	nop
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001a18:	f7ff fbdc 	bl	80011d4 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8001a1c:	f7ff fc00 	bl	8001220 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a20:	f000 fd65 	bl	80024ee <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a24:	f000 f82a 	bl	8001a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a28:	f000 f8c2 	bl	8001bb0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001a2c:	f000 facc 	bl	8001fc8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001a30:	f7ff fb22 	bl	8001078 <MX_I2C1_Init>
  MX_CRC_Init();
 8001a34:	f000 f89a 	bl	8001b6c <MX_CRC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001a38:	f000 f88c 	bl	8001b54 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  initializeAllSensors(tca_addr, vl53l0x_s, filters);
 8001a3c:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <main+0x54>)
 8001a3e:	490b      	ldr	r1, [pc, #44]	; (8001a6c <main+0x58>)
 8001a40:	480b      	ldr	r0, [pc, #44]	; (8001a70 <main+0x5c>)
 8001a42:	f000 fc35 	bl	80022b0 <initializeAllSensors>
  aiInit();
 8001a46:	f7ff fab5 	bl	8000fb4 <aiInit>
  startMsg();
 8001a4a:	f000 fb23 	bl	8002094 <startMsg>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(ReceiveUartMessage(&huart1, rxMsg, sizeof(rxMsg)) == HAL_OK)
 8001a4e:	2241      	movs	r2, #65	; 0x41
 8001a50:	4908      	ldr	r1, [pc, #32]	; (8001a74 <main+0x60>)
 8001a52:	4809      	ldr	r0, [pc, #36]	; (8001a78 <main+0x64>)
 8001a54:	f000 fae8 	bl	8002028 <ReceiveUartMessage>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f7      	bne.n	8001a4e <main+0x3a>
	  {
	      ProcessCommand(rxMsg);
 8001a5e:	4805      	ldr	r0, [pc, #20]	; (8001a74 <main+0x60>)
 8001a60:	f7ff fc22 	bl	80012a8 <ProcessCommand>
	  if(ReceiveUartMessage(&huart1, rxMsg, sizeof(rxMsg)) == HAL_OK)
 8001a64:	e7f3      	b.n	8001a4e <main+0x3a>
 8001a66:	bf00      	nop
 8001a68:	200051c8 	.word	0x200051c8
 8001a6c:	20001984 	.word	0x20001984
 8001a70:	20000018 	.word	0x20000018
 8001a74:	2000191c 	.word	0x2000191c
 8001a78:	20001854 	.word	0x20001854

08001a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b094      	sub	sp, #80	; 0x50
 8001a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a82:	f107 0320 	add.w	r3, r7, #32
 8001a86:	2230      	movs	r2, #48	; 0x30
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f00d f98e 	bl	800edac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a90:	f107 030c 	add.w	r3, r7, #12
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
 8001a9c:	60da      	str	r2, [r3, #12]
 8001a9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa0:	4b2a      	ldr	r3, [pc, #168]	; (8001b4c <SystemClock_Config+0xd0>)
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa4:	4a29      	ldr	r2, [pc, #164]	; (8001b4c <SystemClock_Config+0xd0>)
 8001aa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aaa:	6413      	str	r3, [r2, #64]	; 0x40
 8001aac:	4b27      	ldr	r3, [pc, #156]	; (8001b4c <SystemClock_Config+0xd0>)
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ab8:	4b25      	ldr	r3, [pc, #148]	; (8001b50 <SystemClock_Config+0xd4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a24      	ldr	r2, [pc, #144]	; (8001b50 <SystemClock_Config+0xd4>)
 8001abe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <SystemClock_Config+0xd4>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ad8:	2310      	movs	r3, #16
 8001ada:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001adc:	2302      	movs	r3, #2
 8001ade:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ae4:	2308      	movs	r3, #8
 8001ae6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001ae8:	23d8      	movs	r3, #216	; 0xd8
 8001aea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aec:	2302      	movs	r3, #2
 8001aee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001af0:	2302      	movs	r3, #2
 8001af2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af4:	f107 0320 	add.w	r3, r7, #32
 8001af8:	4618      	mov	r0, r3
 8001afa:	f002 fd03 	bl	8004504 <HAL_RCC_OscConfig>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001b04:	f000 f884 	bl	8001c10 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b08:	f002 fcac 	bl	8004464 <HAL_PWREx_EnableOverDrive>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b12:	f000 f87d 	bl	8001c10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b16:	230f      	movs	r3, #15
 8001b18:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b22:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b2e:	f107 030c 	add.w	r3, r7, #12
 8001b32:	2107      	movs	r1, #7
 8001b34:	4618      	mov	r0, r3
 8001b36:	f002 ff89 	bl	8004a4c <HAL_RCC_ClockConfig>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001b40:	f000 f866 	bl	8001c10 <Error_Handler>
  }
}
 8001b44:	bf00      	nop
 8001b46:	3750      	adds	r7, #80	; 0x50
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	40007000 	.word	0x40007000

08001b54 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	2025      	movs	r0, #37	; 0x25
 8001b5e:	f000 fe22 	bl	80027a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b62:	2025      	movs	r0, #37	; 0x25
 8001b64:	f000 fe3b 	bl	80027de <HAL_NVIC_EnableIRQ>
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001b70:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b72:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <MX_CRC_Init+0x40>)
 8001b74:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001b88:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001b94:	4804      	ldr	r0, [pc, #16]	; (8001ba8 <MX_CRC_Init+0x3c>)
 8001b96:	f000 fe3d 	bl	8002814 <HAL_CRC_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001ba0:	f000 f836 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	2000182c 	.word	0x2000182c
 8001bac:	40023000 	.word	0x40023000

08001bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bbc:	f043 0302 	orr.w	r3, r3, #2
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a0e      	ldr	r2, [pc, #56]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	4a08      	ldr	r2, [pc, #32]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <MX_GPIO_Init+0x5c>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]

}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800

08001c10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c14:	b672      	cpsid	i
}
 8001c16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Error\n\r"), 100);
 8001c18:	4905      	ldr	r1, [pc, #20]	; (8001c30 <Error_Handler+0x20>)
 8001c1a:	4806      	ldr	r0, [pc, #24]	; (8001c34 <Error_Handler+0x24>)
 8001c1c:	f00d fe28 	bl	800f870 <siprintf>
 8001c20:	4603      	mov	r3, r0
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	2364      	movs	r3, #100	; 0x64
 8001c26:	4903      	ldr	r1, [pc, #12]	; (8001c34 <Error_Handler+0x24>)
 8001c28:	4803      	ldr	r0, [pc, #12]	; (8001c38 <Error_Handler+0x28>)
 8001c2a:	f003 fd73 	bl	8005714 <HAL_UART_Transmit>
 8001c2e:	e7f3      	b.n	8001c18 <Error_Handler+0x8>
 8001c30:	0801243c 	.word	0x0801243c
 8001c34:	200018dc 	.word	0x200018dc
 8001c38:	20001854 	.word	0x20001854

08001c3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c42:	4b0f      	ldr	r3, [pc, #60]	; (8001c80 <HAL_MspInit+0x44>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	4a0e      	ldr	r2, [pc, #56]	; (8001c80 <HAL_MspInit+0x44>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4e:	4b0c      	ldr	r3, [pc, #48]	; (8001c80 <HAL_MspInit+0x44>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_MspInit+0x44>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5e:	4a08      	ldr	r2, [pc, #32]	; (8001c80 <HAL_MspInit+0x44>)
 8001c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c64:	6453      	str	r3, [r2, #68]	; 0x44
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_MspInit+0x44>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c6e:	603b      	str	r3, [r7, #0]
 8001c70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800

08001c84 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <HAL_CRC_MspInit+0x38>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d10b      	bne.n	8001cae <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001c96:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <HAL_CRC_MspInit+0x3c>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	4a09      	ldr	r2, [pc, #36]	; (8001cc0 <HAL_CRC_MspInit+0x3c>)
 8001c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca2:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <HAL_CRC_MspInit+0x3c>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	40023000 	.word	0x40023000
 8001cc0:	40023800 	.word	0x40023800

08001cc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b0aa      	sub	sp, #168	; 0xa8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cdc:	f107 0310 	add.w	r3, r7, #16
 8001ce0:	2284      	movs	r2, #132	; 0x84
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f00d f861 	bl	800edac <memset>
  if(hi2c->Instance==I2C1)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a2a      	ldr	r2, [pc, #168]	; (8001d98 <HAL_I2C_MspInit+0xd4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d14c      	bne.n	8001d8e <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cf4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cf8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cfe:	f107 0310 	add.w	r3, r7, #16
 8001d02:	4618      	mov	r0, r3
 8001d04:	f003 f8c8 	bl	8004e98 <HAL_RCCEx_PeriphCLKConfig>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001d0e:	f7ff ff7f 	bl	8001c10 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	4b22      	ldr	r3, [pc, #136]	; (8001d9c <HAL_I2C_MspInit+0xd8>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a21      	ldr	r2, [pc, #132]	; (8001d9c <HAL_I2C_MspInit+0xd8>)
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b1f      	ldr	r3, [pc, #124]	; (8001d9c <HAL_I2C_MspInit+0xd8>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d32:	2312      	movs	r3, #18
 8001d34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d44:	2304      	movs	r3, #4
 8001d46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4813      	ldr	r0, [pc, #76]	; (8001da0 <HAL_I2C_MspInit+0xdc>)
 8001d52:	f000 fee9 	bl	8002b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <HAL_I2C_MspInit+0xd8>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	4a10      	ldr	r2, [pc, #64]	; (8001d9c <HAL_I2C_MspInit+0xd8>)
 8001d5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d60:	6413      	str	r3, [r2, #64]	; 0x40
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <HAL_I2C_MspInit+0xd8>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2100      	movs	r1, #0
 8001d72:	201f      	movs	r0, #31
 8001d74:	f000 fd17 	bl	80027a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d78:	201f      	movs	r0, #31
 8001d7a:	f000 fd30 	bl	80027de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2100      	movs	r1, #0
 8001d82:	2020      	movs	r0, #32
 8001d84:	f000 fd0f 	bl	80027a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d88:	2020      	movs	r0, #32
 8001d8a:	f000 fd28 	bl	80027de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d8e:	bf00      	nop
 8001d90:	37a8      	adds	r7, #168	; 0xa8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40005400 	.word	0x40005400
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40020400 	.word	0x40020400

08001da4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b0ac      	sub	sp, #176	; 0xb0
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dbc:	f107 0318 	add.w	r3, r7, #24
 8001dc0:	2284      	movs	r2, #132	; 0x84
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f00c fff1 	bl	800edac <memset>
  if(huart->Instance==USART1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a32      	ldr	r2, [pc, #200]	; (8001e98 <HAL_UART_MspInit+0xf4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d15c      	bne.n	8001e8e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001dd4:	2340      	movs	r3, #64	; 0x40
 8001dd6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ddc:	f107 0318 	add.w	r3, r7, #24
 8001de0:	4618      	mov	r0, r3
 8001de2:	f003 f859 	bl	8004e98 <HAL_RCCEx_PeriphCLKConfig>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001dec:	f7ff ff10 	bl	8001c10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001df0:	4b2a      	ldr	r3, [pc, #168]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df4:	4a29      	ldr	r2, [pc, #164]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001df6:	f043 0310 	orr.w	r3, r3, #16
 8001dfa:	6453      	str	r3, [r2, #68]	; 0x44
 8001dfc:	4b27      	ldr	r3, [pc, #156]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e00:	f003 0310 	and.w	r3, r3, #16
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e08:	4b24      	ldr	r3, [pc, #144]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	4a23      	ldr	r2, [pc, #140]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001e0e:	f043 0302 	orr.w	r3, r3, #2
 8001e12:	6313      	str	r3, [r2, #48]	; 0x30
 8001e14:	4b21      	ldr	r3, [pc, #132]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e20:	4b1e      	ldr	r3, [pc, #120]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	4a1d      	ldr	r2, [pc, #116]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001e26:	f043 0301 	orr.w	r3, r3, #1
 8001e2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	; (8001e9c <HAL_UART_MspInit+0xf8>)
 8001e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e38:	2380      	movs	r3, #128	; 0x80
 8001e3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e50:	2307      	movs	r3, #7
 8001e52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e56:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4810      	ldr	r0, [pc, #64]	; (8001ea0 <HAL_UART_MspInit+0xfc>)
 8001e5e:	f000 fe63 	bl	8002b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e7c:	2307      	movs	r3, #7
 8001e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e86:	4619      	mov	r1, r3
 8001e88:	4806      	ldr	r0, [pc, #24]	; (8001ea4 <HAL_UART_MspInit+0x100>)
 8001e8a:	f000 fe4d 	bl	8002b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e8e:	bf00      	nop
 8001e90:	37b0      	adds	r7, #176	; 0xb0
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40011000 	.word	0x40011000
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020400 	.word	0x40020400
 8001ea4:	40020000 	.word	0x40020000

08001ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eac:	e7fe      	b.n	8001eac <NMI_Handler+0x4>

08001eae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb2:	e7fe      	b.n	8001eb2 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	e7fe      	b.n	8001eb8 <MemManage_Handler+0x4>

08001eba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ebe:	e7fe      	b.n	8001ebe <BusFault_Handler+0x4>

08001ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec4:	e7fe      	b.n	8001ec4 <UsageFault_Handler+0x4>

08001ec6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ef4:	f000 fb38 	bl	8002568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	bd80      	pop	{r7, pc}

08001efc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <I2C1_EV_IRQHandler+0x10>)
 8001f02:	f001 fa37 	bl	8003374 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200017d8 	.word	0x200017d8

08001f10 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <I2C1_ER_IRQHandler+0x10>)
 8001f16:	f001 fa47 	bl	80033a8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	200017d8 	.word	0x200017d8

08001f24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <USART1_IRQHandler+0x10>)
 8001f2a:	f003 fd3b 	bl	80059a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20001854 	.word	0x20001854

08001f38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f40:	4a14      	ldr	r2, [pc, #80]	; (8001f94 <_sbrk+0x5c>)
 8001f42:	4b15      	ldr	r3, [pc, #84]	; (8001f98 <_sbrk+0x60>)
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f4c:	4b13      	ldr	r3, [pc, #76]	; (8001f9c <_sbrk+0x64>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d102      	bne.n	8001f5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f54:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <_sbrk+0x64>)
 8001f56:	4a12      	ldr	r2, [pc, #72]	; (8001fa0 <_sbrk+0x68>)
 8001f58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f5a:	4b10      	ldr	r3, [pc, #64]	; (8001f9c <_sbrk+0x64>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d207      	bcs.n	8001f78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f68:	f00c fee0 	bl	800ed2c <__errno>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	220c      	movs	r2, #12
 8001f70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
 8001f76:	e009      	b.n	8001f8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f78:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f7e:	4b07      	ldr	r3, [pc, #28]	; (8001f9c <_sbrk+0x64>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4413      	add	r3, r2
 8001f86:	4a05      	ldr	r2, [pc, #20]	; (8001f9c <_sbrk+0x64>)
 8001f88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3718      	adds	r7, #24
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20050000 	.word	0x20050000
 8001f98:	00000800 	.word	0x00000800
 8001f9c:	20001850 	.word	0x20001850
 8001fa0:	20005570 	.word	0x20005570

08001fa4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <SystemInit+0x20>)
 8001faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fae:	4a05      	ldr	r2, [pc, #20]	; (8001fc4 <SystemInit+0x20>)
 8001fb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <MX_USART1_UART_Init>:
uint8_t txMsg[64];
uint8_t rxMsg[65];


void MX_USART1_UART_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fcc:	4b14      	ldr	r3, [pc, #80]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001fce:	4a15      	ldr	r2, [pc, #84]	; (8002024 <MX_USART1_UART_Init+0x5c>)
 8001fd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fd2:	4b13      	ldr	r3, [pc, #76]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001fd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fda:	4b11      	ldr	r3, [pc, #68]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fec:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ffe:	4b08      	ldr	r3, [pc, #32]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8002000:	2200      	movs	r2, #0
 8002002:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002004:	4b06      	ldr	r3, [pc, #24]	; (8002020 <MX_USART1_UART_Init+0x58>)
 8002006:	2200      	movs	r2, #0
 8002008:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	; (8002020 <MX_USART1_UART_Init+0x58>)
 800200c:	f003 fb34 	bl	8005678 <HAL_UART_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002016:	f7ff fdfb 	bl	8001c10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20001854 	.word	0x20001854
 8002024:	40011000 	.word	0x40011000

08002028 <ReceiveUartMessage>:


HAL_StatusTypeDef ReceiveUartMessage(UART_HandleTypeDef *huart, uint8_t *buffer, uint16_t size)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	4613      	mov	r3, r2
 8002034:	80fb      	strh	r3, [r7, #6]
    uint8_t receivedByte;
    uint16_t rxBufferIndex = 0;
 8002036:	2300      	movs	r3, #0
 8002038:	82fb      	strh	r3, [r7, #22]
    while(1)
    {
        if(HAL_UART_Receive(huart, &receivedByte, 1, 1000) == HAL_OK)
 800203a:	f107 0115 	add.w	r1, r7, #21
 800203e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002042:	2201      	movs	r2, #1
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	f003 fbe8 	bl	800581a <HAL_UART_Receive>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1f4      	bne.n	800203a <ReceiveUartMessage+0x12>
        {
            if(receivedByte == '\n') //   
 8002050:	7d7b      	ldrb	r3, [r7, #21]
 8002052:	2b0a      	cmp	r3, #10
 8002054:	d106      	bne.n	8002064 <ReceiveUartMessage+0x3c>
            {
                buffer[rxBufferIndex] = '\0'; //   
 8002056:	8afb      	ldrh	r3, [r7, #22]
 8002058:	68ba      	ldr	r2, [r7, #8]
 800205a:	4413      	add	r3, r2
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
                return HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	e012      	b.n	800208a <ReceiveUartMessage+0x62>
            }
            else
            {
                buffer[rxBufferIndex] = receivedByte; //  
 8002064:	8afb      	ldrh	r3, [r7, #22]
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	4413      	add	r3, r2
 800206a:	7d7a      	ldrb	r2, [r7, #21]
 800206c:	701a      	strb	r2, [r3, #0]
                rxBufferIndex++;
 800206e:	8afb      	ldrh	r3, [r7, #22]
 8002070:	3301      	adds	r3, #1
 8002072:	82fb      	strh	r3, [r7, #22]
                if(rxBufferIndex >= size) //   
 8002074:	8afa      	ldrh	r2, [r7, #22]
 8002076:	88fb      	ldrh	r3, [r7, #6]
 8002078:	429a      	cmp	r2, r3
 800207a:	d3de      	bcc.n	800203a <ReceiveUartMessage+0x12>
                {
                    buffer[rxBufferIndex - 1] = '\0'; //   
 800207c:	8afb      	ldrh	r3, [r7, #22]
 800207e:	3b01      	subs	r3, #1
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	4413      	add	r3, r2
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
                    return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
                }
            }
        }
    }
}
 800208a:	4618      	mov	r0, r3
 800208c:	3718      	adds	r7, #24
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
	...

08002094 <startMsg>:

void startMsg(){
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 8002098:	492c      	ldr	r1, [pc, #176]	; (800214c <startMsg+0xb8>)
 800209a:	482d      	ldr	r0, [pc, #180]	; (8002150 <startMsg+0xbc>)
 800209c:	f00d fbe8 	bl	800f870 <siprintf>
 80020a0:	4603      	mov	r3, r0
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	2364      	movs	r3, #100	; 0x64
 80020a6:	492a      	ldr	r1, [pc, #168]	; (8002150 <startMsg+0xbc>)
 80020a8:	482a      	ldr	r0, [pc, #168]	; (8002154 <startMsg+0xc0>)
 80020aa:	f003 fb33 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 80020ae:	4927      	ldr	r1, [pc, #156]	; (800214c <startMsg+0xb8>)
 80020b0:	4827      	ldr	r0, [pc, #156]	; (8002150 <startMsg+0xbc>)
 80020b2:	f00d fbdd 	bl	800f870 <siprintf>
 80020b6:	4603      	mov	r3, r0
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	2364      	movs	r3, #100	; 0x64
 80020bc:	4924      	ldr	r1, [pc, #144]	; (8002150 <startMsg+0xbc>)
 80020be:	4825      	ldr	r0, [pc, #148]	; (8002154 <startMsg+0xc0>)
 80020c0:	f003 fb28 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------- AI Inference for TACTS made by JaeHyeong----------\n"), 100);
 80020c4:	4924      	ldr	r1, [pc, #144]	; (8002158 <startMsg+0xc4>)
 80020c6:	4822      	ldr	r0, [pc, #136]	; (8002150 <startMsg+0xbc>)
 80020c8:	f00d fbd2 	bl	800f870 <siprintf>
 80020cc:	4603      	mov	r3, r0
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	2364      	movs	r3, #100	; 0x64
 80020d2:	491f      	ldr	r1, [pc, #124]	; (8002150 <startMsg+0xbc>)
 80020d4:	481f      	ldr	r0, [pc, #124]	; (8002154 <startMsg+0xc0>)
 80020d6:	f003 fb1d 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------------- 1 : TOF sensor array -----------------------\n"), 100);
 80020da:	4920      	ldr	r1, [pc, #128]	; (800215c <startMsg+0xc8>)
 80020dc:	481c      	ldr	r0, [pc, #112]	; (8002150 <startMsg+0xbc>)
 80020de:	f00d fbc7 	bl	800f870 <siprintf>
 80020e2:	4603      	mov	r3, r0
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	2364      	movs	r3, #100	; 0x64
 80020e8:	4919      	ldr	r1, [pc, #100]	; (8002150 <startMsg+0xbc>)
 80020ea:	481a      	ldr	r0, [pc, #104]	; (8002154 <startMsg+0xc0>)
 80020ec:	f003 fb12 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------------- 2 : TOF sensor array and AI output ---------\n"), 100);
 80020f0:	491b      	ldr	r1, [pc, #108]	; (8002160 <startMsg+0xcc>)
 80020f2:	4817      	ldr	r0, [pc, #92]	; (8002150 <startMsg+0xbc>)
 80020f4:	f00d fbbc 	bl	800f870 <siprintf>
 80020f8:	4603      	mov	r3, r0
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	2364      	movs	r3, #100	; 0x64
 80020fe:	4914      	ldr	r1, [pc, #80]	; (8002150 <startMsg+0xbc>)
 8002100:	4814      	ldr	r0, [pc, #80]	; (8002154 <startMsg+0xc0>)
 8002102:	f003 fb07 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----------------- 3 : TOF Avg Std Force Z --------------------\n"), 100);
 8002106:	4917      	ldr	r1, [pc, #92]	; (8002164 <startMsg+0xd0>)
 8002108:	4811      	ldr	r0, [pc, #68]	; (8002150 <startMsg+0xbc>)
 800210a:	f00d fbb1 	bl	800f870 <siprintf>
 800210e:	4603      	mov	r3, r0
 8002110:	b29a      	uxth	r2, r3
 8002112:	2364      	movs	r3, #100	; 0x64
 8002114:	490e      	ldr	r1, [pc, #56]	; (8002150 <startMsg+0xbc>)
 8002116:	480f      	ldr	r0, [pc, #60]	; (8002154 <startMsg+0xc0>)
 8002118:	f003 fafc 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 800211c:	490b      	ldr	r1, [pc, #44]	; (800214c <startMsg+0xb8>)
 800211e:	480c      	ldr	r0, [pc, #48]	; (8002150 <startMsg+0xbc>)
 8002120:	f00d fba6 	bl	800f870 <siprintf>
 8002124:	4603      	mov	r3, r0
 8002126:	b29a      	uxth	r2, r3
 8002128:	2364      	movs	r3, #100	; 0x64
 800212a:	4909      	ldr	r1, [pc, #36]	; (8002150 <startMsg+0xbc>)
 800212c:	4809      	ldr	r0, [pc, #36]	; (8002154 <startMsg+0xc0>)
 800212e:	f003 faf1 	bl	8005714 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 8002132:	4906      	ldr	r1, [pc, #24]	; (800214c <startMsg+0xb8>)
 8002134:	4806      	ldr	r0, [pc, #24]	; (8002150 <startMsg+0xbc>)
 8002136:	f00d fb9b 	bl	800f870 <siprintf>
 800213a:	4603      	mov	r3, r0
 800213c:	b29a      	uxth	r2, r3
 800213e:	2364      	movs	r3, #100	; 0x64
 8002140:	4903      	ldr	r1, [pc, #12]	; (8002150 <startMsg+0xbc>)
 8002142:	4804      	ldr	r0, [pc, #16]	; (8002154 <startMsg+0xc0>)
 8002144:	f003 fae6 	bl	8005714 <HAL_UART_Transmit>
}
 8002148:	bf00      	nop
 800214a:	bd80      	pop	{r7, pc}
 800214c:	08012444 	.word	0x08012444
 8002150:	200018dc 	.word	0x200018dc
 8002154:	20001854 	.word	0x20001854
 8002158:	08012484 	.word	0x08012484
 800215c:	080124c4 	.word	0x080124c4
 8002160:	08012504 	.word	0x08012504
 8002164:	08012544 	.word	0x08012544

08002168 <resetTcaDevicesExcept>:
	float Xstd[48] = {1.84552, 1.48231, 0.88235, 1.14766, 1.35136, 1.37877, 1.31405, 1.34979, 2.09637, 1.19606, 1.9971, 1.40785, 1.67254, 1.81214, 1.58725, 1.43326, 1.35542, 1.59694, 1.79312, 2.55519, 2.56928, 2.17124, 2.09336, 1.68093, 1.59378, 1.65623, 1.25722, 1.37048, 1.52434, 1.61955, 1.8085, 2.19229, 2.55473, 2.08254, 1.93683, 1.90604, 1.50199, 1.33379, 1.32529, 1.49702, 1.52882, 1.18115, 1.47583, 2.32719, 1.2934, 1.69155, 1.4315, 1.53544};
	float Fminmax[2]={ 15.92, 167.45 };
	float Zminmax[2]={ 0, 160 };
#endif

void resetTcaDevicesExcept(uint8_t active_device, const uint8_t *tca_addr) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af02      	add	r7, sp, #8
 800216e:	4603      	mov	r3, r0
 8002170:	6039      	str	r1, [r7, #0]
 8002172:	71fb      	strb	r3, [r7, #7]
    for (int j = 0; j < sizeof(tca_addr); ++j) {
 8002174:	2300      	movs	r3, #0
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	e015      	b.n	80021a6 <resetTcaDevicesExcept+0x3e>
        if (j != active_device) {
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	429a      	cmp	r2, r3
 8002180:	d00e      	beq.n	80021a0 <resetTcaDevicesExcept+0x38>
            HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_reset, 1, 1000);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	4413      	add	r3, r2
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	b29b      	uxth	r3, r3
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	b299      	uxth	r1, r3
 8002190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2301      	movs	r3, #1
 8002198:	4a07      	ldr	r2, [pc, #28]	; (80021b8 <resetTcaDevicesExcept+0x50>)
 800219a:	4808      	ldr	r0, [pc, #32]	; (80021bc <resetTcaDevicesExcept+0x54>)
 800219c:	f000 ff00 	bl	8002fa0 <HAL_I2C_Master_Transmit>
    for (int j = 0; j < sizeof(tca_addr); ++j) {
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3301      	adds	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d9e6      	bls.n	800217a <resetTcaDevicesExcept+0x12>
        }
    }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20005498 	.word	0x20005498
 80021bc:	200017d8 	.word	0x200017d8

080021c0 <setActiveTcaChannel>:

void setActiveTcaChannel(uint8_t active_device, uint8_t channel, const uint8_t *tca_addr) {
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	4603      	mov	r3, r0
 80021c8:	603a      	str	r2, [r7, #0]
 80021ca:	71fb      	strb	r3, [r7, #7]
 80021cc:	460b      	mov	r3, r1
 80021ce:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(&hi2c1, tca_addr[active_device] << 1, &tca_ch[channel], 1, 1000);
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	4413      	add	r3, r2
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	b29b      	uxth	r3, r3
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	b299      	uxth	r1, r3
 80021de:	79bb      	ldrb	r3, [r7, #6]
 80021e0:	4a06      	ldr	r2, [pc, #24]	; (80021fc <setActiveTcaChannel+0x3c>)
 80021e2:	441a      	add	r2, r3
 80021e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	2301      	movs	r3, #1
 80021ec:	4804      	ldr	r0, [pc, #16]	; (8002200 <setActiveTcaChannel+0x40>)
 80021ee:	f000 fed7 	bl	8002fa0 <HAL_I2C_Master_Transmit>
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000010 	.word	0x20000010
 8002200:	200017d8 	.word	0x200017d8

08002204 <initializeVl53l0x>:

void initializeVl53l0x(VL53L0X_Dev_t *Dev) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	Dev->I2cHandle = &hi2c1;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a23      	ldr	r2, [pc, #140]	; (800229c <initializeVl53l0x+0x98>)
 8002210:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	Dev->I2cDevAddr = VL53L0X_ADDR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2252      	movs	r2, #82	; 0x52
 8002218:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	VL53L0X_WaitDeviceBooted( Dev );
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f004 fe53 	bl	8006ec8 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f004 fb6a 	bl	80068fc <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f004 fccb 	bl	8006bc4 <VL53L0X_StaticInit>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 800222e:	2101      	movs	r1, #1
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f004 fee7 	bl	8007004 <VL53L0X_SetDeviceMode>
	VL53L0X_PerformRefCalibration( Dev, &VhvSettings, &PhaseCal);
 8002236:	4a1a      	ldr	r2, [pc, #104]	; (80022a0 <initializeVl53l0x+0x9c>)
 8002238:	491a      	ldr	r1, [pc, #104]	; (80022a4 <initializeVl53l0x+0xa0>)
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f005 fb64 	bl	8007908 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement( Dev, &refSpadCount, &isApertureSpads);
 8002240:	4a19      	ldr	r2, [pc, #100]	; (80022a8 <initializeVl53l0x+0xa4>)
 8002242:	491a      	ldr	r1, [pc, #104]	; (80022ac <initializeVl53l0x+0xa8>)
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f005 ffed 	bl	8008224 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 800224a:	2201      	movs	r2, #1
 800224c:	2100      	movs	r1, #0
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f005 f954 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002254:	2201      	movs	r2, #1
 8002256:	2101      	movs	r1, #1
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f005 f94f 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 800225e:	f641 1299 	movw	r2, #6553	; 0x1999
 8002262:	2101      	movs	r1, #1
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f005 f9f9 	bl	800765c <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 800226a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800226e:	2100      	movs	r1, #0
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f005 f9f3 	bl	800765c <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds( Dev, 33000);
 8002276:	f248 01e8 	movw	r1, #33000	; 0x80e8
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f004 ff20 	bl	80070c0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8002280:	2212      	movs	r2, #18
 8002282:	2100      	movs	r1, #0
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f004 ff41 	bl	800710c <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 800228a:	220e      	movs	r2, #14
 800228c:	2101      	movs	r1, #1
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f004 ff3c 	bl	800710c <VL53L0X_SetVcselPulsePeriod>
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200017d8 	.word	0x200017d8
 80022a0:	20001982 	.word	0x20001982
 80022a4:	20001981 	.word	0x20001981
 80022a8:	20001980 	.word	0x20001980
 80022ac:	2000197c 	.word	0x2000197c

080022b0 <initializeAllSensors>:

void initializeAllSensors(uint8_t *tca_addr, VL53L0X_Dev_t *vl53l0x_s, KalmanFilter *filters) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08a      	sub	sp, #40	; 0x28
 80022b4:	af02      	add	r7, sp, #8
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
    for (int j = 0; j < sizeof(tca_addr)/sizeof(tca_addr[0]); ++j) {
 80022bc:	2300      	movs	r3, #0
 80022be:	61fb      	str	r3, [r7, #28]
 80022c0:	e011      	b.n	80022e6 <initializeAllSensors+0x36>
        HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_reset, 1, 1000);
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	4413      	add	r3, r2
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	b299      	uxth	r1, r3
 80022d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	2301      	movs	r3, #1
 80022d8:	4a3f      	ldr	r2, [pc, #252]	; (80023d8 <initializeAllSensors+0x128>)
 80022da:	4840      	ldr	r0, [pc, #256]	; (80023dc <initializeAllSensors+0x12c>)
 80022dc:	f000 fe60 	bl	8002fa0 <HAL_I2C_Master_Transmit>
    for (int j = 0; j < sizeof(tca_addr)/sizeof(tca_addr[0]); ++j) {
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	3301      	adds	r3, #1
 80022e4:	61fb      	str	r3, [r7, #28]
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d9ea      	bls.n	80022c2 <initializeAllSensors+0x12>
    }

    for (int i = 0; i < NUM_SENSOR; i++) {
 80022ec:	2300      	movs	r3, #0
 80022ee:	61bb      	str	r3, [r7, #24]
 80022f0:	e069      	b.n	80023c6 <initializeAllSensors+0x116>
        uint8_t q = i / 12;
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	4a3a      	ldr	r2, [pc, #232]	; (80023e0 <initializeAllSensors+0x130>)
 80022f6:	fb82 1203 	smull	r1, r2, r2, r3
 80022fa:	1052      	asrs	r2, r2, #1
 80022fc:	17db      	asrs	r3, r3, #31
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	75fb      	strb	r3, [r7, #23]
        uint8_t r = i % 12;
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4b36      	ldr	r3, [pc, #216]	; (80023e0 <initializeAllSensors+0x130>)
 8002306:	fb83 1302 	smull	r1, r3, r3, r2
 800230a:	1059      	asrs	r1, r3, #1
 800230c:	17d3      	asrs	r3, r2, #31
 800230e:	1ac9      	subs	r1, r1, r3
 8002310:	460b      	mov	r3, r1
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	440b      	add	r3, r1
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	1ad1      	subs	r1, r2, r3
 800231a:	460b      	mov	r3, r1
 800231c:	75bb      	strb	r3, [r7, #22]
        uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 800231e:	7dfb      	ldrb	r3, [r7, #23]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	b2db      	uxtb	r3, r3
 8002324:	7dba      	ldrb	r2, [r7, #22]
 8002326:	2a07      	cmp	r2, #7
 8002328:	bf8c      	ite	hi
 800232a:	2201      	movhi	r2, #1
 800232c:	2200      	movls	r2, #0
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	4413      	add	r3, r2
 8002332:	757b      	strb	r3, [r7, #21]
        uint8_t channel = (r >= 8) ? r - 8 : r;
 8002334:	7dbb      	ldrb	r3, [r7, #22]
 8002336:	2b07      	cmp	r3, #7
 8002338:	d903      	bls.n	8002342 <initializeAllSensors+0x92>
 800233a:	7dbb      	ldrb	r3, [r7, #22]
 800233c:	3b08      	subs	r3, #8
 800233e:	b2db      	uxtb	r3, r3
 8002340:	e000      	b.n	8002344 <initializeAllSensors+0x94>
 8002342:	7dbb      	ldrb	r3, [r7, #22]
 8002344:	753b      	strb	r3, [r7, #20]

        resetTcaDevicesExcept(active_device, tca_addr);
 8002346:	7d7b      	ldrb	r3, [r7, #21]
 8002348:	68f9      	ldr	r1, [r7, #12]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff ff0c 	bl	8002168 <resetTcaDevicesExcept>
        setActiveTcaChannel(active_device, channel, tca_addr);
 8002350:	7d39      	ldrb	r1, [r7, #20]
 8002352:	7d7b      	ldrb	r3, [r7, #21]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff ff32 	bl	80021c0 <setActiveTcaChannel>

        initializeVl53l0x(&vl53l0x_s[i]);
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002362:	fb02 f303 	mul.w	r3, r2, r3
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	4413      	add	r3, r2
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff ff4a 	bl	8002204 <initializeVl53l0x>
        Kalman_Init(&filters[i], Q, R, P, 0);  // Q, R, P, 
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	4613      	mov	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	461a      	mov	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	4a18      	ldr	r2, [pc, #96]	; (80023e4 <initializeAllSensors+0x134>)
 8002382:	edd2 7a00 	vldr	s15, [r2]
 8002386:	4a18      	ldr	r2, [pc, #96]	; (80023e8 <initializeAllSensors+0x138>)
 8002388:	ed92 7a00 	vldr	s14, [r2]
 800238c:	4a17      	ldr	r2, [pc, #92]	; (80023ec <initializeAllSensors+0x13c>)
 800238e:	edd2 6a00 	vldr	s13, [r2]
 8002392:	eddf 1a17 	vldr	s3, [pc, #92]	; 80023f0 <initializeAllSensors+0x140>
 8002396:	eeb0 1a66 	vmov.f32	s2, s13
 800239a:	eef0 0a47 	vmov.f32	s1, s14
 800239e:	eeb0 0a67 	vmov.f32	s0, s15
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fea8 	bl	80010f8 <Kalman_Init>

        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d complete \n\r", i), 100);
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4912      	ldr	r1, [pc, #72]	; (80023f4 <initializeAllSensors+0x144>)
 80023ac:	4812      	ldr	r0, [pc, #72]	; (80023f8 <initializeAllSensors+0x148>)
 80023ae:	f00d fa5f 	bl	800f870 <siprintf>
 80023b2:	4603      	mov	r3, r0
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	2364      	movs	r3, #100	; 0x64
 80023b8:	490f      	ldr	r1, [pc, #60]	; (80023f8 <initializeAllSensors+0x148>)
 80023ba:	4810      	ldr	r0, [pc, #64]	; (80023fc <initializeAllSensors+0x14c>)
 80023bc:	f003 f9aa 	bl	8005714 <HAL_UART_Transmit>
    for (int i = 0; i < NUM_SENSOR; i++) {
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	3301      	adds	r3, #1
 80023c4:	61bb      	str	r3, [r7, #24]
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b23      	cmp	r3, #35	; 0x23
 80023ca:	dd92      	ble.n	80022f2 <initializeAllSensors+0x42>
    }
}
 80023cc:	bf00      	nop
 80023ce:	bf00      	nop
 80023d0:	3720      	adds	r7, #32
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20005498 	.word	0x20005498
 80023dc:	200017d8 	.word	0x200017d8
 80023e0:	2aaaaaab 	.word	0x2aaaaaab
 80023e4:	20000004 	.word	0x20000004
 80023e8:	20000008 	.word	0x20000008
 80023ec:	2000000c 	.word	0x2000000c
 80023f0:	00000000 	.word	0x00000000
 80023f4:	08012584 	.word	0x08012584
 80023f8:	200018dc 	.word	0x200018dc
 80023fc:	20001854 	.word	0x20001854

08002400 <excuteVl53l0x>:

void excuteVl53l0x(VL53L0X_Dev_t *Dev,int i) {
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
    VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 800240a:	491e      	ldr	r1, [pc, #120]	; (8002484 <excuteVl53l0x+0x84>)
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f005 ff1e 	bl	800824e <VL53L0X_PerformContinuousRangingMeasurement>
    if (RangingData.RangeStatus == 0) {
 8002412:	4b1c      	ldr	r3, [pc, #112]	; (8002484 <excuteVl53l0x+0x84>)
 8002414:	7e1b      	ldrb	r3, [r3, #24]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d124      	bne.n	8002464 <excuteVl53l0x+0x64>
        float filteredValue = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter);
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	4613      	mov	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4a18      	ldr	r2, [pc, #96]	; (8002488 <excuteVl53l0x+0x88>)
 8002426:	4413      	add	r3, r2
 8002428:	4a16      	ldr	r2, [pc, #88]	; (8002484 <excuteVl53l0x+0x84>)
 800242a:	8912      	ldrh	r2, [r2, #8]
 800242c:	ee07 2a90 	vmov	s15, r2
 8002430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002434:	eeb0 0a67 	vmov.f32	s0, s15
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe fe7b 	bl	8001134 <Kalman_Estimate>
 800243e:	ed87 0a03 	vstr	s0, [r7, #12]
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", filteredValue), 100);
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f7fe f8b0 	bl	80005a8 <__aeabi_f2d>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	490f      	ldr	r1, [pc, #60]	; (800248c <excuteVl53l0x+0x8c>)
 800244e:	4810      	ldr	r0, [pc, #64]	; (8002490 <excuteVl53l0x+0x90>)
 8002450:	f00d fa0e 	bl	800f870 <siprintf>
 8002454:	4603      	mov	r3, r0
 8002456:	b29a      	uxth	r2, r3
 8002458:	2364      	movs	r3, #100	; 0x64
 800245a:	490d      	ldr	r1, [pc, #52]	; (8002490 <excuteVl53l0x+0x90>)
 800245c:	480d      	ldr	r0, [pc, #52]	; (8002494 <excuteVl53l0x+0x94>)
 800245e:	f003 f959 	bl	8005714 <HAL_UART_Transmit>
    }else{
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "999 "), 100);
    }
}
 8002462:	e00a      	b.n	800247a <excuteVl53l0x+0x7a>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "999 "), 100);
 8002464:	490c      	ldr	r1, [pc, #48]	; (8002498 <excuteVl53l0x+0x98>)
 8002466:	480a      	ldr	r0, [pc, #40]	; (8002490 <excuteVl53l0x+0x90>)
 8002468:	f00d fa02 	bl	800f870 <siprintf>
 800246c:	4603      	mov	r3, r0
 800246e:	b29a      	uxth	r2, r3
 8002470:	2364      	movs	r3, #100	; 0x64
 8002472:	4907      	ldr	r1, [pc, #28]	; (8002490 <excuteVl53l0x+0x90>)
 8002474:	4807      	ldr	r0, [pc, #28]	; (8002494 <excuteVl53l0x+0x94>)
 8002476:	f003 f94d 	bl	8005714 <HAL_UART_Transmit>
}
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20001960 	.word	0x20001960
 8002488:	200051c8 	.word	0x200051c8
 800248c:	08012594 	.word	0x08012594
 8002490:	200018dc 	.word	0x200018dc
 8002494:	20001854 	.word	0x20001854
 8002498:	0801259c 	.word	0x0801259c

0800249c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800249c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024a0:	480d      	ldr	r0, [pc, #52]	; (80024d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024a2:	490e      	ldr	r1, [pc, #56]	; (80024dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024a4:	4a0e      	ldr	r2, [pc, #56]	; (80024e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024a8:	e002      	b.n	80024b0 <LoopCopyDataInit>

080024aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ae:	3304      	adds	r3, #4

080024b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024b4:	d3f9      	bcc.n	80024aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024b6:	4a0b      	ldr	r2, [pc, #44]	; (80024e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024b8:	4c0b      	ldr	r4, [pc, #44]	; (80024e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024bc:	e001      	b.n	80024c2 <LoopFillZerobss>

080024be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c0:	3204      	adds	r2, #4

080024c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024c4:	d3fb      	bcc.n	80024be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024c6:	f7ff fd6d 	bl	8001fa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ca:	f00c fc35 	bl	800ed38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ce:	f7ff faa1 	bl	8001a14 <main>
  bx  lr    
 80024d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024d4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80024d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024dc:	2000107c 	.word	0x2000107c
  ldr r2, =_sidata
 80024e0:	0802b054 	.word	0x0802b054
  ldr r2, =_sbss
 80024e4:	20001080 	.word	0x20001080
  ldr r4, =_ebss
 80024e8:	20005570 	.word	0x20005570

080024ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024ec:	e7fe      	b.n	80024ec <ADC_IRQHandler>

080024ee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f2:	2003      	movs	r0, #3
 80024f4:	f000 f94c 	bl	8002790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024f8:	200f      	movs	r0, #15
 80024fa:	f000 f805 	bl	8002508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024fe:	f7ff fb9d 	bl	8001c3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002510:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_InitTick+0x54>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b12      	ldr	r3, [pc, #72]	; (8002560 <HAL_InitTick+0x58>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	4619      	mov	r1, r3
 800251a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002522:	fbb2 f3f3 	udiv	r3, r2, r3
 8002526:	4618      	mov	r0, r3
 8002528:	f000 f967 	bl	80027fa <HAL_SYSTICK_Config>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e00e      	b.n	8002554 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b0f      	cmp	r3, #15
 800253a:	d80a      	bhi.n	8002552 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800253c:	2200      	movs	r2, #0
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	f04f 30ff 	mov.w	r0, #4294967295
 8002544:	f000 f92f 	bl	80027a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002548:	4a06      	ldr	r2, [pc, #24]	; (8002564 <HAL_InitTick+0x5c>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	e000      	b.n	8002554 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
}
 8002554:	4618      	mov	r0, r3
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20000000 	.word	0x20000000
 8002560:	20000154 	.word	0x20000154
 8002564:	20000150 	.word	0x20000150

08002568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <HAL_IncTick+0x20>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4b06      	ldr	r3, [pc, #24]	; (800258c <HAL_IncTick+0x24>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4413      	add	r3, r2
 8002578:	4a04      	ldr	r2, [pc, #16]	; (800258c <HAL_IncTick+0x24>)
 800257a:	6013      	str	r3, [r2, #0]
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	20000154 	.word	0x20000154
 800258c:	2000549c 	.word	0x2000549c

08002590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return uwTick;
 8002594:	4b03      	ldr	r3, [pc, #12]	; (80025a4 <HAL_GetTick+0x14>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	2000549c 	.word	0x2000549c

080025a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025b0:	f7ff ffee 	bl	8002590 <HAL_GetTick>
 80025b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c0:	d005      	beq.n	80025ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025c2:	4b0a      	ldr	r3, [pc, #40]	; (80025ec <HAL_Delay+0x44>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4413      	add	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ce:	bf00      	nop
 80025d0:	f7ff ffde 	bl	8002590 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d8f7      	bhi.n	80025d0 <HAL_Delay+0x28>
  {
  }
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000154 	.word	0x20000154

080025f0 <__NVIC_SetPriorityGrouping>:
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002600:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <__NVIC_SetPriorityGrouping+0x40>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800260c:	4013      	ands	r3, r2
 800260e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <__NVIC_SetPriorityGrouping+0x44>)
 800261a:	4313      	orrs	r3, r2
 800261c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800261e:	4a04      	ldr	r2, [pc, #16]	; (8002630 <__NVIC_SetPriorityGrouping+0x40>)
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	60d3      	str	r3, [r2, #12]
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000ed00 	.word	0xe000ed00
 8002634:	05fa0000 	.word	0x05fa0000

08002638 <__NVIC_GetPriorityGrouping>:
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800263c:	4b04      	ldr	r3, [pc, #16]	; (8002650 <__NVIC_GetPriorityGrouping+0x18>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	0a1b      	lsrs	r3, r3, #8
 8002642:	f003 0307 	and.w	r3, r3, #7
}
 8002646:	4618      	mov	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <__NVIC_EnableIRQ>:
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	2b00      	cmp	r3, #0
 8002664:	db0b      	blt.n	800267e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	f003 021f 	and.w	r2, r3, #31
 800266c:	4907      	ldr	r1, [pc, #28]	; (800268c <__NVIC_EnableIRQ+0x38>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	2001      	movs	r0, #1
 8002676:	fa00 f202 	lsl.w	r2, r0, r2
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000e100 	.word	0xe000e100

08002690 <__NVIC_SetPriority>:
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db0a      	blt.n	80026ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	490c      	ldr	r1, [pc, #48]	; (80026dc <__NVIC_SetPriority+0x4c>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	0112      	lsls	r2, r2, #4
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	440b      	add	r3, r1
 80026b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80026b8:	e00a      	b.n	80026d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4908      	ldr	r1, [pc, #32]	; (80026e0 <__NVIC_SetPriority+0x50>)
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	3b04      	subs	r3, #4
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	440b      	add	r3, r1
 80026ce:	761a      	strb	r2, [r3, #24]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000e100 	.word	0xe000e100
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <NVIC_EncodePriority>:
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	; 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	f1c3 0307 	rsb	r3, r3, #7
 80026fe:	2b04      	cmp	r3, #4
 8002700:	bf28      	it	cs
 8002702:	2304      	movcs	r3, #4
 8002704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3304      	adds	r3, #4
 800270a:	2b06      	cmp	r3, #6
 800270c:	d902      	bls.n	8002714 <NVIC_EncodePriority+0x30>
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3b03      	subs	r3, #3
 8002712:	e000      	b.n	8002716 <NVIC_EncodePriority+0x32>
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	f04f 32ff 	mov.w	r2, #4294967295
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43da      	mvns	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	401a      	ands	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800272c:	f04f 31ff 	mov.w	r1, #4294967295
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa01 f303 	lsl.w	r3, r1, r3
 8002736:	43d9      	mvns	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	4313      	orrs	r3, r2
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	; 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3b01      	subs	r3, #1
 8002758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800275c:	d301      	bcc.n	8002762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275e:	2301      	movs	r3, #1
 8002760:	e00f      	b.n	8002782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002762:	4a0a      	ldr	r2, [pc, #40]	; (800278c <SysTick_Config+0x40>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	3b01      	subs	r3, #1
 8002768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800276a:	210f      	movs	r1, #15
 800276c:	f04f 30ff 	mov.w	r0, #4294967295
 8002770:	f7ff ff8e 	bl	8002690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002774:	4b05      	ldr	r3, [pc, #20]	; (800278c <SysTick_Config+0x40>)
 8002776:	2200      	movs	r2, #0
 8002778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800277a:	4b04      	ldr	r3, [pc, #16]	; (800278c <SysTick_Config+0x40>)
 800277c:	2207      	movs	r2, #7
 800277e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	e000e010 	.word	0xe000e010

08002790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff ff29 	bl	80025f0 <__NVIC_SetPriorityGrouping>
}
 800279e:	bf00      	nop
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b086      	sub	sp, #24
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	4603      	mov	r3, r0
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
 80027b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027b4:	2300      	movs	r3, #0
 80027b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b8:	f7ff ff3e 	bl	8002638 <__NVIC_GetPriorityGrouping>
 80027bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	6978      	ldr	r0, [r7, #20]
 80027c4:	f7ff ff8e 	bl	80026e4 <NVIC_EncodePriority>
 80027c8:	4602      	mov	r2, r0
 80027ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ce:	4611      	mov	r1, r2
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff5d 	bl	8002690 <__NVIC_SetPriority>
}
 80027d6:	bf00      	nop
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	4603      	mov	r3, r0
 80027e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff31 	bl	8002654 <__NVIC_EnableIRQ>
}
 80027f2:	bf00      	nop
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b082      	sub	sp, #8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff ffa2 	bl	800274c <SysTick_Config>
 8002808:	4603      	mov	r3, r0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e054      	b.n	80028d0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	7f5b      	ldrb	r3, [r3, #29]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	d105      	bne.n	800283c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7ff fa24 	bl	8001c84 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	791b      	ldrb	r3, [r3, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10c      	bne.n	8002864 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a22      	ldr	r2, [pc, #136]	; (80028d8 <HAL_CRC_Init+0xc4>)
 8002850:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0218 	bic.w	r2, r2, #24
 8002860:	609a      	str	r2, [r3, #8]
 8002862:	e00c      	b.n	800287e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6899      	ldr	r1, [r3, #8]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	461a      	mov	r2, r3
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f834 	bl	80028dc <HAL_CRCEx_Polynomial_Set>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e028      	b.n	80028d0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	795b      	ldrb	r3, [r3, #5]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d105      	bne.n	8002892 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f04f 32ff 	mov.w	r2, #4294967295
 800288e:	611a      	str	r2, [r3, #16]
 8002890:	e004      	b.n	800289c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6912      	ldr	r2, [r2, #16]
 800289a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695a      	ldr	r2, [r3, #20]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699a      	ldr	r2, [r3, #24]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	04c11db7 	.word	0x04c11db7

080028dc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028e8:	2300      	movs	r3, #0
 80028ea:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80028ec:	231f      	movs	r3, #31
 80028ee:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80028f0:	bf00      	nop
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1e5a      	subs	r2, r3, #1
 80028f6:	613a      	str	r2, [r7, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d009      	beq.n	8002910 <HAL_CRCEx_Polynomial_Set+0x34>
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	f003 031f 	and.w	r3, r3, #31
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	fa22 f303 	lsr.w	r3, r2, r3
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0f0      	beq.n	80028f2 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b18      	cmp	r3, #24
 8002914:	d846      	bhi.n	80029a4 <HAL_CRCEx_Polynomial_Set+0xc8>
 8002916:	a201      	add	r2, pc, #4	; (adr r2, 800291c <HAL_CRCEx_Polynomial_Set+0x40>)
 8002918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291c:	080029ab 	.word	0x080029ab
 8002920:	080029a5 	.word	0x080029a5
 8002924:	080029a5 	.word	0x080029a5
 8002928:	080029a5 	.word	0x080029a5
 800292c:	080029a5 	.word	0x080029a5
 8002930:	080029a5 	.word	0x080029a5
 8002934:	080029a5 	.word	0x080029a5
 8002938:	080029a5 	.word	0x080029a5
 800293c:	08002999 	.word	0x08002999
 8002940:	080029a5 	.word	0x080029a5
 8002944:	080029a5 	.word	0x080029a5
 8002948:	080029a5 	.word	0x080029a5
 800294c:	080029a5 	.word	0x080029a5
 8002950:	080029a5 	.word	0x080029a5
 8002954:	080029a5 	.word	0x080029a5
 8002958:	080029a5 	.word	0x080029a5
 800295c:	0800298d 	.word	0x0800298d
 8002960:	080029a5 	.word	0x080029a5
 8002964:	080029a5 	.word	0x080029a5
 8002968:	080029a5 	.word	0x080029a5
 800296c:	080029a5 	.word	0x080029a5
 8002970:	080029a5 	.word	0x080029a5
 8002974:	080029a5 	.word	0x080029a5
 8002978:	080029a5 	.word	0x080029a5
 800297c:	08002981 	.word	0x08002981
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	2b06      	cmp	r3, #6
 8002984:	d913      	bls.n	80029ae <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800298a:	e010      	b.n	80029ae <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	2b07      	cmp	r3, #7
 8002990:	d90f      	bls.n	80029b2 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002996:	e00c      	b.n	80029b2 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b0f      	cmp	r3, #15
 800299c:	d90b      	bls.n	80029b6 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80029a2:	e008      	b.n	80029b6 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	75fb      	strb	r3, [r7, #23]
      break;
 80029a8:	e006      	b.n	80029b8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80029aa:	bf00      	nop
 80029ac:	e004      	b.n	80029b8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80029ae:	bf00      	nop
 80029b0:	e002      	b.n	80029b8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80029b2:	bf00      	nop
 80029b4:	e000      	b.n	80029b8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80029b6:	bf00      	nop
  }
  if (status == HAL_OK)
 80029b8:	7dfb      	ldrb	r3, [r7, #23]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10d      	bne.n	80029da <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f023 0118 	bic.w	r1, r3, #24
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80029da:	7dfb      	ldrb	r3, [r7, #23]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	371c      	adds	r7, #28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029f6:	f7ff fdcb 	bl	8002590 <HAL_GetTick>
 80029fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d008      	beq.n	8002a1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e052      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0216 	bic.w	r2, r2, #22
 8002a28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d103      	bne.n	8002a4a <HAL_DMA_Abort+0x62>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0208 	bic.w	r2, r2, #8
 8002a58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6a:	e013      	b.n	8002a94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a6c:	f7ff fd90 	bl	8002590 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b05      	cmp	r3, #5
 8002a78:	d90c      	bls.n	8002a94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2203      	movs	r2, #3
 8002a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e015      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1e4      	bne.n	8002a6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	223f      	movs	r2, #63	; 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d004      	beq.n	8002ae6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2280      	movs	r2, #128	; 0x80
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e00c      	b.n	8002b00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2205      	movs	r2, #5
 8002aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0201 	bic.w	r2, r2, #1
 8002afc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b1a:	b2db      	uxtb	r3, r3
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b089      	sub	sp, #36	; 0x24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	61fb      	str	r3, [r7, #28]
 8002b46:	e175      	b.n	8002e34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002b48:	2201      	movs	r2, #1
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	f040 8164 	bne.w	8002e2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d005      	beq.n	8002b7e <HAL_GPIO_Init+0x56>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d130      	bne.n	8002be0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2203      	movs	r2, #3
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 0201 	and.w	r2, r3, #1
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d017      	beq.n	8002c1c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4013      	ands	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d123      	bne.n	8002c70 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	08da      	lsrs	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3208      	adds	r2, #8
 8002c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	220f      	movs	r2, #15
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	08da      	lsrs	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3208      	adds	r2, #8
 8002c6a:	69b9      	ldr	r1, [r7, #24]
 8002c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80be 	beq.w	8002e2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	4b66      	ldr	r3, [pc, #408]	; (8002e4c <HAL_GPIO_Init+0x324>)
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb6:	4a65      	ldr	r2, [pc, #404]	; (8002e4c <HAL_GPIO_Init+0x324>)
 8002cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cbe:	4b63      	ldr	r3, [pc, #396]	; (8002e4c <HAL_GPIO_Init+0x324>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002cca:	4a61      	ldr	r2, [pc, #388]	; (8002e50 <HAL_GPIO_Init+0x328>)
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	089b      	lsrs	r3, r3, #2
 8002cd0:	3302      	adds	r3, #2
 8002cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f003 0303 	and.w	r3, r3, #3
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	220f      	movs	r2, #15
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4013      	ands	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a58      	ldr	r2, [pc, #352]	; (8002e54 <HAL_GPIO_Init+0x32c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d037      	beq.n	8002d66 <HAL_GPIO_Init+0x23e>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a57      	ldr	r2, [pc, #348]	; (8002e58 <HAL_GPIO_Init+0x330>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d031      	beq.n	8002d62 <HAL_GPIO_Init+0x23a>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a56      	ldr	r2, [pc, #344]	; (8002e5c <HAL_GPIO_Init+0x334>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d02b      	beq.n	8002d5e <HAL_GPIO_Init+0x236>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a55      	ldr	r2, [pc, #340]	; (8002e60 <HAL_GPIO_Init+0x338>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d025      	beq.n	8002d5a <HAL_GPIO_Init+0x232>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a54      	ldr	r2, [pc, #336]	; (8002e64 <HAL_GPIO_Init+0x33c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d01f      	beq.n	8002d56 <HAL_GPIO_Init+0x22e>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a53      	ldr	r2, [pc, #332]	; (8002e68 <HAL_GPIO_Init+0x340>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d019      	beq.n	8002d52 <HAL_GPIO_Init+0x22a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a52      	ldr	r2, [pc, #328]	; (8002e6c <HAL_GPIO_Init+0x344>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d013      	beq.n	8002d4e <HAL_GPIO_Init+0x226>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a51      	ldr	r2, [pc, #324]	; (8002e70 <HAL_GPIO_Init+0x348>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00d      	beq.n	8002d4a <HAL_GPIO_Init+0x222>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a50      	ldr	r2, [pc, #320]	; (8002e74 <HAL_GPIO_Init+0x34c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d007      	beq.n	8002d46 <HAL_GPIO_Init+0x21e>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a4f      	ldr	r2, [pc, #316]	; (8002e78 <HAL_GPIO_Init+0x350>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <HAL_GPIO_Init+0x21a>
 8002d3e:	2309      	movs	r3, #9
 8002d40:	e012      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d42:	230a      	movs	r3, #10
 8002d44:	e010      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d46:	2308      	movs	r3, #8
 8002d48:	e00e      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d4a:	2307      	movs	r3, #7
 8002d4c:	e00c      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d4e:	2306      	movs	r3, #6
 8002d50:	e00a      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d52:	2305      	movs	r3, #5
 8002d54:	e008      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d56:	2304      	movs	r3, #4
 8002d58:	e006      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e004      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d5e:	2302      	movs	r3, #2
 8002d60:	e002      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d62:	2301      	movs	r3, #1
 8002d64:	e000      	b.n	8002d68 <HAL_GPIO_Init+0x240>
 8002d66:	2300      	movs	r3, #0
 8002d68:	69fa      	ldr	r2, [r7, #28]
 8002d6a:	f002 0203 	and.w	r2, r2, #3
 8002d6e:	0092      	lsls	r2, r2, #2
 8002d70:	4093      	lsls	r3, r2
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d78:	4935      	ldr	r1, [pc, #212]	; (8002e50 <HAL_GPIO_Init+0x328>)
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	089b      	lsrs	r3, r3, #2
 8002d7e:	3302      	adds	r3, #2
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d86:	4b3d      	ldr	r3, [pc, #244]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4013      	ands	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002daa:	4a34      	ldr	r2, [pc, #208]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002db0:	4b32      	ldr	r3, [pc, #200]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	43db      	mvns	r3, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dd4:	4a29      	ldr	r2, [pc, #164]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dda:	4b28      	ldr	r3, [pc, #160]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	43db      	mvns	r3, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4013      	ands	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002dfe:	4a1f      	ldr	r2, [pc, #124]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e04:	4b1d      	ldr	r3, [pc, #116]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	4013      	ands	r3, r2
 8002e12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e28:	4a14      	ldr	r2, [pc, #80]	; (8002e7c <HAL_GPIO_Init+0x354>)
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	3301      	adds	r3, #1
 8002e32:	61fb      	str	r3, [r7, #28]
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	2b0f      	cmp	r3, #15
 8002e38:	f67f ae86 	bls.w	8002b48 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	3724      	adds	r7, #36	; 0x24
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40013800 	.word	0x40013800
 8002e54:	40020000 	.word	0x40020000
 8002e58:	40020400 	.word	0x40020400
 8002e5c:	40020800 	.word	0x40020800
 8002e60:	40020c00 	.word	0x40020c00
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40021400 	.word	0x40021400
 8002e6c:	40021800 	.word	0x40021800
 8002e70:	40021c00 	.word	0x40021c00
 8002e74:	40022000 	.word	0x40022000
 8002e78:	40022400 	.word	0x40022400
 8002e7c:	40013c00 	.word	0x40013c00

08002e80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e07f      	b.n	8002f92 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d106      	bne.n	8002eac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7fe ff0c 	bl	8001cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2224      	movs	r2, #36	; 0x24
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0201 	bic.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ed0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ee0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d107      	bne.n	8002efa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	e006      	b.n	8002f08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d104      	bne.n	8002f1a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f18:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4b1d      	ldr	r3, [pc, #116]	; (8002f9c <HAL_I2C_Init+0x11c>)
 8002f26:	430b      	orrs	r3, r1
 8002f28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691a      	ldr	r2, [r3, #16]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	699b      	ldr	r3, [r3, #24]
 8002f4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69d9      	ldr	r1, [r3, #28]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a1a      	ldr	r2, [r3, #32]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0201 	orr.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	02008000 	.word	0x02008000

08002fa0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af02      	add	r7, sp, #8
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	461a      	mov	r2, r3
 8002fac:	460b      	mov	r3, r1
 8002fae:	817b      	strh	r3, [r7, #10]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	f040 80da 	bne.w	8003176 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_I2C_Master_Transmit+0x30>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e0d3      	b.n	8003178 <HAL_I2C_Master_Transmit+0x1d8>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002fd8:	f7ff fada 	bl	8002590 <HAL_GetTick>
 8002fdc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	2319      	movs	r3, #25
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 fefb 	bl	8003de6 <I2C_WaitOnFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e0be      	b.n	8003178 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2221      	movs	r2, #33	; 0x21
 8002ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2210      	movs	r2, #16
 8003006:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	893a      	ldrh	r2, [r7, #8]
 800301a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003026:	b29b      	uxth	r3, r3
 8003028:	2bff      	cmp	r3, #255	; 0xff
 800302a:	d90e      	bls.n	800304a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	22ff      	movs	r2, #255	; 0xff
 8003030:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003036:	b2da      	uxtb	r2, r3
 8003038:	8979      	ldrh	r1, [r7, #10]
 800303a:	4b51      	ldr	r3, [pc, #324]	; (8003180 <HAL_I2C_Master_Transmit+0x1e0>)
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f001 f8e6 	bl	8004214 <I2C_TransferConfig>
 8003048:	e06c      	b.n	8003124 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	b2da      	uxtb	r2, r3
 800305a:	8979      	ldrh	r1, [r7, #10]
 800305c:	4b48      	ldr	r3, [pc, #288]	; (8003180 <HAL_I2C_Master_Transmit+0x1e0>)
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f001 f8d5 	bl	8004214 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800306a:	e05b      	b.n	8003124 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	6a39      	ldr	r1, [r7, #32]
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f000 fef8 	bl	8003e66 <I2C_WaitOnTXISFlagUntilTimeout>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e07b      	b.n	8003178 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	781a      	ldrb	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800309a:	b29b      	uxth	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d034      	beq.n	8003124 <HAL_I2C_Master_Transmit+0x184>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d130      	bne.n	8003124 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	2200      	movs	r2, #0
 80030ca:	2180      	movs	r1, #128	; 0x80
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fe8a 	bl	8003de6 <I2C_WaitOnFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e04d      	b.n	8003178 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	2bff      	cmp	r3, #255	; 0xff
 80030e4:	d90e      	bls.n	8003104 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	22ff      	movs	r2, #255	; 0xff
 80030ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	8979      	ldrh	r1, [r7, #10]
 80030f4:	2300      	movs	r3, #0
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f001 f889 	bl	8004214 <I2C_TransferConfig>
 8003102:	e00f      	b.n	8003124 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003108:	b29a      	uxth	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003112:	b2da      	uxtb	r2, r3
 8003114:	8979      	ldrh	r1, [r7, #10]
 8003116:	2300      	movs	r3, #0
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800311e:	68f8      	ldr	r0, [r7, #12]
 8003120:	f001 f878 	bl	8004214 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003128:	b29b      	uxth	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d19e      	bne.n	800306c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	6a39      	ldr	r1, [r7, #32]
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f000 fed7 	bl	8003ee6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e01a      	b.n	8003178 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2220      	movs	r2, #32
 8003148:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6859      	ldr	r1, [r3, #4]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <HAL_I2C_Master_Transmit+0x1e4>)
 8003156:	400b      	ands	r3, r1
 8003158:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2220      	movs	r2, #32
 800315e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e000      	b.n	8003178 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003176:	2302      	movs	r3, #2
  }
}
 8003178:	4618      	mov	r0, r3
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	80002000 	.word	0x80002000
 8003184:	fe00e800 	.word	0xfe00e800

08003188 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b088      	sub	sp, #32
 800318c:	af02      	add	r7, sp, #8
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	461a      	mov	r2, r3
 8003194:	460b      	mov	r3, r1
 8003196:	817b      	strh	r3, [r7, #10]
 8003198:	4613      	mov	r3, r2
 800319a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b20      	cmp	r3, #32
 80031a6:	f040 80db 	bne.w	8003360 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d101      	bne.n	80031b8 <HAL_I2C_Master_Receive+0x30>
 80031b4:	2302      	movs	r3, #2
 80031b6:	e0d4      	b.n	8003362 <HAL_I2C_Master_Receive+0x1da>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031c0:	f7ff f9e6 	bl	8002590 <HAL_GetTick>
 80031c4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	2319      	movs	r3, #25
 80031cc:	2201      	movs	r2, #1
 80031ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 fe07 	bl	8003de6 <I2C_WaitOnFlagUntilTimeout>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e0bf      	b.n	8003362 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2222      	movs	r2, #34	; 0x22
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2210      	movs	r2, #16
 80031ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	893a      	ldrh	r2, [r7, #8]
 8003202:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320e:	b29b      	uxth	r3, r3
 8003210:	2bff      	cmp	r3, #255	; 0xff
 8003212:	d90e      	bls.n	8003232 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	22ff      	movs	r2, #255	; 0xff
 8003218:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321e:	b2da      	uxtb	r2, r3
 8003220:	8979      	ldrh	r1, [r7, #10]
 8003222:	4b52      	ldr	r3, [pc, #328]	; (800336c <HAL_I2C_Master_Receive+0x1e4>)
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fff2 	bl	8004214 <I2C_TransferConfig>
 8003230:	e06d      	b.n	800330e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003236:	b29a      	uxth	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003240:	b2da      	uxtb	r2, r3
 8003242:	8979      	ldrh	r1, [r7, #10]
 8003244:	4b49      	ldr	r3, [pc, #292]	; (800336c <HAL_I2C_Master_Receive+0x1e4>)
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800324c:	68f8      	ldr	r0, [r7, #12]
 800324e:	f000 ffe1 	bl	8004214 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003252:	e05c      	b.n	800330e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	6a39      	ldr	r1, [r7, #32]
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f000 fe81 	bl	8003f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e07c      	b.n	8003362 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327a:	1c5a      	adds	r2, r3, #1
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003284:	3b01      	subs	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d034      	beq.n	800330e <HAL_I2C_Master_Receive+0x186>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d130      	bne.n	800330e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	2200      	movs	r2, #0
 80032b4:	2180      	movs	r1, #128	; 0x80
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 fd95 	bl	8003de6 <I2C_WaitOnFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e04d      	b.n	8003362 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2bff      	cmp	r3, #255	; 0xff
 80032ce:	d90e      	bls.n	80032ee <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	22ff      	movs	r2, #255	; 0xff
 80032d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	8979      	ldrh	r1, [r7, #10]
 80032de:	2300      	movs	r3, #0
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f000 ff94 	bl	8004214 <I2C_TransferConfig>
 80032ec:	e00f      	b.n	800330e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	8979      	ldrh	r1, [r7, #10]
 8003300:	2300      	movs	r3, #0
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f000 ff83 	bl	8004214 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d19d      	bne.n	8003254 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	6a39      	ldr	r1, [r7, #32]
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 fde2 	bl	8003ee6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e01a      	b.n	8003362 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2220      	movs	r2, #32
 8003332:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6859      	ldr	r1, [r3, #4]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <HAL_I2C_Master_Receive+0x1e8>)
 8003340:	400b      	ands	r3, r1
 8003342:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	e000      	b.n	8003362 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003360:	2302      	movs	r3, #2
  }
}
 8003362:	4618      	mov	r0, r3
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	80002400 	.word	0x80002400
 8003370:	fe00e800 	.word	0xfe00e800

08003374 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003398:	68ba      	ldr	r2, [r7, #8]
 800339a:	68f9      	ldr	r1, [r7, #12]
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	4798      	blx	r3
  }
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	0a1b      	lsrs	r3, r3, #8
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d010      	beq.n	80033ee <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	09db      	lsrs	r3, r3, #7
 80033d0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00a      	beq.n	80033ee <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033dc:	f043 0201 	orr.w	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033ec:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	0a9b      	lsrs	r3, r3, #10
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d010      	beq.n	800341c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	09db      	lsrs	r3, r3, #7
 80033fe:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00a      	beq.n	800341c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	f043 0208 	orr.w	r2, r3, #8
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800341a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	0a5b      	lsrs	r3, r3, #9
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d010      	beq.n	800344a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	09db      	lsrs	r3, r3, #7
 800342c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003438:	f043 0202 	orr.w	r2, r3, #2
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003448:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f003 030b 	and.w	r3, r3, #11
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800345a:	68f9      	ldr	r1, [r7, #12]
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 fb89 	bl	8003b74 <I2C_ITError>
  }
}
 8003462:	bf00      	nop
 8003464:	3718      	adds	r7, #24
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800346a:	b480      	push	{r7}
 800346c:	b083      	sub	sp, #12
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	460b      	mov	r3, r1
 800349c:	70fb      	strb	r3, [r7, #3]
 800349e:	4613      	mov	r3, r2
 80034a0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b083      	sub	sp, #12
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b086      	sub	sp, #24
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003506:	2b01      	cmp	r3, #1
 8003508:	d101      	bne.n	800350e <I2C_Slave_ISR_IT+0x24>
 800350a:	2302      	movs	r3, #2
 800350c:	e0ec      	b.n	80036e8 <I2C_Slave_ISR_IT+0x1fe>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	095b      	lsrs	r3, r3, #5
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b00      	cmp	r3, #0
 8003520:	d009      	beq.n	8003536 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	095b      	lsrs	r3, r3, #5
 8003526:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800352e:	6939      	ldr	r1, [r7, #16]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f9bf 	bl	80038b4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	091b      	lsrs	r3, r3, #4
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d04d      	beq.n	80035de <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	091b      	lsrs	r3, r3, #4
 8003546:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800354a:	2b00      	cmp	r3, #0
 800354c:	d047      	beq.n	80035de <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003552:	b29b      	uxth	r3, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	d128      	bne.n	80035aa <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b28      	cmp	r3, #40	; 0x28
 8003562:	d108      	bne.n	8003576 <I2C_Slave_ISR_IT+0x8c>
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800356a:	d104      	bne.n	8003576 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800356c:	6939      	ldr	r1, [r7, #16]
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 faaa 	bl	8003ac8 <I2C_ITListenCplt>
 8003574:	e032      	b.n	80035dc <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b29      	cmp	r3, #41	; 0x29
 8003580:	d10e      	bne.n	80035a0 <I2C_Slave_ISR_IT+0xb6>
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003588:	d00a      	beq.n	80035a0 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2210      	movs	r2, #16
 8003590:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 fbe5 	bl	8003d62 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f92d 	bl	80037f8 <I2C_ITSlaveSeqCplt>
 800359e:	e01d      	b.n	80035dc <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2210      	movs	r2, #16
 80035a6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80035a8:	e096      	b.n	80036d8 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2210      	movs	r2, #16
 80035b0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b6:	f043 0204 	orr.w	r2, r3, #4
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d004      	beq.n	80035ce <I2C_Slave_ISR_IT+0xe4>
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035ca:	f040 8085 	bne.w	80036d8 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d2:	4619      	mov	r1, r3
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 facd 	bl	8003b74 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80035da:	e07d      	b.n	80036d8 <I2C_Slave_ISR_IT+0x1ee>
 80035dc:	e07c      	b.n	80036d8 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	089b      	lsrs	r3, r3, #2
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d030      	beq.n	800364c <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	089b      	lsrs	r3, r3, #2
 80035ee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d02a      	beq.n	800364c <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d018      	beq.n	8003632 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003628:	b29b      	uxth	r3, r3
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d14f      	bne.n	80036dc <I2C_Slave_ISR_IT+0x1f2>
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003642:	d04b      	beq.n	80036dc <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 f8d7 	bl	80037f8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800364a:	e047      	b.n	80036dc <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	08db      	lsrs	r3, r3, #3
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00a      	beq.n	800366e <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	08db      	lsrs	r3, r3, #3
 800365c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003664:	6939      	ldr	r1, [r7, #16]
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f842 	bl	80036f0 <I2C_ITAddrCplt>
 800366c:	e037      	b.n	80036de <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	085b      	lsrs	r3, r3, #1
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d031      	beq.n	80036de <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	085b      	lsrs	r3, r3, #1
 800367e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003682:	2b00      	cmp	r3, #0
 8003684:	d02b      	beq.n	80036de <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800368a:	b29b      	uxth	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d018      	beq.n	80036c2 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	781a      	ldrb	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b8:	3b01      	subs	r3, #1
 80036ba:	b29a      	uxth	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	851a      	strh	r2, [r3, #40]	; 0x28
 80036c0:	e00d      	b.n	80036de <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036c8:	d002      	beq.n	80036d0 <I2C_Slave_ISR_IT+0x1e6>
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d106      	bne.n	80036de <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f891 	bl	80037f8 <I2C_ITSlaveSeqCplt>
 80036d6:	e002      	b.n	80036de <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80036d8:	bf00      	nop
 80036da:	e000      	b.n	80036de <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80036dc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003700:	b2db      	uxtb	r3, r3
 8003702:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003706:	2b28      	cmp	r3, #40	; 0x28
 8003708:	d16a      	bne.n	80037e0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	0c1b      	lsrs	r3, r3, #16
 8003712:	b2db      	uxtb	r3, r3
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	0c1b      	lsrs	r3, r3, #16
 8003722:	b29b      	uxth	r3, r3
 8003724:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003728:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	b29b      	uxth	r3, r3
 8003732:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003736:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	b29b      	uxth	r3, r3
 8003740:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003744:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d138      	bne.n	80037c0 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800374e:	897b      	ldrh	r3, [r7, #10]
 8003750:	09db      	lsrs	r3, r3, #7
 8003752:	b29a      	uxth	r2, r3
 8003754:	89bb      	ldrh	r3, [r7, #12]
 8003756:	4053      	eors	r3, r2
 8003758:	b29b      	uxth	r3, r3
 800375a:	f003 0306 	and.w	r3, r3, #6
 800375e:	2b00      	cmp	r3, #0
 8003760:	d11c      	bne.n	800379c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003762:	897b      	ldrh	r3, [r7, #10]
 8003764:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003774:	2b02      	cmp	r3, #2
 8003776:	d13b      	bne.n	80037f0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2208      	movs	r2, #8
 8003784:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800378e:	89ba      	ldrh	r2, [r7, #12]
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	4619      	mov	r1, r3
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7ff fe7c 	bl	8003492 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800379a:	e029      	b.n	80037f0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800379c:	893b      	ldrh	r3, [r7, #8]
 800379e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80037a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 fd67 	bl	8004278 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80037b2:	89ba      	ldrh	r2, [r7, #12]
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	4619      	mov	r1, r3
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff fe6a 	bl	8003492 <HAL_I2C_AddrCallback>
}
 80037be:	e017      	b.n	80037f0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80037c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 fd57 	bl	8004278 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80037d2:	89ba      	ldrh	r2, [r7, #12]
 80037d4:	7bfb      	ldrb	r3, [r7, #15]
 80037d6:	4619      	mov	r1, r3
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f7ff fe5a 	bl	8003492 <HAL_I2C_AddrCallback>
}
 80037de:	e007      	b.n	80037f0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2208      	movs	r2, #8
 80037e6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80037f0:	bf00      	nop
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	0b9b      	lsrs	r3, r3, #14
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d008      	beq.n	800382e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	e00d      	b.n	800384a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	0bdb      	lsrs	r3, r3, #15
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	2b00      	cmp	r3, #0
 8003838:	d007      	beq.n	800384a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003848:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b29      	cmp	r3, #41	; 0x29
 8003854:	d112      	bne.n	800387c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2228      	movs	r2, #40	; 0x28
 800385a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2221      	movs	r2, #33	; 0x21
 8003862:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003864:	2101      	movs	r1, #1
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 fd06 	bl	8004278 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff fdf8 	bl	800346a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800387a:	e017      	b.n	80038ac <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b2a      	cmp	r3, #42	; 0x2a
 8003886:	d111      	bne.n	80038ac <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2228      	movs	r2, #40	; 0x28
 800388c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2222      	movs	r2, #34	; 0x22
 8003894:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003896:	2102      	movs	r1, #2
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 fced 	bl	8004278 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff fde9 	bl	800347e <HAL_I2C_SlaveRxCpltCallback>
}
 80038ac:	bf00      	nop
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038d0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2220      	movs	r2, #32
 80038d8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80038da:	7bfb      	ldrb	r3, [r7, #15]
 80038dc:	2b21      	cmp	r3, #33	; 0x21
 80038de:	d002      	beq.n	80038e6 <I2C_ITSlaveCplt+0x32>
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
 80038e2:	2b29      	cmp	r3, #41	; 0x29
 80038e4:	d108      	bne.n	80038f8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80038e6:	f248 0101 	movw	r1, #32769	; 0x8001
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 fcc4 	bl	8004278 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2221      	movs	r2, #33	; 0x21
 80038f4:	631a      	str	r2, [r3, #48]	; 0x30
 80038f6:	e00d      	b.n	8003914 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	2b22      	cmp	r3, #34	; 0x22
 80038fc:	d002      	beq.n	8003904 <I2C_ITSlaveCplt+0x50>
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
 8003900:	2b2a      	cmp	r3, #42	; 0x2a
 8003902:	d107      	bne.n	8003914 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003904:	f248 0102 	movw	r1, #32770	; 0x8002
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f000 fcb5 	bl	8004278 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2222      	movs	r2, #34	; 0x22
 8003912:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003922:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	4b64      	ldr	r3, [pc, #400]	; (8003ac0 <I2C_ITSlaveCplt+0x20c>)
 8003930:	400b      	ands	r3, r1
 8003932:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 fa14 	bl	8003d62 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	0b9b      	lsrs	r3, r3, #14
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d013      	beq.n	800396e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003954:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395a:	2b00      	cmp	r3, #0
 800395c:	d020      	beq.n	80039a0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	b29a      	uxth	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800396c:	e018      	b.n	80039a0 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	0bdb      	lsrs	r3, r3, #15
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d012      	beq.n	80039a0 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003988:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398e:	2b00      	cmp	r3, #0
 8003990:	d006      	beq.n	80039a0 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	b29a      	uxth	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d020      	beq.n	80039ee <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	f023 0304 	bic.w	r3, r3, #4
 80039b2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039be:	b2d2      	uxtb	r2, r2
 80039c0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c6:	1c5a      	adds	r2, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00c      	beq.n	80039ee <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fc:	f043 0204 	orr.w	r2, r3, #4
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d010      	beq.n	8003a3c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1e:	4619      	mov	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f8a7 	bl	8003b74 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b28      	cmp	r3, #40	; 0x28
 8003a30:	d141      	bne.n	8003ab6 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003a32:	6979      	ldr	r1, [r7, #20]
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 f847 	bl	8003ac8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a3a:	e03c      	b.n	8003ab6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a44:	d014      	beq.n	8003a70 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff fed6 	bl	80037f8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a1d      	ldr	r2, [pc, #116]	; (8003ac4 <I2C_ITSlaveCplt+0x210>)
 8003a50:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2220      	movs	r2, #32
 8003a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7ff fd20 	bl	80034ae <HAL_I2C_ListenCpltCallback>
}
 8003a6e:	e022      	b.n	8003ab6 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b22      	cmp	r3, #34	; 0x22
 8003a7a:	d10e      	bne.n	8003a9a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2220      	movs	r2, #32
 8003a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff fcf3 	bl	800347e <HAL_I2C_SlaveRxCpltCallback>
}
 8003a98:	e00d      	b.n	8003ab6 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7ff fcda 	bl	800346a <HAL_I2C_SlaveTxCpltCallback>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	fe00e800 	.word	0xfe00e800
 8003ac4:	ffff0000 	.word	0xffff0000

08003ac8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a26      	ldr	r2, [pc, #152]	; (8003b70 <I2C_ITListenCplt+0xa8>)
 8003ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	089b      	lsrs	r3, r3, #2
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d022      	beq.n	8003b46 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	1c5a      	adds	r2, r3, #1
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d012      	beq.n	8003b46 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b24:	3b01      	subs	r3, #1
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3e:	f043 0204 	orr.w	r2, r3, #4
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003b46:	f248 0103 	movw	r1, #32771	; 0x8003
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fb94 	bl	8004278 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2210      	movs	r2, #16
 8003b56:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7ff fca4 	bl	80034ae <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	ffff0000 	.word	0xffff0000

08003b74 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a5d      	ldr	r2, [pc, #372]	; (8003d08 <I2C_ITError+0x194>)
 8003b92:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	2b28      	cmp	r3, #40	; 0x28
 8003baa:	d005      	beq.n	8003bb8 <I2C_ITError+0x44>
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
 8003bae:	2b29      	cmp	r3, #41	; 0x29
 8003bb0:	d002      	beq.n	8003bb8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
 8003bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8003bb6:	d10b      	bne.n	8003bd0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003bb8:	2103      	movs	r1, #3
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 fb5c 	bl	8004278 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2228      	movs	r2, #40	; 0x28
 8003bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a50      	ldr	r2, [pc, #320]	; (8003d0c <I2C_ITError+0x198>)
 8003bcc:	635a      	str	r2, [r3, #52]	; 0x34
 8003bce:	e011      	b.n	8003bf4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003bd0:	f248 0103 	movw	r1, #32771	; 0x8003
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 fb4f 	bl	8004278 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b60      	cmp	r3, #96	; 0x60
 8003be4:	d003      	beq.n	8003bee <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2220      	movs	r2, #32
 8003bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d039      	beq.n	8003c76 <I2C_ITError+0x102>
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b11      	cmp	r3, #17
 8003c06:	d002      	beq.n	8003c0e <I2C_ITError+0x9a>
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b21      	cmp	r3, #33	; 0x21
 8003c0c:	d133      	bne.n	8003c76 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c1c:	d107      	bne.n	8003c2e <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c2c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fe ff6a 	bl	8002b0c <HAL_DMA_GetState>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d017      	beq.n	8003c6e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c42:	4a33      	ldr	r2, [pc, #204]	; (8003d10 <I2C_ITError+0x19c>)
 8003c44:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fe ff38 	bl	8002ac8 <HAL_DMA_Abort_IT>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d04d      	beq.n	8003cfa <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c68:	4610      	mov	r0, r2
 8003c6a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c6c:	e045      	b.n	8003cfa <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f850 	bl	8003d14 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c74:	e041      	b.n	8003cfa <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d039      	beq.n	8003cf2 <I2C_ITError+0x17e>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2b12      	cmp	r3, #18
 8003c82:	d002      	beq.n	8003c8a <I2C_ITError+0x116>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b22      	cmp	r3, #34	; 0x22
 8003c88:	d133      	bne.n	8003cf2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c98:	d107      	bne.n	8003caa <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ca8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe ff2c 	bl	8002b0c <HAL_DMA_GetState>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d017      	beq.n	8003cea <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cbe:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <I2C_ITError+0x19c>)
 8003cc0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fe fefa 	bl	8002ac8 <HAL_DMA_Abort_IT>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d011      	beq.n	8003cfe <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003ce4:	4610      	mov	r0, r2
 8003ce6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ce8:	e009      	b.n	8003cfe <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 f812 	bl	8003d14 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003cf0:	e005      	b.n	8003cfe <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 f80e 	bl	8003d14 <I2C_TreatErrorCallback>
  }
}
 8003cf8:	e002      	b.n	8003d00 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003cfa:	bf00      	nop
 8003cfc:	e000      	b.n	8003d00 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003cfe:	bf00      	nop
}
 8003d00:	bf00      	nop
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	ffff0000 	.word	0xffff0000
 8003d0c:	080034eb 	.word	0x080034eb
 8003d10:	08003dab 	.word	0x08003dab

08003d14 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b60      	cmp	r3, #96	; 0x60
 8003d26:	d10e      	bne.n	8003d46 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff fbc9 	bl	80034d6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003d44:	e009      	b.n	8003d5a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fbb4 	bl	80034c2 <HAL_I2C_ErrorCallback>
}
 8003d5a:	bf00      	nop
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d62:	b480      	push	{r7}
 8003d64:	b083      	sub	sp, #12
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d103      	bne.n	8003d80 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d007      	beq.n	8003d9e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699a      	ldr	r2, [r3, #24]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	619a      	str	r2, [r3, #24]
  }
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr

08003daa <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b084      	sub	sp, #16
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d003      	beq.n	8003dd8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f7ff ff9b 	bl	8003d14 <I2C_TreatErrorCallback>
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b084      	sub	sp, #16
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	60f8      	str	r0, [r7, #12]
 8003dee:	60b9      	str	r1, [r7, #8]
 8003df0:	603b      	str	r3, [r7, #0]
 8003df2:	4613      	mov	r3, r2
 8003df4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003df6:	e022      	b.n	8003e3e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfe:	d01e      	beq.n	8003e3e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e00:	f7fe fbc6 	bl	8002590 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d302      	bcc.n	8003e16 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d113      	bne.n	8003e3e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1a:	f043 0220 	orr.w	r2, r3, #32
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e00f      	b.n	8003e5e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	699a      	ldr	r2, [r3, #24]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4013      	ands	r3, r2
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	bf0c      	ite	eq
 8003e4e:	2301      	moveq	r3, #1
 8003e50:	2300      	movne	r3, #0
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	461a      	mov	r2, r3
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d0cd      	beq.n	8003df8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b084      	sub	sp, #16
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e72:	e02c      	b.n	8003ece <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	68b9      	ldr	r1, [r7, #8]
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 f8eb 	bl	8004054 <I2C_IsErrorOccurred>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e02a      	b.n	8003ede <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8e:	d01e      	beq.n	8003ece <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e90:	f7fe fb7e 	bl	8002590 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d302      	bcc.n	8003ea6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d113      	bne.n	8003ece <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eaa:	f043 0220 	orr.w	r2, r3, #32
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e007      	b.n	8003ede <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d1cb      	bne.n	8003e74 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b084      	sub	sp, #16
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ef2:	e028      	b.n	8003f46 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	68b9      	ldr	r1, [r7, #8]
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f000 f8ab 	bl	8004054 <I2C_IsErrorOccurred>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d001      	beq.n	8003f08 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e026      	b.n	8003f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f08:	f7fe fb42 	bl	8002590 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d302      	bcc.n	8003f1e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d113      	bne.n	8003f46 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	f043 0220 	orr.w	r2, r3, #32
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e007      	b.n	8003f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	f003 0320 	and.w	r3, r3, #32
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	d1cf      	bne.n	8003ef4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f6c:	e064      	b.n	8004038 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	68b9      	ldr	r1, [r7, #8]
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 f86e 	bl	8004054 <I2C_IsErrorOccurred>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e062      	b.n	8004048 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	f003 0320 	and.w	r3, r3, #32
 8003f8c:	2b20      	cmp	r3, #32
 8003f8e:	d138      	bne.n	8004002 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f003 0304 	and.w	r3, r3, #4
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d105      	bne.n	8003faa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	e04e      	b.n	8004048 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	2b10      	cmp	r3, #16
 8003fb6:	d107      	bne.n	8003fc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2210      	movs	r2, #16
 8003fbe:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2204      	movs	r2, #4
 8003fc4:	645a      	str	r2, [r3, #68]	; 0x44
 8003fc6:	e002      	b.n	8003fce <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	6859      	ldr	r1, [r3, #4]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	4b1b      	ldr	r3, [pc, #108]	; (8004050 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003fe2:	400b      	ands	r3, r1
 8003fe4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e022      	b.n	8004048 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004002:	f7fe fac5 	bl	8002590 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	68ba      	ldr	r2, [r7, #8]
 800400e:	429a      	cmp	r2, r3
 8004010:	d302      	bcc.n	8004018 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10f      	bne.n	8004038 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401c:	f043 0220 	orr.w	r2, r3, #32
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e007      	b.n	8004048 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	f003 0304 	and.w	r3, r3, #4
 8004042:	2b04      	cmp	r3, #4
 8004044:	d193      	bne.n	8003f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	fe00e800 	.word	0xfe00e800

08004054 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b08a      	sub	sp, #40	; 0x28
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004060:	2300      	movs	r3, #0
 8004062:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800406e:	2300      	movs	r3, #0
 8004070:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	f003 0310 	and.w	r3, r3, #16
 800407c:	2b00      	cmp	r3, #0
 800407e:	d068      	beq.n	8004152 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2210      	movs	r2, #16
 8004086:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004088:	e049      	b.n	800411e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004090:	d045      	beq.n	800411e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004092:	f7fe fa7d 	bl	8002590 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	68ba      	ldr	r2, [r7, #8]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d302      	bcc.n	80040a8 <I2C_IsErrorOccurred+0x54>
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d13a      	bne.n	800411e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040ca:	d121      	bne.n	8004110 <I2C_IsErrorOccurred+0xbc>
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040d2:	d01d      	beq.n	8004110 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80040d4:	7cfb      	ldrb	r3, [r7, #19]
 80040d6:	2b20      	cmp	r3, #32
 80040d8:	d01a      	beq.n	8004110 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040e8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80040ea:	f7fe fa51 	bl	8002590 <HAL_GetTick>
 80040ee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040f0:	e00e      	b.n	8004110 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80040f2:	f7fe fa4d 	bl	8002590 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b19      	cmp	r3, #25
 80040fe:	d907      	bls.n	8004110 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	f043 0320 	orr.w	r3, r3, #32
 8004106:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800410e:	e006      	b.n	800411e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	f003 0320 	and.w	r3, r3, #32
 800411a:	2b20      	cmp	r3, #32
 800411c:	d1e9      	bne.n	80040f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b20      	cmp	r3, #32
 800412a:	d003      	beq.n	8004134 <I2C_IsErrorOccurred+0xe0>
 800412c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004130:	2b00      	cmp	r3, #0
 8004132:	d0aa      	beq.n	800408a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004138:	2b00      	cmp	r3, #0
 800413a:	d103      	bne.n	8004144 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2220      	movs	r2, #32
 8004142:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	f043 0304 	orr.w	r3, r3, #4
 800414a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00b      	beq.n	800417c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	f043 0301 	orr.w	r3, r3, #1
 800416a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004174:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00b      	beq.n	800419e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	f043 0308 	orr.w	r3, r3, #8
 800418c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004196:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00b      	beq.n	80041c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	f043 0302 	orr.w	r3, r3, #2
 80041ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80041c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d01c      	beq.n	8004202 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f7ff fdca 	bl	8003d62 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6859      	ldr	r1, [r3, #4]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	4b0d      	ldr	r3, [pc, #52]	; (8004210 <I2C_IsErrorOccurred+0x1bc>)
 80041da:	400b      	ands	r3, r1
 80041dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041e2:	6a3b      	ldr	r3, [r7, #32]
 80041e4:	431a      	orrs	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2220      	movs	r2, #32
 80041ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004202:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004206:	4618      	mov	r0, r3
 8004208:	3728      	adds	r7, #40	; 0x28
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	fe00e800 	.word	0xfe00e800

08004214 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	607b      	str	r3, [r7, #4]
 800421e:	460b      	mov	r3, r1
 8004220:	817b      	strh	r3, [r7, #10]
 8004222:	4613      	mov	r3, r2
 8004224:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004226:	897b      	ldrh	r3, [r7, #10]
 8004228:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800422c:	7a7b      	ldrb	r3, [r7, #9]
 800422e:	041b      	lsls	r3, r3, #16
 8004230:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004234:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	4313      	orrs	r3, r2
 800423e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004242:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	0d5b      	lsrs	r3, r3, #21
 800424e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004252:	4b08      	ldr	r3, [pc, #32]	; (8004274 <I2C_TransferConfig+0x60>)
 8004254:	430b      	orrs	r3, r1
 8004256:	43db      	mvns	r3, r3
 8004258:	ea02 0103 	and.w	r1, r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	430a      	orrs	r2, r1
 8004264:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	03ff63ff 	.word	0x03ff63ff

08004278 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004284:	2300      	movs	r3, #0
 8004286:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004288:	887b      	ldrh	r3, [r7, #2]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00f      	beq.n	80042b2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004298:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80042a6:	2b28      	cmp	r3, #40	; 0x28
 80042a8:	d003      	beq.n	80042b2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80042b0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80042b2:	887b      	ldrh	r3, [r7, #2]
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00f      	beq.n	80042dc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80042c2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80042d0:	2b28      	cmp	r3, #40	; 0x28
 80042d2:	d003      	beq.n	80042dc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80042da:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80042dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	da03      	bge.n	80042ec <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80042ea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80042ec:	887b      	ldrh	r3, [r7, #2]
 80042ee:	2b10      	cmp	r3, #16
 80042f0:	d103      	bne.n	80042fa <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80042f8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80042fa:	887b      	ldrh	r3, [r7, #2]
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d103      	bne.n	8004308 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f043 0320 	orr.w	r3, r3, #32
 8004306:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004308:	887b      	ldrh	r3, [r7, #2]
 800430a:	2b40      	cmp	r3, #64	; 0x40
 800430c:	d103      	bne.n	8004316 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004314:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6819      	ldr	r1, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	43da      	mvns	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	400a      	ands	r2, r1
 8004326:	601a      	str	r2, [r3, #0]
}
 8004328:	bf00      	nop
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b20      	cmp	r3, #32
 8004348:	d138      	bne.n	80043bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004350:	2b01      	cmp	r3, #1
 8004352:	d101      	bne.n	8004358 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004354:	2302      	movs	r3, #2
 8004356:	e032      	b.n	80043be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2224      	movs	r2, #36	; 0x24
 8004364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 0201 	bic.w	r2, r2, #1
 8004376:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004386:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6819      	ldr	r1, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	e000      	b.n	80043be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043bc:	2302      	movs	r3, #2
  }
}
 80043be:	4618      	mov	r0, r3
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b085      	sub	sp, #20
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
 80043d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b20      	cmp	r3, #32
 80043de:	d139      	bne.n	8004454 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043ea:	2302      	movs	r3, #2
 80043ec:	e033      	b.n	8004456 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2224      	movs	r2, #36	; 0x24
 80043fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800441c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	021b      	lsls	r3, r3, #8
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	4313      	orrs	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 0201 	orr.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004450:	2300      	movs	r3, #0
 8004452:	e000      	b.n	8004456 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004454:	2302      	movs	r3, #2
  }
}
 8004456:	4618      	mov	r0, r3
 8004458:	3714      	adds	r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
	...

08004464 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800446e:	4b23      	ldr	r3, [pc, #140]	; (80044fc <HAL_PWREx_EnableOverDrive+0x98>)
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	4a22      	ldr	r2, [pc, #136]	; (80044fc <HAL_PWREx_EnableOverDrive+0x98>)
 8004474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004478:	6413      	str	r3, [r2, #64]	; 0x40
 800447a:	4b20      	ldr	r3, [pc, #128]	; (80044fc <HAL_PWREx_EnableOverDrive+0x98>)
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004486:	4b1e      	ldr	r3, [pc, #120]	; (8004500 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1d      	ldr	r2, [pc, #116]	; (8004500 <HAL_PWREx_EnableOverDrive+0x9c>)
 800448c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004490:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004492:	f7fe f87d 	bl	8002590 <HAL_GetTick>
 8004496:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004498:	e009      	b.n	80044ae <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800449a:	f7fe f879 	bl	8002590 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044a8:	d901      	bls.n	80044ae <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e022      	b.n	80044f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044ae:	4b14      	ldr	r3, [pc, #80]	; (8004500 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044ba:	d1ee      	bne.n	800449a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80044bc:	4b10      	ldr	r3, [pc, #64]	; (8004500 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a0f      	ldr	r2, [pc, #60]	; (8004500 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044c8:	f7fe f862 	bl	8002590 <HAL_GetTick>
 80044cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044ce:	e009      	b.n	80044e4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044d0:	f7fe f85e 	bl	8002590 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044de:	d901      	bls.n	80044e4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e007      	b.n	80044f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044e4:	4b06      	ldr	r3, [pc, #24]	; (8004500 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80044f0:	d1ee      	bne.n	80044d0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3708      	adds	r7, #8
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	40007000 	.word	0x40007000

08004504 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800450c:	2300      	movs	r3, #0
 800450e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d101      	bne.n	800451a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e291      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	f000 8087 	beq.w	8004636 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004528:	4b96      	ldr	r3, [pc, #600]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 030c 	and.w	r3, r3, #12
 8004530:	2b04      	cmp	r3, #4
 8004532:	d00c      	beq.n	800454e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004534:	4b93      	ldr	r3, [pc, #588]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f003 030c 	and.w	r3, r3, #12
 800453c:	2b08      	cmp	r3, #8
 800453e:	d112      	bne.n	8004566 <HAL_RCC_OscConfig+0x62>
 8004540:	4b90      	ldr	r3, [pc, #576]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004548:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800454c:	d10b      	bne.n	8004566 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454e:	4b8d      	ldr	r3, [pc, #564]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d06c      	beq.n	8004634 <HAL_RCC_OscConfig+0x130>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d168      	bne.n	8004634 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e26b      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456e:	d106      	bne.n	800457e <HAL_RCC_OscConfig+0x7a>
 8004570:	4b84      	ldr	r3, [pc, #528]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a83      	ldr	r2, [pc, #524]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004576:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	e02e      	b.n	80045dc <HAL_RCC_OscConfig+0xd8>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10c      	bne.n	80045a0 <HAL_RCC_OscConfig+0x9c>
 8004586:	4b7f      	ldr	r3, [pc, #508]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a7e      	ldr	r2, [pc, #504]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800458c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004590:	6013      	str	r3, [r2, #0]
 8004592:	4b7c      	ldr	r3, [pc, #496]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a7b      	ldr	r2, [pc, #492]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004598:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800459c:	6013      	str	r3, [r2, #0]
 800459e:	e01d      	b.n	80045dc <HAL_RCC_OscConfig+0xd8>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045a8:	d10c      	bne.n	80045c4 <HAL_RCC_OscConfig+0xc0>
 80045aa:	4b76      	ldr	r3, [pc, #472]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a75      	ldr	r2, [pc, #468]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	4b73      	ldr	r3, [pc, #460]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a72      	ldr	r2, [pc, #456]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	e00b      	b.n	80045dc <HAL_RCC_OscConfig+0xd8>
 80045c4:	4b6f      	ldr	r3, [pc, #444]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a6e      	ldr	r2, [pc, #440]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	4b6c      	ldr	r3, [pc, #432]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a6b      	ldr	r2, [pc, #428]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80045d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d013      	beq.n	800460c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e4:	f7fd ffd4 	bl	8002590 <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045ec:	f7fd ffd0 	bl	8002590 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b64      	cmp	r3, #100	; 0x64
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e21f      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fe:	4b61      	ldr	r3, [pc, #388]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d0f0      	beq.n	80045ec <HAL_RCC_OscConfig+0xe8>
 800460a:	e014      	b.n	8004636 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800460c:	f7fd ffc0 	bl	8002590 <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004614:	f7fd ffbc 	bl	8002590 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b64      	cmp	r3, #100	; 0x64
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e20b      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004626:	4b57      	ldr	r3, [pc, #348]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1f0      	bne.n	8004614 <HAL_RCC_OscConfig+0x110>
 8004632:	e000      	b.n	8004636 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d069      	beq.n	8004716 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004642:	4b50      	ldr	r3, [pc, #320]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800464e:	4b4d      	ldr	r3, [pc, #308]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 030c 	and.w	r3, r3, #12
 8004656:	2b08      	cmp	r3, #8
 8004658:	d11c      	bne.n	8004694 <HAL_RCC_OscConfig+0x190>
 800465a:	4b4a      	ldr	r3, [pc, #296]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d116      	bne.n	8004694 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004666:	4b47      	ldr	r3, [pc, #284]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d005      	beq.n	800467e <HAL_RCC_OscConfig+0x17a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d001      	beq.n	800467e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e1df      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467e:	4b41      	ldr	r3, [pc, #260]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	493d      	ldr	r1, [pc, #244]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800468e:	4313      	orrs	r3, r2
 8004690:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004692:	e040      	b.n	8004716 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d023      	beq.n	80046e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800469c:	4b39      	ldr	r3, [pc, #228]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a38      	ldr	r2, [pc, #224]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80046a2:	f043 0301 	orr.w	r3, r3, #1
 80046a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a8:	f7fd ff72 	bl	8002590 <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046b0:	f7fd ff6e 	bl	8002590 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e1bd      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c2:	4b30      	ldr	r3, [pc, #192]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d0f0      	beq.n	80046b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ce:	4b2d      	ldr	r3, [pc, #180]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	00db      	lsls	r3, r3, #3
 80046dc:	4929      	ldr	r1, [pc, #164]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	600b      	str	r3, [r1, #0]
 80046e2:	e018      	b.n	8004716 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046e4:	4b27      	ldr	r3, [pc, #156]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a26      	ldr	r2, [pc, #152]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 80046ea:	f023 0301 	bic.w	r3, r3, #1
 80046ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fd ff4e 	bl	8002590 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046f8:	f7fd ff4a 	bl	8002590 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e199      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800470a:	4b1e      	ldr	r3, [pc, #120]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0308 	and.w	r3, r3, #8
 800471e:	2b00      	cmp	r3, #0
 8004720:	d038      	beq.n	8004794 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d019      	beq.n	800475e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800472a:	4b16      	ldr	r3, [pc, #88]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 800472c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800472e:	4a15      	ldr	r2, [pc, #84]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004736:	f7fd ff2b 	bl	8002590 <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473c:	e008      	b.n	8004750 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800473e:	f7fd ff27 	bl	8002590 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d901      	bls.n	8004750 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e176      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004750:	4b0c      	ldr	r3, [pc, #48]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004752:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d0f0      	beq.n	800473e <HAL_RCC_OscConfig+0x23a>
 800475c:	e01a      	b.n	8004794 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800475e:	4b09      	ldr	r3, [pc, #36]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004760:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004762:	4a08      	ldr	r2, [pc, #32]	; (8004784 <HAL_RCC_OscConfig+0x280>)
 8004764:	f023 0301 	bic.w	r3, r3, #1
 8004768:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800476a:	f7fd ff11 	bl	8002590 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004770:	e00a      	b.n	8004788 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004772:	f7fd ff0d 	bl	8002590 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d903      	bls.n	8004788 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e15c      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
 8004784:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004788:	4b91      	ldr	r3, [pc, #580]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800478a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1ee      	bne.n	8004772 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0304 	and.w	r3, r3, #4
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 80a4 	beq.w	80048ea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047a2:	4b8b      	ldr	r3, [pc, #556]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10d      	bne.n	80047ca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ae:	4b88      	ldr	r3, [pc, #544]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	4a87      	ldr	r2, [pc, #540]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80047b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047b8:	6413      	str	r3, [r2, #64]	; 0x40
 80047ba:	4b85      	ldr	r3, [pc, #532]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80047bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c2:	60bb      	str	r3, [r7, #8]
 80047c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047c6:	2301      	movs	r3, #1
 80047c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ca:	4b82      	ldr	r3, [pc, #520]	; (80049d4 <HAL_RCC_OscConfig+0x4d0>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d118      	bne.n	8004808 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80047d6:	4b7f      	ldr	r3, [pc, #508]	; (80049d4 <HAL_RCC_OscConfig+0x4d0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a7e      	ldr	r2, [pc, #504]	; (80049d4 <HAL_RCC_OscConfig+0x4d0>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047e2:	f7fd fed5 	bl	8002590 <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ea:	f7fd fed1 	bl	8002590 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b64      	cmp	r3, #100	; 0x64
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e120      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047fc:	4b75      	ldr	r3, [pc, #468]	; (80049d4 <HAL_RCC_OscConfig+0x4d0>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0f0      	beq.n	80047ea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d106      	bne.n	800481e <HAL_RCC_OscConfig+0x31a>
 8004810:	4b6f      	ldr	r3, [pc, #444]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004814:	4a6e      	ldr	r2, [pc, #440]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6713      	str	r3, [r2, #112]	; 0x70
 800481c:	e02d      	b.n	800487a <HAL_RCC_OscConfig+0x376>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10c      	bne.n	8004840 <HAL_RCC_OscConfig+0x33c>
 8004826:	4b6a      	ldr	r3, [pc, #424]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482a:	4a69      	ldr	r2, [pc, #420]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800482c:	f023 0301 	bic.w	r3, r3, #1
 8004830:	6713      	str	r3, [r2, #112]	; 0x70
 8004832:	4b67      	ldr	r3, [pc, #412]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004836:	4a66      	ldr	r2, [pc, #408]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004838:	f023 0304 	bic.w	r3, r3, #4
 800483c:	6713      	str	r3, [r2, #112]	; 0x70
 800483e:	e01c      	b.n	800487a <HAL_RCC_OscConfig+0x376>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	2b05      	cmp	r3, #5
 8004846:	d10c      	bne.n	8004862 <HAL_RCC_OscConfig+0x35e>
 8004848:	4b61      	ldr	r3, [pc, #388]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800484a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484c:	4a60      	ldr	r2, [pc, #384]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800484e:	f043 0304 	orr.w	r3, r3, #4
 8004852:	6713      	str	r3, [r2, #112]	; 0x70
 8004854:	4b5e      	ldr	r3, [pc, #376]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004858:	4a5d      	ldr	r2, [pc, #372]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800485a:	f043 0301 	orr.w	r3, r3, #1
 800485e:	6713      	str	r3, [r2, #112]	; 0x70
 8004860:	e00b      	b.n	800487a <HAL_RCC_OscConfig+0x376>
 8004862:	4b5b      	ldr	r3, [pc, #364]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004866:	4a5a      	ldr	r2, [pc, #360]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004868:	f023 0301 	bic.w	r3, r3, #1
 800486c:	6713      	str	r3, [r2, #112]	; 0x70
 800486e:	4b58      	ldr	r3, [pc, #352]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004872:	4a57      	ldr	r2, [pc, #348]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004874:	f023 0304 	bic.w	r3, r3, #4
 8004878:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d015      	beq.n	80048ae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004882:	f7fd fe85 	bl	8002590 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004888:	e00a      	b.n	80048a0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800488a:	f7fd fe81 	bl	8002590 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	f241 3288 	movw	r2, #5000	; 0x1388
 8004898:	4293      	cmp	r3, r2
 800489a:	d901      	bls.n	80048a0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e0ce      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048a0:	4b4b      	ldr	r3, [pc, #300]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80048a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0ee      	beq.n	800488a <HAL_RCC_OscConfig+0x386>
 80048ac:	e014      	b.n	80048d8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ae:	f7fd fe6f 	bl	8002590 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048b4:	e00a      	b.n	80048cc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b6:	f7fd fe6b 	bl	8002590 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d901      	bls.n	80048cc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e0b8      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048cc:	4b40      	ldr	r3, [pc, #256]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80048ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1ee      	bne.n	80048b6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048d8:	7dfb      	ldrb	r3, [r7, #23]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d105      	bne.n	80048ea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048de:	4b3c      	ldr	r3, [pc, #240]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	4a3b      	ldr	r2, [pc, #236]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80048e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 80a4 	beq.w	8004a3c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048f4:	4b36      	ldr	r3, [pc, #216]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f003 030c 	and.w	r3, r3, #12
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d06b      	beq.n	80049d8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	2b02      	cmp	r3, #2
 8004906:	d149      	bne.n	800499c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004908:	4b31      	ldr	r3, [pc, #196]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a30      	ldr	r2, [pc, #192]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800490e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004912:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004914:	f7fd fe3c 	bl	8002590 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800491c:	f7fd fe38 	bl	8002590 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e087      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492e:	4b28      	ldr	r3, [pc, #160]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1f0      	bne.n	800491c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	69da      	ldr	r2, [r3, #28]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004948:	019b      	lsls	r3, r3, #6
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004950:	085b      	lsrs	r3, r3, #1
 8004952:	3b01      	subs	r3, #1
 8004954:	041b      	lsls	r3, r3, #16
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800495c:	061b      	lsls	r3, r3, #24
 800495e:	4313      	orrs	r3, r2
 8004960:	4a1b      	ldr	r2, [pc, #108]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004962:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004966:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004968:	4b19      	ldr	r3, [pc, #100]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a18      	ldr	r2, [pc, #96]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800496e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004972:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004974:	f7fd fe0c 	bl	8002590 <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800497a:	e008      	b.n	800498e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800497c:	f7fd fe08 	bl	8002590 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b02      	cmp	r3, #2
 8004988:	d901      	bls.n	800498e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e057      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800498e:	4b10      	ldr	r3, [pc, #64]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0f0      	beq.n	800497c <HAL_RCC_OscConfig+0x478>
 800499a:	e04f      	b.n	8004a3c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800499c:	4b0c      	ldr	r3, [pc, #48]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a0b      	ldr	r2, [pc, #44]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80049a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a8:	f7fd fdf2 	bl	8002590 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b0:	f7fd fdee 	bl	8002590 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e03d      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049c2:	4b03      	ldr	r3, [pc, #12]	; (80049d0 <HAL_RCC_OscConfig+0x4cc>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4ac>
 80049ce:	e035      	b.n	8004a3c <HAL_RCC_OscConfig+0x538>
 80049d0:	40023800 	.word	0x40023800
 80049d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80049d8:	4b1b      	ldr	r3, [pc, #108]	; (8004a48 <HAL_RCC_OscConfig+0x544>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d028      	beq.n	8004a38 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d121      	bne.n	8004a38 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d11a      	bne.n	8004a38 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a08:	4013      	ands	r3, r2
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d111      	bne.n	8004a38 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a1e:	085b      	lsrs	r3, r3, #1
 8004a20:	3b01      	subs	r3, #1
 8004a22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d107      	bne.n	8004a38 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d001      	beq.n	8004a3c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3718      	adds	r7, #24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	40023800 	.word	0x40023800

08004a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0d0      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a64:	4b6a      	ldr	r3, [pc, #424]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d910      	bls.n	8004a94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a72:	4b67      	ldr	r3, [pc, #412]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f023 020f 	bic.w	r2, r3, #15
 8004a7a:	4965      	ldr	r1, [pc, #404]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a82:	4b63      	ldr	r3, [pc, #396]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 030f 	and.w	r3, r3, #15
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d001      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e0b8      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d020      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aac:	4b59      	ldr	r3, [pc, #356]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	4a58      	ldr	r2, [pc, #352]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ab2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ab6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d005      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ac4:	4b53      	ldr	r3, [pc, #332]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	4a52      	ldr	r2, [pc, #328]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004aca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ace:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad0:	4b50      	ldr	r3, [pc, #320]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	494d      	ldr	r1, [pc, #308]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d040      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d107      	bne.n	8004b06 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af6:	4b47      	ldr	r3, [pc, #284]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d115      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e07f      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d107      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b0e:	4b41      	ldr	r3, [pc, #260]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d109      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e073      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b1e:	4b3d      	ldr	r3, [pc, #244]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e06b      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b2e:	4b39      	ldr	r3, [pc, #228]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f023 0203 	bic.w	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	4936      	ldr	r1, [pc, #216]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b40:	f7fd fd26 	bl	8002590 <HAL_GetTick>
 8004b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b46:	e00a      	b.n	8004b5e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b48:	f7fd fd22 	bl	8002590 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e053      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5e:	4b2d      	ldr	r3, [pc, #180]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f003 020c 	and.w	r2, r3, #12
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d1eb      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b70:	4b27      	ldr	r3, [pc, #156]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d210      	bcs.n	8004ba0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b24      	ldr	r3, [pc, #144]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 020f 	bic.w	r2, r3, #15
 8004b86:	4922      	ldr	r1, [pc, #136]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8e:	4b20      	ldr	r3, [pc, #128]	; (8004c10 <HAL_RCC_ClockConfig+0x1c4>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e032      	b.n	8004c06 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bac:	4b19      	ldr	r3, [pc, #100]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	4916      	ldr	r1, [pc, #88]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d009      	beq.n	8004bde <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bca:	4b12      	ldr	r3, [pc, #72]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	490e      	ldr	r1, [pc, #56]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bde:	f000 f821 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 8004be2:	4602      	mov	r2, r0
 8004be4:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <HAL_RCC_ClockConfig+0x1c8>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	091b      	lsrs	r3, r3, #4
 8004bea:	f003 030f 	and.w	r3, r3, #15
 8004bee:	490a      	ldr	r1, [pc, #40]	; (8004c18 <HAL_RCC_ClockConfig+0x1cc>)
 8004bf0:	5ccb      	ldrb	r3, [r1, r3]
 8004bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf6:	4a09      	ldr	r2, [pc, #36]	; (8004c1c <HAL_RCC_ClockConfig+0x1d0>)
 8004bf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bfa:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <HAL_RCC_ClockConfig+0x1d4>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fd fc82 	bl	8002508 <HAL_InitTick>

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40023c00 	.word	0x40023c00
 8004c14:	40023800 	.word	0x40023800
 8004c18:	080125d4 	.word	0x080125d4
 8004c1c:	20000000 	.word	0x20000000
 8004c20:	20000150 	.word	0x20000150

08004c24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c28:	b094      	sub	sp, #80	; 0x50
 8004c2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	647b      	str	r3, [r7, #68]	; 0x44
 8004c30:	2300      	movs	r3, #0
 8004c32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c34:	2300      	movs	r3, #0
 8004c36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c3c:	4b79      	ldr	r3, [pc, #484]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f003 030c 	and.w	r3, r3, #12
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d00d      	beq.n	8004c64 <HAL_RCC_GetSysClockFreq+0x40>
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	f200 80e1 	bhi.w	8004e10 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d002      	beq.n	8004c58 <HAL_RCC_GetSysClockFreq+0x34>
 8004c52:	2b04      	cmp	r3, #4
 8004c54:	d003      	beq.n	8004c5e <HAL_RCC_GetSysClockFreq+0x3a>
 8004c56:	e0db      	b.n	8004e10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c58:	4b73      	ldr	r3, [pc, #460]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c5a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c5c:	e0db      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c5e:	4b73      	ldr	r3, [pc, #460]	; (8004e2c <HAL_RCC_GetSysClockFreq+0x208>)
 8004c60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c62:	e0d8      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c64:	4b6f      	ldr	r3, [pc, #444]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c6c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c6e:	4b6d      	ldr	r3, [pc, #436]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d063      	beq.n	8004d42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c7a:	4b6a      	ldr	r3, [pc, #424]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	099b      	lsrs	r3, r3, #6
 8004c80:	2200      	movs	r2, #0
 8004c82:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c84:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c8c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c8e:	2300      	movs	r3, #0
 8004c90:	637b      	str	r3, [r7, #52]	; 0x34
 8004c92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c96:	4622      	mov	r2, r4
 8004c98:	462b      	mov	r3, r5
 8004c9a:	f04f 0000 	mov.w	r0, #0
 8004c9e:	f04f 0100 	mov.w	r1, #0
 8004ca2:	0159      	lsls	r1, r3, #5
 8004ca4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ca8:	0150      	lsls	r0, r2, #5
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4621      	mov	r1, r4
 8004cb0:	1a51      	subs	r1, r2, r1
 8004cb2:	6139      	str	r1, [r7, #16]
 8004cb4:	4629      	mov	r1, r5
 8004cb6:	eb63 0301 	sbc.w	r3, r3, r1
 8004cba:	617b      	str	r3, [r7, #20]
 8004cbc:	f04f 0200 	mov.w	r2, #0
 8004cc0:	f04f 0300 	mov.w	r3, #0
 8004cc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cc8:	4659      	mov	r1, fp
 8004cca:	018b      	lsls	r3, r1, #6
 8004ccc:	4651      	mov	r1, sl
 8004cce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cd2:	4651      	mov	r1, sl
 8004cd4:	018a      	lsls	r2, r1, #6
 8004cd6:	4651      	mov	r1, sl
 8004cd8:	ebb2 0801 	subs.w	r8, r2, r1
 8004cdc:	4659      	mov	r1, fp
 8004cde:	eb63 0901 	sbc.w	r9, r3, r1
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cf6:	4690      	mov	r8, r2
 8004cf8:	4699      	mov	r9, r3
 8004cfa:	4623      	mov	r3, r4
 8004cfc:	eb18 0303 	adds.w	r3, r8, r3
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	462b      	mov	r3, r5
 8004d04:	eb49 0303 	adc.w	r3, r9, r3
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	f04f 0200 	mov.w	r2, #0
 8004d0e:	f04f 0300 	mov.w	r3, #0
 8004d12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d16:	4629      	mov	r1, r5
 8004d18:	024b      	lsls	r3, r1, #9
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d20:	4621      	mov	r1, r4
 8004d22:	024a      	lsls	r2, r1, #9
 8004d24:	4610      	mov	r0, r2
 8004d26:	4619      	mov	r1, r3
 8004d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d34:	f7fb ff68 	bl	8000c08 <__aeabi_uldivmod>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d40:	e058      	b.n	8004df4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d42:	4b38      	ldr	r3, [pc, #224]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	099b      	lsrs	r3, r3, #6
 8004d48:	2200      	movs	r2, #0
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	4611      	mov	r1, r2
 8004d4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d52:	623b      	str	r3, [r7, #32]
 8004d54:	2300      	movs	r3, #0
 8004d56:	627b      	str	r3, [r7, #36]	; 0x24
 8004d58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	464b      	mov	r3, r9
 8004d60:	f04f 0000 	mov.w	r0, #0
 8004d64:	f04f 0100 	mov.w	r1, #0
 8004d68:	0159      	lsls	r1, r3, #5
 8004d6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d6e:	0150      	lsls	r0, r2, #5
 8004d70:	4602      	mov	r2, r0
 8004d72:	460b      	mov	r3, r1
 8004d74:	4641      	mov	r1, r8
 8004d76:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d94:	ebb2 040a 	subs.w	r4, r2, sl
 8004d98:	eb63 050b 	sbc.w	r5, r3, fp
 8004d9c:	f04f 0200 	mov.w	r2, #0
 8004da0:	f04f 0300 	mov.w	r3, #0
 8004da4:	00eb      	lsls	r3, r5, #3
 8004da6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004daa:	00e2      	lsls	r2, r4, #3
 8004dac:	4614      	mov	r4, r2
 8004dae:	461d      	mov	r5, r3
 8004db0:	4643      	mov	r3, r8
 8004db2:	18e3      	adds	r3, r4, r3
 8004db4:	603b      	str	r3, [r7, #0]
 8004db6:	464b      	mov	r3, r9
 8004db8:	eb45 0303 	adc.w	r3, r5, r3
 8004dbc:	607b      	str	r3, [r7, #4]
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	f04f 0300 	mov.w	r3, #0
 8004dc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dca:	4629      	mov	r1, r5
 8004dcc:	028b      	lsls	r3, r1, #10
 8004dce:	4621      	mov	r1, r4
 8004dd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	028a      	lsls	r2, r1, #10
 8004dd8:	4610      	mov	r0, r2
 8004dda:	4619      	mov	r1, r3
 8004ddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dde:	2200      	movs	r2, #0
 8004de0:	61bb      	str	r3, [r7, #24]
 8004de2:	61fa      	str	r2, [r7, #28]
 8004de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004de8:	f7fb ff0e 	bl	8000c08 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4613      	mov	r3, r2
 8004df2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004df4:	4b0b      	ldr	r3, [pc, #44]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	3301      	adds	r3, #1
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004e04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e0e:	e002      	b.n	8004e16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e10:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e12:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3750      	adds	r7, #80	; 0x50
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e22:	bf00      	nop
 8004e24:	40023800 	.word	0x40023800
 8004e28:	00f42400 	.word	0x00f42400
 8004e2c:	007a1200 	.word	0x007a1200

08004e30 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e34:	4b03      	ldr	r3, [pc, #12]	; (8004e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e36:	681b      	ldr	r3, [r3, #0]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20000000 	.word	0x20000000

08004e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e4c:	f7ff fff0 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8004e50:	4602      	mov	r2, r0
 8004e52:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	0a9b      	lsrs	r3, r3, #10
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	4903      	ldr	r1, [pc, #12]	; (8004e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e5e:	5ccb      	ldrb	r3, [r1, r3]
 8004e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	080125e4 	.word	0x080125e4

08004e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e74:	f7ff ffdc 	bl	8004e30 <HAL_RCC_GetHCLKFreq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	0b5b      	lsrs	r3, r3, #13
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	4903      	ldr	r1, [pc, #12]	; (8004e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e86:	5ccb      	ldrb	r3, [r1, r3]
 8004e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40023800 	.word	0x40023800
 8004e94:	080125e4 	.word	0x080125e4

08004e98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b088      	sub	sp, #32
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004eac:	2300      	movs	r3, #0
 8004eae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0301 	and.w	r3, r3, #1
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d012      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ec0:	4b69      	ldr	r3, [pc, #420]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	4a68      	ldr	r2, [pc, #416]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004eca:	6093      	str	r3, [r2, #8]
 8004ecc:	4b66      	ldr	r3, [pc, #408]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ed4:	4964      	ldr	r1, [pc, #400]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d017      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ef2:	4b5d      	ldr	r3, [pc, #372]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ef8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f00:	4959      	ldr	r1, [pc, #356]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f10:	d101      	bne.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004f12:	2301      	movs	r3, #1
 8004f14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d017      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f2e:	4b4e      	ldr	r3, [pc, #312]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f34:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	494a      	ldr	r1, [pc, #296]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f4c:	d101      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0320 	and.w	r3, r3, #32
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	f000 808b 	beq.w	8005092 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f7c:	4b3a      	ldr	r3, [pc, #232]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f80:	4a39      	ldr	r2, [pc, #228]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f86:	6413      	str	r3, [r2, #64]	; 0x40
 8004f88:	4b37      	ldr	r3, [pc, #220]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f90:	60bb      	str	r3, [r7, #8]
 8004f92:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f94:	4b35      	ldr	r3, [pc, #212]	; (800506c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a34      	ldr	r2, [pc, #208]	; (800506c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fa0:	f7fd faf6 	bl	8002590 <HAL_GetTick>
 8004fa4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004fa6:	e008      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa8:	f7fd faf2 	bl	8002590 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	2b64      	cmp	r3, #100	; 0x64
 8004fb4:	d901      	bls.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e357      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004fba:	4b2c      	ldr	r3, [pc, #176]	; (800506c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0f0      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fc6:	4b28      	ldr	r3, [pc, #160]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fce:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d035      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fde:	693a      	ldr	r2, [r7, #16]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d02e      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fe4:	4b20      	ldr	r3, [pc, #128]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fee:	4b1e      	ldr	r3, [pc, #120]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff2:	4a1d      	ldr	r2, [pc, #116]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ffa:	4b1b      	ldr	r3, [pc, #108]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffe:	4a1a      	ldr	r2, [pc, #104]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005000:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005004:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005006:	4a18      	ldr	r2, [pc, #96]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800500c:	4b16      	ldr	r3, [pc, #88]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800500e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b01      	cmp	r3, #1
 8005016:	d114      	bne.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005018:	f7fd faba 	bl	8002590 <HAL_GetTick>
 800501c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800501e:	e00a      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005020:	f7fd fab6 	bl	8002590 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	f241 3288 	movw	r2, #5000	; 0x1388
 800502e:	4293      	cmp	r3, r2
 8005030:	d901      	bls.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e319      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005036:	4b0c      	ldr	r3, [pc, #48]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0ee      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800504a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800504e:	d111      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005050:	4b05      	ldr	r3, [pc, #20]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800505c:	4b04      	ldr	r3, [pc, #16]	; (8005070 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800505e:	400b      	ands	r3, r1
 8005060:	4901      	ldr	r1, [pc, #4]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
 8005066:	e00b      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005068:	40023800 	.word	0x40023800
 800506c:	40007000 	.word	0x40007000
 8005070:	0ffffcff 	.word	0x0ffffcff
 8005074:	4baa      	ldr	r3, [pc, #680]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	4aa9      	ldr	r2, [pc, #676]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800507a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800507e:	6093      	str	r3, [r2, #8]
 8005080:	4ba7      	ldr	r3, [pc, #668]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005082:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800508c:	49a4      	ldr	r1, [pc, #656]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800508e:	4313      	orrs	r3, r2
 8005090:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0310 	and.w	r3, r3, #16
 800509a:	2b00      	cmp	r3, #0
 800509c:	d010      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800509e:	4ba0      	ldr	r3, [pc, #640]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050a4:	4a9e      	ldr	r2, [pc, #632]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050aa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80050ae:	4b9c      	ldr	r3, [pc, #624]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050b0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b8:	4999      	ldr	r1, [pc, #612]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00a      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050cc:	4b94      	ldr	r3, [pc, #592]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050da:	4991      	ldr	r1, [pc, #580]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00a      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050ee:	4b8c      	ldr	r3, [pc, #560]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050fc:	4988      	ldr	r1, [pc, #544]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d00a      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005110:	4b83      	ldr	r3, [pc, #524]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005116:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800511e:	4980      	ldr	r1, [pc, #512]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005120:	4313      	orrs	r3, r2
 8005122:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00a      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005132:	4b7b      	ldr	r3, [pc, #492]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005138:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005140:	4977      	ldr	r1, [pc, #476]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005142:	4313      	orrs	r3, r2
 8005144:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00a      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005154:	4b72      	ldr	r3, [pc, #456]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800515a:	f023 0203 	bic.w	r2, r3, #3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005162:	496f      	ldr	r1, [pc, #444]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005164:	4313      	orrs	r3, r2
 8005166:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00a      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005176:	4b6a      	ldr	r3, [pc, #424]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800517c:	f023 020c 	bic.w	r2, r3, #12
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005184:	4966      	ldr	r1, [pc, #408]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005186:	4313      	orrs	r3, r2
 8005188:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00a      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005198:	4b61      	ldr	r3, [pc, #388]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800519a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a6:	495e      	ldr	r1, [pc, #376]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00a      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051ba:	4b59      	ldr	r3, [pc, #356]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051c8:	4955      	ldr	r1, [pc, #340]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00a      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051dc:	4b50      	ldr	r3, [pc, #320]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ea:	494d      	ldr	r1, [pc, #308]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00a      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80051fe:	4b48      	ldr	r3, [pc, #288]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005204:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520c:	4944      	ldr	r1, [pc, #272]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800520e:	4313      	orrs	r3, r2
 8005210:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00a      	beq.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005220:	4b3f      	ldr	r3, [pc, #252]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005226:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800522e:	493c      	ldr	r1, [pc, #240]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005230:	4313      	orrs	r3, r2
 8005232:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00a      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005242:	4b37      	ldr	r3, [pc, #220]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005244:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005248:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005250:	4933      	ldr	r1, [pc, #204]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005252:	4313      	orrs	r3, r2
 8005254:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00a      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005264:	4b2e      	ldr	r3, [pc, #184]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005272:	492b      	ldr	r1, [pc, #172]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005274:	4313      	orrs	r3, r2
 8005276:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d011      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005286:	4b26      	ldr	r3, [pc, #152]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800528c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005294:	4922      	ldr	r1, [pc, #136]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052a4:	d101      	bne.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80052a6:	2301      	movs	r3, #1
 80052a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0308 	and.w	r3, r3, #8
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80052b6:	2301      	movs	r3, #1
 80052b8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052c6:	4b16      	ldr	r3, [pc, #88]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052cc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052d4:	4912      	ldr	r1, [pc, #72]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00b      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80052e8:	4b0d      	ldr	r3, [pc, #52]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052f8:	4909      	ldr	r1, [pc, #36]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d006      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 80d9 	beq.w	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005314:	4b02      	ldr	r3, [pc, #8]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a01      	ldr	r2, [pc, #4]	; (8005320 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800531a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800531e:	e001      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005320:	40023800 	.word	0x40023800
 8005324:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005326:	f7fd f933 	bl	8002590 <HAL_GetTick>
 800532a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800532c:	e008      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800532e:	f7fd f92f 	bl	8002590 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	2b64      	cmp	r3, #100	; 0x64
 800533a:	d901      	bls.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e194      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005340:	4b6c      	ldr	r3, [pc, #432]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1f0      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	2b00      	cmp	r3, #0
 8005356:	d021      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800535c:	2b00      	cmp	r3, #0
 800535e:	d11d      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005360:	4b64      	ldr	r3, [pc, #400]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005362:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005366:	0c1b      	lsrs	r3, r3, #16
 8005368:	f003 0303 	and.w	r3, r3, #3
 800536c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800536e:	4b61      	ldr	r3, [pc, #388]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005370:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005374:	0e1b      	lsrs	r3, r3, #24
 8005376:	f003 030f 	and.w	r3, r3, #15
 800537a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	019a      	lsls	r2, r3, #6
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	041b      	lsls	r3, r3, #16
 8005386:	431a      	orrs	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	061b      	lsls	r3, r3, #24
 800538c:	431a      	orrs	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	071b      	lsls	r3, r3, #28
 8005394:	4957      	ldr	r1, [pc, #348]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005396:	4313      	orrs	r3, r2
 8005398:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d004      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053b0:	d00a      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d02e      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053c6:	d129      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80053c8:	4b4a      	ldr	r3, [pc, #296]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053ce:	0c1b      	lsrs	r3, r3, #16
 80053d0:	f003 0303 	and.w	r3, r3, #3
 80053d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053d6:	4b47      	ldr	r3, [pc, #284]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053dc:	0f1b      	lsrs	r3, r3, #28
 80053de:	f003 0307 	and.w	r3, r3, #7
 80053e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	019a      	lsls	r2, r3, #6
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	041b      	lsls	r3, r3, #16
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	061b      	lsls	r3, r3, #24
 80053f6:	431a      	orrs	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	071b      	lsls	r3, r3, #28
 80053fc:	493d      	ldr	r1, [pc, #244]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005404:	4b3b      	ldr	r3, [pc, #236]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005406:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800540a:	f023 021f 	bic.w	r2, r3, #31
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	3b01      	subs	r3, #1
 8005414:	4937      	ldr	r1, [pc, #220]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005416:	4313      	orrs	r3, r2
 8005418:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01d      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005428:	4b32      	ldr	r3, [pc, #200]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800542a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800542e:	0e1b      	lsrs	r3, r3, #24
 8005430:	f003 030f 	and.w	r3, r3, #15
 8005434:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005436:	4b2f      	ldr	r3, [pc, #188]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005438:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800543c:	0f1b      	lsrs	r3, r3, #28
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	019a      	lsls	r2, r3, #6
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	041b      	lsls	r3, r3, #16
 8005450:	431a      	orrs	r2, r3
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	061b      	lsls	r3, r3, #24
 8005456:	431a      	orrs	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	071b      	lsls	r3, r3, #28
 800545c:	4925      	ldr	r1, [pc, #148]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800545e:	4313      	orrs	r3, r2
 8005460:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d011      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	019a      	lsls	r2, r3, #6
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	041b      	lsls	r3, r3, #16
 800547c:	431a      	orrs	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	061b      	lsls	r3, r3, #24
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	071b      	lsls	r3, r3, #28
 800548c:	4919      	ldr	r1, [pc, #100]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800548e:	4313      	orrs	r3, r2
 8005490:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005494:	4b17      	ldr	r3, [pc, #92]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a16      	ldr	r2, [pc, #88]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800549a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800549e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a0:	f7fd f876 	bl	8002590 <HAL_GetTick>
 80054a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80054a8:	f7fd f872 	bl	8002590 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b64      	cmp	r3, #100	; 0x64
 80054b4:	d901      	bls.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e0d7      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054ba:	4b0e      	ldr	r3, [pc, #56]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0f0      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	f040 80cd 	bne.w	8005668 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80054ce:	4b09      	ldr	r3, [pc, #36]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a08      	ldr	r2, [pc, #32]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054da:	f7fd f859 	bl	8002590 <HAL_GetTick>
 80054de:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054e0:	e00a      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054e2:	f7fd f855 	bl	8002590 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b64      	cmp	r3, #100	; 0x64
 80054ee:	d903      	bls.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e0ba      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80054f4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054f8:	4b5e      	ldr	r3, [pc, #376]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005500:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005504:	d0ed      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005516:	2b00      	cmp	r3, #0
 8005518:	d009      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005522:	2b00      	cmp	r3, #0
 8005524:	d02e      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d12a      	bne.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800552e:	4b51      	ldr	r3, [pc, #324]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005534:	0c1b      	lsrs	r3, r3, #16
 8005536:	f003 0303 	and.w	r3, r3, #3
 800553a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800553c:	4b4d      	ldr	r3, [pc, #308]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800553e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005542:	0f1b      	lsrs	r3, r3, #28
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	019a      	lsls	r2, r3, #6
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	041b      	lsls	r3, r3, #16
 8005554:	431a      	orrs	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	061b      	lsls	r3, r3, #24
 800555c:	431a      	orrs	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	071b      	lsls	r3, r3, #28
 8005562:	4944      	ldr	r1, [pc, #272]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800556a:	4b42      	ldr	r3, [pc, #264]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800556c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005570:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005578:	3b01      	subs	r3, #1
 800557a:	021b      	lsls	r3, r3, #8
 800557c:	493d      	ldr	r1, [pc, #244]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800557e:	4313      	orrs	r3, r2
 8005580:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d022      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005594:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005598:	d11d      	bne.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800559a:	4b36      	ldr	r3, [pc, #216]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800559c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a0:	0e1b      	lsrs	r3, r3, #24
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80055a8:	4b32      	ldr	r3, [pc, #200]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ae:	0f1b      	lsrs	r3, r3, #28
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	019a      	lsls	r2, r3, #6
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	041b      	lsls	r3, r3, #16
 80055c2:	431a      	orrs	r2, r3
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	061b      	lsls	r3, r3, #24
 80055c8:	431a      	orrs	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	071b      	lsls	r3, r3, #28
 80055ce:	4929      	ldr	r1, [pc, #164]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0308 	and.w	r3, r3, #8
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d028      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80055e2:	4b24      	ldr	r3, [pc, #144]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e8:	0e1b      	lsrs	r3, r3, #24
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80055f0:	4b20      	ldr	r3, [pc, #128]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f6:	0c1b      	lsrs	r3, r3, #16
 80055f8:	f003 0303 	and.w	r3, r3, #3
 80055fc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	019a      	lsls	r2, r3, #6
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	041b      	lsls	r3, r3, #16
 8005608:	431a      	orrs	r2, r3
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	061b      	lsls	r3, r3, #24
 800560e:	431a      	orrs	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	071b      	lsls	r3, r3, #28
 8005616:	4917      	ldr	r1, [pc, #92]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800561e:	4b15      	ldr	r3, [pc, #84]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005620:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005624:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562c:	4911      	ldr	r1, [pc, #68]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005634:	4b0f      	ldr	r3, [pc, #60]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a0e      	ldr	r2, [pc, #56]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800563a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800563e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005640:	f7fc ffa6 	bl	8002590 <HAL_GetTick>
 8005644:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005646:	e008      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005648:	f7fc ffa2 	bl	8002590 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b64      	cmp	r3, #100	; 0x64
 8005654:	d901      	bls.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e007      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800565a:	4b06      	ldr	r3, [pc, #24]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005662:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005666:	d1ef      	bne.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3720      	adds	r7, #32
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	40023800 	.word	0x40023800

08005678 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e040      	b.n	800570c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800568e:	2b00      	cmp	r3, #0
 8005690:	d106      	bne.n	80056a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7fc fb82 	bl	8001da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2224      	movs	r2, #36	; 0x24
 80056a4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f022 0201 	bic.w	r2, r2, #1
 80056b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fc66 	bl	8005f88 <UART_SetConfig>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d101      	bne.n	80056c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e022      	b.n	800570c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 febe 	bl	8006450 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f042 0201 	orr.w	r2, r2, #1
 8005702:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 ff45 	bl	8006594 <UART_CheckIdleState>
 800570a:	4603      	mov	r3, r0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b08a      	sub	sp, #40	; 0x28
 8005718:	af02      	add	r7, sp, #8
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	603b      	str	r3, [r7, #0]
 8005720:	4613      	mov	r3, r2
 8005722:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005728:	2b20      	cmp	r3, #32
 800572a:	d171      	bne.n	8005810 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <HAL_UART_Transmit+0x24>
 8005732:	88fb      	ldrh	r3, [r7, #6]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d101      	bne.n	800573c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e06a      	b.n	8005812 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2221      	movs	r2, #33	; 0x21
 8005748:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800574a:	f7fc ff21 	bl	8002590 <HAL_GetTick>
 800574e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	88fa      	ldrh	r2, [r7, #6]
 8005754:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005768:	d108      	bne.n	800577c <HAL_UART_Transmit+0x68>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d104      	bne.n	800577c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005772:	2300      	movs	r3, #0
 8005774:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	61bb      	str	r3, [r7, #24]
 800577a:	e003      	b.n	8005784 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005780:	2300      	movs	r3, #0
 8005782:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005784:	e02c      	b.n	80057e0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	9300      	str	r3, [sp, #0]
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	2200      	movs	r2, #0
 800578e:	2180      	movs	r1, #128	; 0x80
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f000 ff36 	bl	8006602 <UART_WaitOnFlagUntilTimeout>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d001      	beq.n	80057a0 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800579c:	2303      	movs	r3, #3
 800579e:	e038      	b.n	8005812 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10b      	bne.n	80057be <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	881b      	ldrh	r3, [r3, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057b4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	3302      	adds	r3, #2
 80057ba:	61bb      	str	r3, [r7, #24]
 80057bc:	e007      	b.n	80057ce <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	781a      	ldrb	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	3301      	adds	r3, #1
 80057cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1cc      	bne.n	8005786 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2200      	movs	r2, #0
 80057f4:	2140      	movs	r1, #64	; 0x40
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 ff03 	bl	8006602 <UART_WaitOnFlagUntilTimeout>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e005      	b.n	8005812 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2220      	movs	r2, #32
 800580a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800580c:	2300      	movs	r3, #0
 800580e:	e000      	b.n	8005812 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005810:	2302      	movs	r3, #2
  }
}
 8005812:	4618      	mov	r0, r3
 8005814:	3720      	adds	r7, #32
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b08a      	sub	sp, #40	; 0x28
 800581e:	af02      	add	r7, sp, #8
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	603b      	str	r3, [r7, #0]
 8005826:	4613      	mov	r3, r2
 8005828:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005830:	2b20      	cmp	r3, #32
 8005832:	f040 80b1 	bne.w	8005998 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <HAL_UART_Receive+0x28>
 800583c:	88fb      	ldrh	r3, [r7, #6]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e0a9      	b.n	800599a <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2222      	movs	r2, #34	; 0x22
 8005852:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800585c:	f7fc fe98 	bl	8002590 <HAL_GetTick>
 8005860:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	88fa      	ldrh	r2, [r7, #6]
 8005866:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	88fa      	ldrh	r2, [r7, #6]
 800586e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800587a:	d10e      	bne.n	800589a <HAL_UART_Receive+0x80>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d105      	bne.n	8005890 <HAL_UART_Receive+0x76>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f240 12ff 	movw	r2, #511	; 0x1ff
 800588a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800588e:	e02d      	b.n	80058ec <HAL_UART_Receive+0xd2>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	22ff      	movs	r2, #255	; 0xff
 8005894:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005898:	e028      	b.n	80058ec <HAL_UART_Receive+0xd2>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10d      	bne.n	80058be <HAL_UART_Receive+0xa4>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d104      	bne.n	80058b4 <HAL_UART_Receive+0x9a>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	22ff      	movs	r2, #255	; 0xff
 80058ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058b2:	e01b      	b.n	80058ec <HAL_UART_Receive+0xd2>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	227f      	movs	r2, #127	; 0x7f
 80058b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058bc:	e016      	b.n	80058ec <HAL_UART_Receive+0xd2>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058c6:	d10d      	bne.n	80058e4 <HAL_UART_Receive+0xca>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d104      	bne.n	80058da <HAL_UART_Receive+0xc0>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	227f      	movs	r2, #127	; 0x7f
 80058d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058d8:	e008      	b.n	80058ec <HAL_UART_Receive+0xd2>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	223f      	movs	r2, #63	; 0x3f
 80058de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058e2:	e003      	b.n	80058ec <HAL_UART_Receive+0xd2>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80058f2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058fc:	d108      	bne.n	8005910 <HAL_UART_Receive+0xf6>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d104      	bne.n	8005910 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005906:	2300      	movs	r3, #0
 8005908:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	61bb      	str	r3, [r7, #24]
 800590e:	e003      	b.n	8005918 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005914:	2300      	movs	r3, #0
 8005916:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005918:	e032      	b.n	8005980 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2200      	movs	r2, #0
 8005922:	2120      	movs	r1, #32
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 fe6c 	bl	8006602 <UART_WaitOnFlagUntilTimeout>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e032      	b.n	800599a <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10c      	bne.n	8005954 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005940:	b29a      	uxth	r2, r3
 8005942:	8a7b      	ldrh	r3, [r7, #18]
 8005944:	4013      	ands	r3, r2
 8005946:	b29a      	uxth	r2, r3
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	3302      	adds	r3, #2
 8005950:	61bb      	str	r3, [r7, #24]
 8005952:	e00c      	b.n	800596e <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595a:	b2da      	uxtb	r2, r3
 800595c:	8a7b      	ldrh	r3, [r7, #18]
 800595e:	b2db      	uxtb	r3, r3
 8005960:	4013      	ands	r3, r2
 8005962:	b2da      	uxtb	r2, r3
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	3301      	adds	r3, #1
 800596c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005974:	b29b      	uxth	r3, r3
 8005976:	3b01      	subs	r3, #1
 8005978:	b29a      	uxth	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005986:	b29b      	uxth	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1c6      	bne.n	800591a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2220      	movs	r2, #32
 8005990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005994:	2300      	movs	r3, #0
 8005996:	e000      	b.n	800599a <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8005998:	2302      	movs	r3, #2
  }
}
 800599a:	4618      	mov	r0, r3
 800599c:	3720      	adds	r7, #32
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
	...

080059a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b0ba      	sub	sp, #232	; 0xe8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80059ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80059d2:	4013      	ands	r3, r2
 80059d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80059d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d115      	bne.n	8005a0c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80059e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00f      	beq.n	8005a0c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059f0:	f003 0320 	and.w	r3, r3, #32
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d009      	beq.n	8005a0c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 8297 	beq.w	8005f30 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	4798      	blx	r3
      }
      return;
 8005a0a:	e291      	b.n	8005f30 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005a0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 8117 	beq.w	8005c44 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d106      	bne.n	8005a30 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005a22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005a26:	4b85      	ldr	r3, [pc, #532]	; (8005c3c <HAL_UART_IRQHandler+0x298>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f000 810a 	beq.w	8005c44 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a34:	f003 0301 	and.w	r3, r3, #1
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d011      	beq.n	8005a60 <HAL_UART_IRQHandler+0xbc>
 8005a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00b      	beq.n	8005a60 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a56:	f043 0201 	orr.w	r2, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d011      	beq.n	8005a90 <HAL_UART_IRQHandler+0xec>
 8005a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00b      	beq.n	8005a90 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a86:	f043 0204 	orr.w	r2, r3, #4
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a94:	f003 0304 	and.w	r3, r3, #4
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d011      	beq.n	8005ac0 <HAL_UART_IRQHandler+0x11c>
 8005a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00b      	beq.n	8005ac0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2204      	movs	r2, #4
 8005aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ab6:	f043 0202 	orr.w	r2, r3, #2
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d017      	beq.n	8005afc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ad0:	f003 0320 	and.w	r3, r3, #32
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d105      	bne.n	8005ae4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005ad8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005adc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00b      	beq.n	8005afc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2208      	movs	r2, #8
 8005aea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005af2:	f043 0208 	orr.w	r2, r3, #8
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d012      	beq.n	8005b2e <HAL_UART_IRQHandler+0x18a>
 8005b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b0c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00c      	beq.n	8005b2e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b24:	f043 0220 	orr.w	r2, r3, #32
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f000 81fd 	beq.w	8005f34 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d00d      	beq.n	8005b62 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d007      	beq.n	8005b62 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d003      	beq.n	8005b62 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b68:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b76:	2b40      	cmp	r3, #64	; 0x40
 8005b78:	d005      	beq.n	8005b86 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d04f      	beq.n	8005c26 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 fe01 	bl	800678e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b96:	2b40      	cmp	r3, #64	; 0x40
 8005b98:	d141      	bne.n	8005c1e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3308      	adds	r3, #8
 8005ba0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ba8:	e853 3f00 	ldrex	r3, [r3]
 8005bac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3308      	adds	r3, #8
 8005bc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bc6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005bd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bd6:	e841 2300 	strex	r3, r2, [r1]
 8005bda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005bde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1d9      	bne.n	8005b9a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d013      	beq.n	8005c16 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bf2:	4a13      	ldr	r2, [pc, #76]	; (8005c40 <HAL_UART_IRQHandler+0x29c>)
 8005bf4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7fc ff64 	bl	8002ac8 <HAL_DMA_Abort_IT>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d017      	beq.n	8005c36 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005c10:	4610      	mov	r0, r2
 8005c12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c14:	e00f      	b.n	8005c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f9a0 	bl	8005f5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c1c:	e00b      	b.n	8005c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f99c 	bl	8005f5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c24:	e007      	b.n	8005c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f998 	bl	8005f5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005c34:	e17e      	b.n	8005f34 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c36:	bf00      	nop
    return;
 8005c38:	e17c      	b.n	8005f34 <HAL_UART_IRQHandler+0x590>
 8005c3a:	bf00      	nop
 8005c3c:	04000120 	.word	0x04000120
 8005c40:	08006857 	.word	0x08006857

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	f040 814c 	bne.w	8005ee6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c52:	f003 0310 	and.w	r3, r3, #16
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 8145 	beq.w	8005ee6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 813e 	beq.w	8005ee6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2210      	movs	r2, #16
 8005c70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7c:	2b40      	cmp	r3, #64	; 0x40
 8005c7e:	f040 80b6 	bne.w	8005dee <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c8e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 8150 	beq.w	8005f38 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005c9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	f080 8148 	bcs.w	8005f38 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cb6:	69db      	ldr	r3, [r3, #28]
 8005cb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cbc:	f000 8086 	beq.w	8005dcc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ccc:	e853 3f00 	ldrex	r3, [r3]
 8005cd0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005cd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cdc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005cea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005cee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005cf6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005cfa:	e841 2300 	strex	r3, r2, [r1]
 8005cfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1da      	bne.n	8005cc0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	3308      	adds	r3, #8
 8005d10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d14:	e853 3f00 	ldrex	r3, [r3]
 8005d18:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d1c:	f023 0301 	bic.w	r3, r3, #1
 8005d20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3308      	adds	r3, #8
 8005d2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d2e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d32:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d34:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d36:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d3a:	e841 2300 	strex	r3, r2, [r1]
 8005d3e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1e1      	bne.n	8005d0a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	3308      	adds	r3, #8
 8005d66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d70:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1e3      	bne.n	8005d46 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2220      	movs	r2, #32
 8005d82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d9c:	f023 0310 	bic.w	r3, r3, #16
 8005da0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	461a      	mov	r2, r3
 8005daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005dae:	65bb      	str	r3, [r7, #88]	; 0x58
 8005db0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005db4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005dbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e4      	bne.n	8005d8c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fc fe0e 	bl	80029e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	4619      	mov	r1, r3
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f8c2 	bl	8005f70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dec:	e0a4      	b.n	8005f38 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f000 8096 	beq.w	8005f3c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8005e10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 8091 	beq.w	8005f3c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	e853 3f00 	ldrex	r3, [r3]
 8005e26:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	461a      	mov	r2, r3
 8005e38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e3c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e3e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e40:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e44:	e841 2300 	strex	r3, r2, [r1]
 8005e48:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1e4      	bne.n	8005e1a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3308      	adds	r3, #8
 8005e56:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5a:	e853 3f00 	ldrex	r3, [r3]
 8005e5e:	623b      	str	r3, [r7, #32]
   return(result);
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	f023 0301 	bic.w	r3, r3, #1
 8005e66:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e74:	633a      	str	r2, [r7, #48]	; 0x30
 8005e76:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e78:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e7c:	e841 2300 	strex	r3, r2, [r1]
 8005e80:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e3      	bne.n	8005e50 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	e853 3f00 	ldrex	r3, [r3]
 8005ea8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f023 0310 	bic.w	r3, r3, #16
 8005eb0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	461a      	mov	r2, r3
 8005eba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005ebe:	61fb      	str	r3, [r7, #28]
 8005ec0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec2:	69b9      	ldr	r1, [r7, #24]
 8005ec4:	69fa      	ldr	r2, [r7, #28]
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	617b      	str	r3, [r7, #20]
   return(result);
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e4      	bne.n	8005e9c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2202      	movs	r2, #2
 8005ed6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ed8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005edc:	4619      	mov	r1, r3
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f846 	bl	8005f70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ee4:	e02a      	b.n	8005f3c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00e      	beq.n	8005f10 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d008      	beq.n	8005f10 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d01c      	beq.n	8005f40 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	4798      	blx	r3
    }
    return;
 8005f0e:	e017      	b.n	8005f40 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d012      	beq.n	8005f42 <HAL_UART_IRQHandler+0x59e>
 8005f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00c      	beq.n	8005f42 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 fcaa 	bl	8006882 <UART_EndTransmit_IT>
    return;
 8005f2e:	e008      	b.n	8005f42 <HAL_UART_IRQHandler+0x59e>
      return;
 8005f30:	bf00      	nop
 8005f32:	e006      	b.n	8005f42 <HAL_UART_IRQHandler+0x59e>
    return;
 8005f34:	bf00      	nop
 8005f36:	e004      	b.n	8005f42 <HAL_UART_IRQHandler+0x59e>
      return;
 8005f38:	bf00      	nop
 8005f3a:	e002      	b.n	8005f42 <HAL_UART_IRQHandler+0x59e>
      return;
 8005f3c:	bf00      	nop
 8005f3e:	e000      	b.n	8005f42 <HAL_UART_IRQHandler+0x59e>
    return;
 8005f40:	bf00      	nop
  }

}
 8005f42:	37e8      	adds	r7, #232	; 0xe8
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f64:	bf00      	nop
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	460b      	mov	r3, r1
 8005f7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f7c:	bf00      	nop
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b088      	sub	sp, #32
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	689a      	ldr	r2, [r3, #8]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	431a      	orrs	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	4ba6      	ldr	r3, [pc, #664]	; (800624c <UART_SetConfig+0x2c4>)
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	6812      	ldr	r2, [r2, #0]
 8005fba:	6979      	ldr	r1, [r7, #20]
 8005fbc:	430b      	orrs	r3, r1
 8005fbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68da      	ldr	r2, [r3, #12]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a94      	ldr	r2, [pc, #592]	; (8006250 <UART_SetConfig+0x2c8>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d120      	bne.n	8006046 <UART_SetConfig+0xbe>
 8006004:	4b93      	ldr	r3, [pc, #588]	; (8006254 <UART_SetConfig+0x2cc>)
 8006006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	2b03      	cmp	r3, #3
 8006010:	d816      	bhi.n	8006040 <UART_SetConfig+0xb8>
 8006012:	a201      	add	r2, pc, #4	; (adr r2, 8006018 <UART_SetConfig+0x90>)
 8006014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006018:	08006029 	.word	0x08006029
 800601c:	08006035 	.word	0x08006035
 8006020:	0800602f 	.word	0x0800602f
 8006024:	0800603b 	.word	0x0800603b
 8006028:	2301      	movs	r3, #1
 800602a:	77fb      	strb	r3, [r7, #31]
 800602c:	e150      	b.n	80062d0 <UART_SetConfig+0x348>
 800602e:	2302      	movs	r3, #2
 8006030:	77fb      	strb	r3, [r7, #31]
 8006032:	e14d      	b.n	80062d0 <UART_SetConfig+0x348>
 8006034:	2304      	movs	r3, #4
 8006036:	77fb      	strb	r3, [r7, #31]
 8006038:	e14a      	b.n	80062d0 <UART_SetConfig+0x348>
 800603a:	2308      	movs	r3, #8
 800603c:	77fb      	strb	r3, [r7, #31]
 800603e:	e147      	b.n	80062d0 <UART_SetConfig+0x348>
 8006040:	2310      	movs	r3, #16
 8006042:	77fb      	strb	r3, [r7, #31]
 8006044:	e144      	b.n	80062d0 <UART_SetConfig+0x348>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a83      	ldr	r2, [pc, #524]	; (8006258 <UART_SetConfig+0x2d0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d132      	bne.n	80060b6 <UART_SetConfig+0x12e>
 8006050:	4b80      	ldr	r3, [pc, #512]	; (8006254 <UART_SetConfig+0x2cc>)
 8006052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006056:	f003 030c 	and.w	r3, r3, #12
 800605a:	2b0c      	cmp	r3, #12
 800605c:	d828      	bhi.n	80060b0 <UART_SetConfig+0x128>
 800605e:	a201      	add	r2, pc, #4	; (adr r2, 8006064 <UART_SetConfig+0xdc>)
 8006060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006064:	08006099 	.word	0x08006099
 8006068:	080060b1 	.word	0x080060b1
 800606c:	080060b1 	.word	0x080060b1
 8006070:	080060b1 	.word	0x080060b1
 8006074:	080060a5 	.word	0x080060a5
 8006078:	080060b1 	.word	0x080060b1
 800607c:	080060b1 	.word	0x080060b1
 8006080:	080060b1 	.word	0x080060b1
 8006084:	0800609f 	.word	0x0800609f
 8006088:	080060b1 	.word	0x080060b1
 800608c:	080060b1 	.word	0x080060b1
 8006090:	080060b1 	.word	0x080060b1
 8006094:	080060ab 	.word	0x080060ab
 8006098:	2300      	movs	r3, #0
 800609a:	77fb      	strb	r3, [r7, #31]
 800609c:	e118      	b.n	80062d0 <UART_SetConfig+0x348>
 800609e:	2302      	movs	r3, #2
 80060a0:	77fb      	strb	r3, [r7, #31]
 80060a2:	e115      	b.n	80062d0 <UART_SetConfig+0x348>
 80060a4:	2304      	movs	r3, #4
 80060a6:	77fb      	strb	r3, [r7, #31]
 80060a8:	e112      	b.n	80062d0 <UART_SetConfig+0x348>
 80060aa:	2308      	movs	r3, #8
 80060ac:	77fb      	strb	r3, [r7, #31]
 80060ae:	e10f      	b.n	80062d0 <UART_SetConfig+0x348>
 80060b0:	2310      	movs	r3, #16
 80060b2:	77fb      	strb	r3, [r7, #31]
 80060b4:	e10c      	b.n	80062d0 <UART_SetConfig+0x348>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a68      	ldr	r2, [pc, #416]	; (800625c <UART_SetConfig+0x2d4>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d120      	bne.n	8006102 <UART_SetConfig+0x17a>
 80060c0:	4b64      	ldr	r3, [pc, #400]	; (8006254 <UART_SetConfig+0x2cc>)
 80060c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060ca:	2b30      	cmp	r3, #48	; 0x30
 80060cc:	d013      	beq.n	80060f6 <UART_SetConfig+0x16e>
 80060ce:	2b30      	cmp	r3, #48	; 0x30
 80060d0:	d814      	bhi.n	80060fc <UART_SetConfig+0x174>
 80060d2:	2b20      	cmp	r3, #32
 80060d4:	d009      	beq.n	80060ea <UART_SetConfig+0x162>
 80060d6:	2b20      	cmp	r3, #32
 80060d8:	d810      	bhi.n	80060fc <UART_SetConfig+0x174>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d002      	beq.n	80060e4 <UART_SetConfig+0x15c>
 80060de:	2b10      	cmp	r3, #16
 80060e0:	d006      	beq.n	80060f0 <UART_SetConfig+0x168>
 80060e2:	e00b      	b.n	80060fc <UART_SetConfig+0x174>
 80060e4:	2300      	movs	r3, #0
 80060e6:	77fb      	strb	r3, [r7, #31]
 80060e8:	e0f2      	b.n	80062d0 <UART_SetConfig+0x348>
 80060ea:	2302      	movs	r3, #2
 80060ec:	77fb      	strb	r3, [r7, #31]
 80060ee:	e0ef      	b.n	80062d0 <UART_SetConfig+0x348>
 80060f0:	2304      	movs	r3, #4
 80060f2:	77fb      	strb	r3, [r7, #31]
 80060f4:	e0ec      	b.n	80062d0 <UART_SetConfig+0x348>
 80060f6:	2308      	movs	r3, #8
 80060f8:	77fb      	strb	r3, [r7, #31]
 80060fa:	e0e9      	b.n	80062d0 <UART_SetConfig+0x348>
 80060fc:	2310      	movs	r3, #16
 80060fe:	77fb      	strb	r3, [r7, #31]
 8006100:	e0e6      	b.n	80062d0 <UART_SetConfig+0x348>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a56      	ldr	r2, [pc, #344]	; (8006260 <UART_SetConfig+0x2d8>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d120      	bne.n	800614e <UART_SetConfig+0x1c6>
 800610c:	4b51      	ldr	r3, [pc, #324]	; (8006254 <UART_SetConfig+0x2cc>)
 800610e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006112:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006116:	2bc0      	cmp	r3, #192	; 0xc0
 8006118:	d013      	beq.n	8006142 <UART_SetConfig+0x1ba>
 800611a:	2bc0      	cmp	r3, #192	; 0xc0
 800611c:	d814      	bhi.n	8006148 <UART_SetConfig+0x1c0>
 800611e:	2b80      	cmp	r3, #128	; 0x80
 8006120:	d009      	beq.n	8006136 <UART_SetConfig+0x1ae>
 8006122:	2b80      	cmp	r3, #128	; 0x80
 8006124:	d810      	bhi.n	8006148 <UART_SetConfig+0x1c0>
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <UART_SetConfig+0x1a8>
 800612a:	2b40      	cmp	r3, #64	; 0x40
 800612c:	d006      	beq.n	800613c <UART_SetConfig+0x1b4>
 800612e:	e00b      	b.n	8006148 <UART_SetConfig+0x1c0>
 8006130:	2300      	movs	r3, #0
 8006132:	77fb      	strb	r3, [r7, #31]
 8006134:	e0cc      	b.n	80062d0 <UART_SetConfig+0x348>
 8006136:	2302      	movs	r3, #2
 8006138:	77fb      	strb	r3, [r7, #31]
 800613a:	e0c9      	b.n	80062d0 <UART_SetConfig+0x348>
 800613c:	2304      	movs	r3, #4
 800613e:	77fb      	strb	r3, [r7, #31]
 8006140:	e0c6      	b.n	80062d0 <UART_SetConfig+0x348>
 8006142:	2308      	movs	r3, #8
 8006144:	77fb      	strb	r3, [r7, #31]
 8006146:	e0c3      	b.n	80062d0 <UART_SetConfig+0x348>
 8006148:	2310      	movs	r3, #16
 800614a:	77fb      	strb	r3, [r7, #31]
 800614c:	e0c0      	b.n	80062d0 <UART_SetConfig+0x348>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a44      	ldr	r2, [pc, #272]	; (8006264 <UART_SetConfig+0x2dc>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d125      	bne.n	80061a4 <UART_SetConfig+0x21c>
 8006158:	4b3e      	ldr	r3, [pc, #248]	; (8006254 <UART_SetConfig+0x2cc>)
 800615a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800615e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006162:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006166:	d017      	beq.n	8006198 <UART_SetConfig+0x210>
 8006168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800616c:	d817      	bhi.n	800619e <UART_SetConfig+0x216>
 800616e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006172:	d00b      	beq.n	800618c <UART_SetConfig+0x204>
 8006174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006178:	d811      	bhi.n	800619e <UART_SetConfig+0x216>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <UART_SetConfig+0x1fe>
 800617e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006182:	d006      	beq.n	8006192 <UART_SetConfig+0x20a>
 8006184:	e00b      	b.n	800619e <UART_SetConfig+0x216>
 8006186:	2300      	movs	r3, #0
 8006188:	77fb      	strb	r3, [r7, #31]
 800618a:	e0a1      	b.n	80062d0 <UART_SetConfig+0x348>
 800618c:	2302      	movs	r3, #2
 800618e:	77fb      	strb	r3, [r7, #31]
 8006190:	e09e      	b.n	80062d0 <UART_SetConfig+0x348>
 8006192:	2304      	movs	r3, #4
 8006194:	77fb      	strb	r3, [r7, #31]
 8006196:	e09b      	b.n	80062d0 <UART_SetConfig+0x348>
 8006198:	2308      	movs	r3, #8
 800619a:	77fb      	strb	r3, [r7, #31]
 800619c:	e098      	b.n	80062d0 <UART_SetConfig+0x348>
 800619e:	2310      	movs	r3, #16
 80061a0:	77fb      	strb	r3, [r7, #31]
 80061a2:	e095      	b.n	80062d0 <UART_SetConfig+0x348>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a2f      	ldr	r2, [pc, #188]	; (8006268 <UART_SetConfig+0x2e0>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d125      	bne.n	80061fa <UART_SetConfig+0x272>
 80061ae:	4b29      	ldr	r3, [pc, #164]	; (8006254 <UART_SetConfig+0x2cc>)
 80061b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061bc:	d017      	beq.n	80061ee <UART_SetConfig+0x266>
 80061be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061c2:	d817      	bhi.n	80061f4 <UART_SetConfig+0x26c>
 80061c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061c8:	d00b      	beq.n	80061e2 <UART_SetConfig+0x25a>
 80061ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061ce:	d811      	bhi.n	80061f4 <UART_SetConfig+0x26c>
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <UART_SetConfig+0x254>
 80061d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d8:	d006      	beq.n	80061e8 <UART_SetConfig+0x260>
 80061da:	e00b      	b.n	80061f4 <UART_SetConfig+0x26c>
 80061dc:	2301      	movs	r3, #1
 80061de:	77fb      	strb	r3, [r7, #31]
 80061e0:	e076      	b.n	80062d0 <UART_SetConfig+0x348>
 80061e2:	2302      	movs	r3, #2
 80061e4:	77fb      	strb	r3, [r7, #31]
 80061e6:	e073      	b.n	80062d0 <UART_SetConfig+0x348>
 80061e8:	2304      	movs	r3, #4
 80061ea:	77fb      	strb	r3, [r7, #31]
 80061ec:	e070      	b.n	80062d0 <UART_SetConfig+0x348>
 80061ee:	2308      	movs	r3, #8
 80061f0:	77fb      	strb	r3, [r7, #31]
 80061f2:	e06d      	b.n	80062d0 <UART_SetConfig+0x348>
 80061f4:	2310      	movs	r3, #16
 80061f6:	77fb      	strb	r3, [r7, #31]
 80061f8:	e06a      	b.n	80062d0 <UART_SetConfig+0x348>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1b      	ldr	r2, [pc, #108]	; (800626c <UART_SetConfig+0x2e4>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d138      	bne.n	8006276 <UART_SetConfig+0x2ee>
 8006204:	4b13      	ldr	r3, [pc, #76]	; (8006254 <UART_SetConfig+0x2cc>)
 8006206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800620a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800620e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006212:	d017      	beq.n	8006244 <UART_SetConfig+0x2bc>
 8006214:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006218:	d82a      	bhi.n	8006270 <UART_SetConfig+0x2e8>
 800621a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800621e:	d00b      	beq.n	8006238 <UART_SetConfig+0x2b0>
 8006220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006224:	d824      	bhi.n	8006270 <UART_SetConfig+0x2e8>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <UART_SetConfig+0x2aa>
 800622a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800622e:	d006      	beq.n	800623e <UART_SetConfig+0x2b6>
 8006230:	e01e      	b.n	8006270 <UART_SetConfig+0x2e8>
 8006232:	2300      	movs	r3, #0
 8006234:	77fb      	strb	r3, [r7, #31]
 8006236:	e04b      	b.n	80062d0 <UART_SetConfig+0x348>
 8006238:	2302      	movs	r3, #2
 800623a:	77fb      	strb	r3, [r7, #31]
 800623c:	e048      	b.n	80062d0 <UART_SetConfig+0x348>
 800623e:	2304      	movs	r3, #4
 8006240:	77fb      	strb	r3, [r7, #31]
 8006242:	e045      	b.n	80062d0 <UART_SetConfig+0x348>
 8006244:	2308      	movs	r3, #8
 8006246:	77fb      	strb	r3, [r7, #31]
 8006248:	e042      	b.n	80062d0 <UART_SetConfig+0x348>
 800624a:	bf00      	nop
 800624c:	efff69f3 	.word	0xefff69f3
 8006250:	40011000 	.word	0x40011000
 8006254:	40023800 	.word	0x40023800
 8006258:	40004400 	.word	0x40004400
 800625c:	40004800 	.word	0x40004800
 8006260:	40004c00 	.word	0x40004c00
 8006264:	40005000 	.word	0x40005000
 8006268:	40011400 	.word	0x40011400
 800626c:	40007800 	.word	0x40007800
 8006270:	2310      	movs	r3, #16
 8006272:	77fb      	strb	r3, [r7, #31]
 8006274:	e02c      	b.n	80062d0 <UART_SetConfig+0x348>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a72      	ldr	r2, [pc, #456]	; (8006444 <UART_SetConfig+0x4bc>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d125      	bne.n	80062cc <UART_SetConfig+0x344>
 8006280:	4b71      	ldr	r3, [pc, #452]	; (8006448 <UART_SetConfig+0x4c0>)
 8006282:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006286:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800628a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800628e:	d017      	beq.n	80062c0 <UART_SetConfig+0x338>
 8006290:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006294:	d817      	bhi.n	80062c6 <UART_SetConfig+0x33e>
 8006296:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800629a:	d00b      	beq.n	80062b4 <UART_SetConfig+0x32c>
 800629c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062a0:	d811      	bhi.n	80062c6 <UART_SetConfig+0x33e>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <UART_SetConfig+0x326>
 80062a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062aa:	d006      	beq.n	80062ba <UART_SetConfig+0x332>
 80062ac:	e00b      	b.n	80062c6 <UART_SetConfig+0x33e>
 80062ae:	2300      	movs	r3, #0
 80062b0:	77fb      	strb	r3, [r7, #31]
 80062b2:	e00d      	b.n	80062d0 <UART_SetConfig+0x348>
 80062b4:	2302      	movs	r3, #2
 80062b6:	77fb      	strb	r3, [r7, #31]
 80062b8:	e00a      	b.n	80062d0 <UART_SetConfig+0x348>
 80062ba:	2304      	movs	r3, #4
 80062bc:	77fb      	strb	r3, [r7, #31]
 80062be:	e007      	b.n	80062d0 <UART_SetConfig+0x348>
 80062c0:	2308      	movs	r3, #8
 80062c2:	77fb      	strb	r3, [r7, #31]
 80062c4:	e004      	b.n	80062d0 <UART_SetConfig+0x348>
 80062c6:	2310      	movs	r3, #16
 80062c8:	77fb      	strb	r3, [r7, #31]
 80062ca:	e001      	b.n	80062d0 <UART_SetConfig+0x348>
 80062cc:	2310      	movs	r3, #16
 80062ce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062d8:	d15b      	bne.n	8006392 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80062da:	7ffb      	ldrb	r3, [r7, #31]
 80062dc:	2b08      	cmp	r3, #8
 80062de:	d828      	bhi.n	8006332 <UART_SetConfig+0x3aa>
 80062e0:	a201      	add	r2, pc, #4	; (adr r2, 80062e8 <UART_SetConfig+0x360>)
 80062e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e6:	bf00      	nop
 80062e8:	0800630d 	.word	0x0800630d
 80062ec:	08006315 	.word	0x08006315
 80062f0:	0800631d 	.word	0x0800631d
 80062f4:	08006333 	.word	0x08006333
 80062f8:	08006323 	.word	0x08006323
 80062fc:	08006333 	.word	0x08006333
 8006300:	08006333 	.word	0x08006333
 8006304:	08006333 	.word	0x08006333
 8006308:	0800632b 	.word	0x0800632b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800630c:	f7fe fd9c 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 8006310:	61b8      	str	r0, [r7, #24]
        break;
 8006312:	e013      	b.n	800633c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006314:	f7fe fdac 	bl	8004e70 <HAL_RCC_GetPCLK2Freq>
 8006318:	61b8      	str	r0, [r7, #24]
        break;
 800631a:	e00f      	b.n	800633c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800631c:	4b4b      	ldr	r3, [pc, #300]	; (800644c <UART_SetConfig+0x4c4>)
 800631e:	61bb      	str	r3, [r7, #24]
        break;
 8006320:	e00c      	b.n	800633c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006322:	f7fe fc7f 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 8006326:	61b8      	str	r0, [r7, #24]
        break;
 8006328:	e008      	b.n	800633c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800632a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800632e:	61bb      	str	r3, [r7, #24]
        break;
 8006330:	e004      	b.n	800633c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	77bb      	strb	r3, [r7, #30]
        break;
 800633a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d074      	beq.n	800642c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	005a      	lsls	r2, r3, #1
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	085b      	lsrs	r3, r3, #1
 800634c:	441a      	add	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	fbb2 f3f3 	udiv	r3, r2, r3
 8006356:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	2b0f      	cmp	r3, #15
 800635c:	d916      	bls.n	800638c <UART_SetConfig+0x404>
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006364:	d212      	bcs.n	800638c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	b29b      	uxth	r3, r3
 800636a:	f023 030f 	bic.w	r3, r3, #15
 800636e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	085b      	lsrs	r3, r3, #1
 8006374:	b29b      	uxth	r3, r3
 8006376:	f003 0307 	and.w	r3, r3, #7
 800637a:	b29a      	uxth	r2, r3
 800637c:	89fb      	ldrh	r3, [r7, #14]
 800637e:	4313      	orrs	r3, r2
 8006380:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	89fa      	ldrh	r2, [r7, #14]
 8006388:	60da      	str	r2, [r3, #12]
 800638a:	e04f      	b.n	800642c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	77bb      	strb	r3, [r7, #30]
 8006390:	e04c      	b.n	800642c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006392:	7ffb      	ldrb	r3, [r7, #31]
 8006394:	2b08      	cmp	r3, #8
 8006396:	d828      	bhi.n	80063ea <UART_SetConfig+0x462>
 8006398:	a201      	add	r2, pc, #4	; (adr r2, 80063a0 <UART_SetConfig+0x418>)
 800639a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639e:	bf00      	nop
 80063a0:	080063c5 	.word	0x080063c5
 80063a4:	080063cd 	.word	0x080063cd
 80063a8:	080063d5 	.word	0x080063d5
 80063ac:	080063eb 	.word	0x080063eb
 80063b0:	080063db 	.word	0x080063db
 80063b4:	080063eb 	.word	0x080063eb
 80063b8:	080063eb 	.word	0x080063eb
 80063bc:	080063eb 	.word	0x080063eb
 80063c0:	080063e3 	.word	0x080063e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063c4:	f7fe fd40 	bl	8004e48 <HAL_RCC_GetPCLK1Freq>
 80063c8:	61b8      	str	r0, [r7, #24]
        break;
 80063ca:	e013      	b.n	80063f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063cc:	f7fe fd50 	bl	8004e70 <HAL_RCC_GetPCLK2Freq>
 80063d0:	61b8      	str	r0, [r7, #24]
        break;
 80063d2:	e00f      	b.n	80063f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063d4:	4b1d      	ldr	r3, [pc, #116]	; (800644c <UART_SetConfig+0x4c4>)
 80063d6:	61bb      	str	r3, [r7, #24]
        break;
 80063d8:	e00c      	b.n	80063f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063da:	f7fe fc23 	bl	8004c24 <HAL_RCC_GetSysClockFreq>
 80063de:	61b8      	str	r0, [r7, #24]
        break;
 80063e0:	e008      	b.n	80063f4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063e6:	61bb      	str	r3, [r7, #24]
        break;
 80063e8:	e004      	b.n	80063f4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80063ea:	2300      	movs	r3, #0
 80063ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	77bb      	strb	r3, [r7, #30]
        break;
 80063f2:	bf00      	nop
    }

    if (pclk != 0U)
 80063f4:	69bb      	ldr	r3, [r7, #24]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d018      	beq.n	800642c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	085a      	lsrs	r2, r3, #1
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	441a      	add	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	fbb2 f3f3 	udiv	r3, r2, r3
 800640c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	2b0f      	cmp	r3, #15
 8006412:	d909      	bls.n	8006428 <UART_SetConfig+0x4a0>
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800641a:	d205      	bcs.n	8006428 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	b29a      	uxth	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60da      	str	r2, [r3, #12]
 8006426:	e001      	b.n	800642c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006438:	7fbb      	ldrb	r3, [r7, #30]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	40007c00 	.word	0x40007c00
 8006448:	40023800 	.word	0x40023800
 800644c:	00f42400 	.word	0x00f42400

08006450 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645c:	f003 0301 	and.w	r3, r3, #1
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00a      	beq.n	800647a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	430a      	orrs	r2, r1
 8006478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647e:	f003 0302 	and.w	r3, r3, #2
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00a      	beq.n	800649c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	430a      	orrs	r2, r1
 800649a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	f003 0304 	and.w	r3, r3, #4
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00a      	beq.n	80064be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	f003 0308 	and.w	r3, r3, #8
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00a      	beq.n	80064e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e4:	f003 0310 	and.w	r3, r3, #16
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00a      	beq.n	8006502 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	430a      	orrs	r2, r1
 8006500:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006506:	f003 0320 	and.w	r3, r3, #32
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	430a      	orrs	r2, r1
 8006522:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800652c:	2b00      	cmp	r3, #0
 800652e:	d01a      	beq.n	8006566 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800654e:	d10a      	bne.n	8006566 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00a      	beq.n	8006588 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	430a      	orrs	r2, r1
 8006586:	605a      	str	r2, [r3, #4]
  }
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b086      	sub	sp, #24
 8006598:	af02      	add	r7, sp, #8
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065a4:	f7fb fff4 	bl	8002590 <HAL_GetTick>
 80065a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0308 	and.w	r3, r3, #8
 80065b4:	2b08      	cmp	r3, #8
 80065b6:	d10e      	bne.n	80065d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f81b 	bl	8006602 <UART_WaitOnFlagUntilTimeout>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e011      	b.n	80065fa <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2220      	movs	r2, #32
 80065da:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2220      	movs	r2, #32
 80065e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b09c      	sub	sp, #112	; 0x70
 8006606:	af00      	add	r7, sp, #0
 8006608:	60f8      	str	r0, [r7, #12]
 800660a:	60b9      	str	r1, [r7, #8]
 800660c:	603b      	str	r3, [r7, #0]
 800660e:	4613      	mov	r3, r2
 8006610:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006612:	e0a7      	b.n	8006764 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661a:	f000 80a3 	beq.w	8006764 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800661e:	f7fb ffb7 	bl	8002590 <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800662a:	429a      	cmp	r2, r3
 800662c:	d302      	bcc.n	8006634 <UART_WaitOnFlagUntilTimeout+0x32>
 800662e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006630:	2b00      	cmp	r3, #0
 8006632:	d13f      	bne.n	80066b4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800663c:	e853 3f00 	ldrex	r3, [r3]
 8006640:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006642:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006644:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006648:	667b      	str	r3, [r7, #100]	; 0x64
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006652:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006654:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006656:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006658:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800665a:	e841 2300 	strex	r3, r2, [r1]
 800665e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006660:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1e6      	bne.n	8006634 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3308      	adds	r3, #8
 800666c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006670:	e853 3f00 	ldrex	r3, [r3]
 8006674:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006678:	f023 0301 	bic.w	r3, r3, #1
 800667c:	663b      	str	r3, [r7, #96]	; 0x60
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	3308      	adds	r3, #8
 8006684:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006686:	64ba      	str	r2, [r7, #72]	; 0x48
 8006688:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800668c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800668e:	e841 2300 	strex	r3, r2, [r1]
 8006692:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1e5      	bne.n	8006666 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2220      	movs	r2, #32
 800669e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2220      	movs	r2, #32
 80066a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e068      	b.n	8006786 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0304 	and.w	r3, r3, #4
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d050      	beq.n	8006764 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066d0:	d148      	bne.n	8006764 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066da:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e4:	e853 3f00 	ldrex	r3, [r3]
 80066e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	461a      	mov	r2, r3
 80066f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fa:	637b      	str	r3, [r7, #52]	; 0x34
 80066fc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006700:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006702:	e841 2300 	strex	r3, r2, [r1]
 8006706:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1e6      	bne.n	80066dc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	e853 3f00 	ldrex	r3, [r3]
 800671c:	613b      	str	r3, [r7, #16]
   return(result);
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f023 0301 	bic.w	r3, r3, #1
 8006724:	66bb      	str	r3, [r7, #104]	; 0x68
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3308      	adds	r3, #8
 800672c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800672e:	623a      	str	r2, [r7, #32]
 8006730:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006732:	69f9      	ldr	r1, [r7, #28]
 8006734:	6a3a      	ldr	r2, [r7, #32]
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	61bb      	str	r3, [r7, #24]
   return(result);
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e5      	bne.n	800670e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2220      	movs	r2, #32
 8006746:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2220      	movs	r2, #32
 800674c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2220      	movs	r2, #32
 8006754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e010      	b.n	8006786 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	69da      	ldr	r2, [r3, #28]
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	4013      	ands	r3, r2
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	429a      	cmp	r2, r3
 8006772:	bf0c      	ite	eq
 8006774:	2301      	moveq	r3, #1
 8006776:	2300      	movne	r3, #0
 8006778:	b2db      	uxtb	r3, r3
 800677a:	461a      	mov	r2, r3
 800677c:	79fb      	ldrb	r3, [r7, #7]
 800677e:	429a      	cmp	r2, r3
 8006780:	f43f af48 	beq.w	8006614 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3770      	adds	r7, #112	; 0x70
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800678e:	b480      	push	{r7}
 8006790:	b095      	sub	sp, #84	; 0x54
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800679e:	e853 3f00 	ldrex	r3, [r3]
 80067a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	461a      	mov	r2, r3
 80067b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067b4:	643b      	str	r3, [r7, #64]	; 0x40
 80067b6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80067ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067bc:	e841 2300 	strex	r3, r2, [r1]
 80067c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1e6      	bne.n	8006796 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3308      	adds	r3, #8
 80067ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d0:	6a3b      	ldr	r3, [r7, #32]
 80067d2:	e853 3f00 	ldrex	r3, [r3]
 80067d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	f023 0301 	bic.w	r3, r3, #1
 80067de:	64bb      	str	r3, [r7, #72]	; 0x48
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3308      	adds	r3, #8
 80067e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067f0:	e841 2300 	strex	r3, r2, [r1]
 80067f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1e5      	bne.n	80067c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006800:	2b01      	cmp	r3, #1
 8006802:	d118      	bne.n	8006836 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	e853 3f00 	ldrex	r3, [r3]
 8006810:	60bb      	str	r3, [r7, #8]
   return(result);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	f023 0310 	bic.w	r3, r3, #16
 8006818:	647b      	str	r3, [r7, #68]	; 0x44
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	461a      	mov	r2, r3
 8006820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006822:	61bb      	str	r3, [r7, #24]
 8006824:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	6979      	ldr	r1, [r7, #20]
 8006828:	69ba      	ldr	r2, [r7, #24]
 800682a:	e841 2300 	strex	r3, r2, [r1]
 800682e:	613b      	str	r3, [r7, #16]
   return(result);
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1e6      	bne.n	8006804 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2220      	movs	r2, #32
 800683a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	669a      	str	r2, [r3, #104]	; 0x68
}
 800684a:	bf00      	nop
 800684c:	3754      	adds	r7, #84	; 0x54
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b084      	sub	sp, #16
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006862:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f7ff fb71 	bl	8005f5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800687a:	bf00      	nop
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b088      	sub	sp, #32
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	e853 3f00 	ldrex	r3, [r3]
 8006896:	60bb      	str	r3, [r7, #8]
   return(result);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800689e:	61fb      	str	r3, [r7, #28]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	461a      	mov	r2, r3
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	61bb      	str	r3, [r7, #24]
 80068aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ac:	6979      	ldr	r1, [r7, #20]
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	e841 2300 	strex	r3, r2, [r1]
 80068b4:	613b      	str	r3, [r7, #16]
   return(result);
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1e6      	bne.n	800688a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2220      	movs	r2, #32
 80068c0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f7ff fb3d 	bl	8005f48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068ce:	bf00      	nop
 80068d0:	3720      	adds	r7, #32
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b084      	sub	sp, #16
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068e0:	2300      	movs	r3, #0
 80068e2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80068e4:	6839      	ldr	r1, [r7, #0]
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f001 fce1 	bl	80082ae <VL53L0X_get_offset_calibration_data_micro_meter>
 80068ec:	4603      	mov	r3, r0
 80068ee:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80068f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3710      	adds	r7, #16
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 80068fc:	b5b0      	push	{r4, r5, r7, lr}
 80068fe:	b096      	sub	sp, #88	; 0x58
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006904:	2300      	movs	r3, #0
 8006906:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800690a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800690e:	2b00      	cmp	r3, #0
 8006910:	d107      	bne.n	8006922 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006912:	2200      	movs	r2, #0
 8006914:	2188      	movs	r1, #136	; 0x88
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f004 feda 	bl	800b6d0 <VL53L0X_WrByte>
 800691c:	4603      	mov	r3, r0
 800691e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006930:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800693a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a9e      	ldr	r2, [pc, #632]	; (8006bbc <VL53L0X_DataInit+0x2c0>)
 8006942:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a9d      	ldr	r2, [pc, #628]	; (8006bc0 <VL53L0X_DataInit+0x2c4>)
 800694a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006954:	f107 0310 	add.w	r3, r7, #16
 8006958:	4619      	mov	r1, r3
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fac2 	bl	8006ee4 <VL53L0X_GetDeviceParameters>
 8006960:	4603      	mov	r3, r0
 8006962:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8006966:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800696a:	2b00      	cmp	r3, #0
 800696c:	d112      	bne.n	8006994 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800696e:	2300      	movs	r3, #0
 8006970:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006972:	2300      	movs	r3, #0
 8006974:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f103 0410 	add.w	r4, r3, #16
 800697c:	f107 0510 	add.w	r5, r7, #16
 8006980:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006984:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006986:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006988:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800698a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800698c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006990:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2264      	movs	r2, #100	; 0x64
 8006998:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f44f 7261 	mov.w	r2, #900	; 0x384
 80069a2:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80069ac:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80069b6:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80069c2:	2201      	movs	r2, #1
 80069c4:	2180      	movs	r1, #128	; 0x80
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f004 fe82 	bl	800b6d0 <VL53L0X_WrByte>
 80069cc:	4603      	mov	r3, r0
 80069ce:	461a      	mov	r2, r3
 80069d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80069d4:	4313      	orrs	r3, r2
 80069d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80069da:	2201      	movs	r2, #1
 80069dc:	21ff      	movs	r1, #255	; 0xff
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f004 fe76 	bl	800b6d0 <VL53L0X_WrByte>
 80069e4:	4603      	mov	r3, r0
 80069e6:	461a      	mov	r2, r3
 80069e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80069ec:	4313      	orrs	r3, r2
 80069ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80069f2:	2200      	movs	r2, #0
 80069f4:	2100      	movs	r1, #0
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f004 fe6a 	bl	800b6d0 <VL53L0X_WrByte>
 80069fc:	4603      	mov	r3, r0
 80069fe:	461a      	mov	r2, r3
 8006a00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a04:	4313      	orrs	r3, r2
 8006a06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8006a0a:	f107 030f 	add.w	r3, r7, #15
 8006a0e:	461a      	mov	r2, r3
 8006a10:	2191      	movs	r1, #145	; 0x91
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f004 fede 	bl	800b7d4 <VL53L0X_RdByte>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a20:	4313      	orrs	r3, r2
 8006a22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8006a26:	7bfa      	ldrb	r2, [r7, #15]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006a2e:	2201      	movs	r2, #1
 8006a30:	2100      	movs	r1, #0
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f004 fe4c 	bl	800b6d0 <VL53L0X_WrByte>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a40:	4313      	orrs	r3, r2
 8006a42:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006a46:	2200      	movs	r2, #0
 8006a48:	21ff      	movs	r1, #255	; 0xff
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f004 fe40 	bl	800b6d0 <VL53L0X_WrByte>
 8006a50:	4603      	mov	r3, r0
 8006a52:	461a      	mov	r2, r3
 8006a54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006a5e:	2200      	movs	r2, #0
 8006a60:	2180      	movs	r1, #128	; 0x80
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f004 fe34 	bl	800b6d0 <VL53L0X_WrByte>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a70:	4313      	orrs	r3, r2
 8006a72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006a76:	2300      	movs	r3, #0
 8006a78:	653b      	str	r3, [r7, #80]	; 0x50
 8006a7a:	e014      	b.n	8006aa6 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8006a7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d114      	bne.n	8006aae <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8006a84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2201      	movs	r2, #1
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 fd35 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
 8006a92:	4603      	mov	r3, r0
 8006a94:	461a      	mov	r2, r3
 8006a96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006aa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	653b      	str	r3, [r7, #80]	; 0x50
 8006aa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006aa8:	2b05      	cmp	r3, #5
 8006aaa:	dde7      	ble.n	8006a7c <VL53L0X_DataInit+0x180>
 8006aac:	e000      	b.n	8006ab0 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8006aae:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8006ab0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d107      	bne.n	8006ac8 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2102      	movs	r1, #2
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 fd1d 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006ac8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d107      	bne.n	8006ae0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	2103      	movs	r1, #3
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fd11 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
 8006ada:	4603      	mov	r3, r0
 8006adc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006ae0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d107      	bne.n	8006af8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006ae8:	2200      	movs	r2, #0
 8006aea:	2104      	movs	r1, #4
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fd05 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
 8006af2:	4603      	mov	r3, r0
 8006af4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006af8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d107      	bne.n	8006b10 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006b00:	2200      	movs	r2, #0
 8006b02:	2105      	movs	r1, #5
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fcf9 	bl	80074fc <VL53L0X_SetLimitCheckEnable>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8006b10:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d108      	bne.n	8006b2a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006b18:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 fd9c 	bl	800765c <VL53L0X_SetLimitCheckValue>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006b2a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d108      	bne.n	8006b44 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006b32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006b36:	2101      	movs	r1, #1
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fd8f 	bl	800765c <VL53L0X_SetLimitCheckValue>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006b44:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d108      	bne.n	8006b5e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006b4c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8006b50:	2102      	movs	r1, #2
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 fd82 	bl	800765c <VL53L0X_SetLimitCheckValue>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006b5e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d107      	bne.n	8006b76 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006b66:	2200      	movs	r2, #0
 8006b68:	2103      	movs	r1, #3
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fd76 	bl	800765c <VL53L0X_SetLimitCheckValue>
 8006b70:	4603      	mov	r3, r0
 8006b72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006b76:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10f      	bne.n	8006b9e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	22ff      	movs	r2, #255	; 0xff
 8006b82:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006b86:	22ff      	movs	r2, #255	; 0xff
 8006b88:	2101      	movs	r1, #1
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f004 fda0 	bl	800b6d0 <VL53L0X_WrByte>
 8006b90:	4603      	mov	r3, r0
 8006b92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006b9e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d103      	bne.n	8006bae <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8006bae:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3758      	adds	r7, #88	; 0x58
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bdb0      	pop	{r4, r5, r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	00016b85 	.word	0x00016b85
 8006bc0:	000970a4 	.word	0x000970a4

08006bc4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8006bc4:	b5b0      	push	{r4, r5, r7, lr}
 8006bc6:	b09e      	sub	sp, #120	; 0x78
 8006bc8:	af02      	add	r7, sp, #8
 8006bca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8006bd2:	f107 031c 	add.w	r3, r7, #28
 8006bd6:	2240      	movs	r2, #64	; 0x40
 8006bd8:	2100      	movs	r1, #0
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f008 f8e6 	bl	800edac <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8006be0:	2300      	movs	r3, #0
 8006be2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8006be4:	2300      	movs	r3, #0
 8006be6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8006be8:	2300      	movs	r3, #0
 8006bea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8006c00:	2101      	movs	r1, #1
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f002 faa9 	bl	800915a <VL53L0X_get_info_from_device>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8006c14:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8006c1c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8006c20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d80d      	bhi.n	8006c44 <VL53L0X_StaticInit+0x80>
 8006c28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d102      	bne.n	8006c36 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8006c30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c32:	2b20      	cmp	r3, #32
 8006c34:	d806      	bhi.n	8006c44 <VL53L0X_StaticInit+0x80>
 8006c36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10e      	bne.n	8006c5c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8006c3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c40:	2b0c      	cmp	r3, #12
 8006c42:	d90b      	bls.n	8006c5c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8006c44:	f107 0218 	add.w	r2, r7, #24
 8006c48:	f107 0314 	add.w	r3, r7, #20
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f001 fd28 	bl	80086a4 <VL53L0X_perform_ref_spad_management>
 8006c54:	4603      	mov	r3, r0
 8006c56:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8006c5a:	e009      	b.n	8006c70 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8006c5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c60:	461a      	mov	r2, r3
 8006c62:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f001 ff29 	bl	8008abc <VL53L0X_set_reference_spads>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8006c70:	4b94      	ldr	r3, [pc, #592]	; (8006ec4 <VL53L0X_StaticInit+0x300>)
 8006c72:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8006c74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10f      	bne.n	8006c9c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8006c82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8006c86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d104      	bne.n	8006c98 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006c94:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c96:	e001      	b.n	8006c9c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8006c98:	4b8a      	ldr	r3, [pc, #552]	; (8006ec4 <VL53L0X_StaticInit+0x300>)
 8006c9a:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8006c9c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d106      	bne.n	8006cb2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8006ca4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f003 fdfc 	bl	800a8a4 <VL53L0X_load_tuning_settings>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8006cb2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10a      	bne.n	8006cd0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8006cba:	2300      	movs	r3, #0
 8006cbc:	9300      	str	r3, [sp, #0]
 8006cbe:	2304      	movs	r3, #4
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f001 f8f1 	bl	8007eac <VL53L0X_SetGpioConfig>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006cd0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d121      	bne.n	8006d1c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006cd8:	2201      	movs	r2, #1
 8006cda:	21ff      	movs	r1, #255	; 0xff
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f004 fcf7 	bl	800b6d0 <VL53L0X_WrByte>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8006ce8:	f107 031a 	add.w	r3, r7, #26
 8006cec:	461a      	mov	r2, r3
 8006cee:	2184      	movs	r1, #132	; 0x84
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f004 fd99 	bl	800b828 <VL53L0X_RdWord>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006d04:	2200      	movs	r2, #0
 8006d06:	21ff      	movs	r1, #255	; 0xff
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f004 fce1 	bl	800b6d0 <VL53L0X_WrByte>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	461a      	mov	r2, r3
 8006d12:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8006d16:	4313      	orrs	r3, r2
 8006d18:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006d1c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d105      	bne.n	8006d30 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8006d24:	8b7b      	ldrh	r3, [r7, #26]
 8006d26:	011b      	lsls	r3, r3, #4
 8006d28:	461a      	mov	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8006d30:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d108      	bne.n	8006d4a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006d38:	f107 031c 	add.w	r3, r7, #28
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f8d0 	bl	8006ee4 <VL53L0X_GetDeviceParameters>
 8006d44:	4603      	mov	r3, r0
 8006d46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8006d4a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d110      	bne.n	8006d74 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8006d52:	f107 0319 	add.w	r3, r7, #25
 8006d56:	4619      	mov	r1, r3
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 f992 	bl	8007082 <VL53L0X_GetFractionEnable>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8006d64:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d103      	bne.n	8006d74 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8006d6c:	7e7a      	ldrb	r2, [r7, #25]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8006d74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d10e      	bne.n	8006d9a <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f103 0410 	add.w	r4, r3, #16
 8006d82:	f107 051c 	add.w	r5, r7, #28
 8006d86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006d96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8006d9a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d111      	bne.n	8006dc6 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8006da2:	f107 0319 	add.w	r3, r7, #25
 8006da6:	461a      	mov	r2, r3
 8006da8:	2101      	movs	r1, #1
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f004 fd12 	bl	800b7d4 <VL53L0X_RdByte>
 8006db0:	4603      	mov	r3, r0
 8006db2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8006db6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d103      	bne.n	8006dc6 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8006dbe:	7e7a      	ldrb	r2, [r7, #25]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8006dc6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d107      	bne.n	8006dde <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8006dce:	2200      	movs	r2, #0
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f9ca 	bl	800716c <VL53L0X_SetSequenceStepEnable>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006dde:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d107      	bne.n	8006df6 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8006de6:	2200      	movs	r2, #0
 8006de8:	2102      	movs	r1, #2
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f9be 	bl	800716c <VL53L0X_SetSequenceStepEnable>
 8006df0:	4603      	mov	r3, r0
 8006df2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8006df6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d103      	bne.n	8006e06 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2203      	movs	r2, #3
 8006e02:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8006e06:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d109      	bne.n	8006e22 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006e0e:	f107 0313 	add.w	r3, r7, #19
 8006e12:	461a      	mov	r2, r3
 8006e14:	2100      	movs	r1, #0
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 f990 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006e22:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d103      	bne.n	8006e32 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006e2a:	7cfa      	ldrb	r2, [r7, #19]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8006e32:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d109      	bne.n	8006e4e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006e3a:	f107 0313 	add.w	r3, r7, #19
 8006e3e:	461a      	mov	r2, r3
 8006e40:	2101      	movs	r1, #1
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f97a 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006e4e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d103      	bne.n	8006e5e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006e56:	7cfa      	ldrb	r2, [r7, #19]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006e5e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d109      	bne.n	8006e7a <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8006e66:	f107 030c 	add.w	r3, r7, #12
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	2103      	movs	r1, #3
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f002 fef4 	bl	8009c5c <get_sequence_step_timeout>
 8006e74:	4603      	mov	r3, r0
 8006e76:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006e7a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d103      	bne.n	8006e8a <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006e8a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d109      	bne.n	8006ea6 <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8006e92:	f107 030c 	add.w	r3, r7, #12
 8006e96:	461a      	mov	r2, r3
 8006e98:	2104      	movs	r1, #4
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f002 fede 	bl	8009c5c <get_sequence_step_timeout>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ea6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d103      	bne.n	8006eb6 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006eb6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3770      	adds	r7, #112	; 0x70
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bdb0      	pop	{r4, r5, r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000158 	.word	0x20000158

08006ec8 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8006ed0:	239d      	movs	r3, #157	; 0x9d
 8006ed2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8006ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f8b0 	bl	800705c <VL53L0X_GetDeviceMode>
 8006efc:	4603      	mov	r3, r0
 8006efe:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006f00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d107      	bne.n	8006f18 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	3308      	adds	r3, #8
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fa78 	bl	8007404 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8006f14:	4603      	mov	r3, r0
 8006f16:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8006f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d102      	bne.n	8006f26 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	2200      	movs	r2, #0
 8006f24:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8006f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d107      	bne.n	8006f3e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	3310      	adds	r3, #16
 8006f32:	4619      	mov	r1, r3
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 faae 	bl	8007496 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8006f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d107      	bne.n	8006f56 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	3314      	adds	r3, #20
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f7ff fcc2 	bl	80068d6 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8006f52:	4603      	mov	r3, r0
 8006f54:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8006f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d134      	bne.n	8006fc8 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006f5e:	2300      	movs	r3, #0
 8006f60:	60bb      	str	r3, [r7, #8]
 8006f62:	e02a      	b.n	8006fba <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d12a      	bne.n	8006fc2 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	b299      	uxth	r1, r3
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	3308      	adds	r3, #8
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	4413      	add	r3, r2
 8006f7a:	3304      	adds	r3, #4
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fbce 	bl	8007720 <VL53L0X_GetLimitCheckValue>
 8006f84:	4603      	mov	r3, r0
 8006f86:	461a      	mov	r2, r3
 8006f88:	7bfb      	ldrb	r3, [r7, #15]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8006f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d117      	bne.n	8006fc6 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	b299      	uxth	r1, r3
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	3318      	adds	r3, #24
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 fb35 	bl	8007614 <VL53L0X_GetLimitCheckEnable>
 8006faa:	4603      	mov	r3, r0
 8006fac:	461a      	mov	r2, r3
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	60bb      	str	r3, [r7, #8]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	2b05      	cmp	r3, #5
 8006fbe:	ddd1      	ble.n	8006f64 <VL53L0X_GetDeviceParameters+0x80>
 8006fc0:	e002      	b.n	8006fc8 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8006fc2:	bf00      	nop
 8006fc4:	e000      	b.n	8006fc8 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8006fc6:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d107      	bne.n	8006fe0 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	333c      	adds	r3, #60	; 0x3c
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 fc30 	bl	800783c <VL53L0X_GetWrapAroundCheckEnable>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8006fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d107      	bne.n	8006ff8 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	3304      	adds	r3, #4
 8006fec:	4619      	mov	r1, r3
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 f879 	bl	80070e6 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	460b      	mov	r3, r1
 800700e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007010:	2300      	movs	r3, #0
 8007012:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8007014:	78fb      	ldrb	r3, [r7, #3]
 8007016:	2b15      	cmp	r3, #21
 8007018:	bf8c      	ite	hi
 800701a:	2201      	movhi	r2, #1
 800701c:	2200      	movls	r2, #0
 800701e:	b2d2      	uxtb	r2, r2
 8007020:	2a00      	cmp	r2, #0
 8007022:	d10e      	bne.n	8007042 <VL53L0X_SetDeviceMode+0x3e>
 8007024:	2201      	movs	r2, #1
 8007026:	409a      	lsls	r2, r3
 8007028:	4b0b      	ldr	r3, [pc, #44]	; (8007058 <VL53L0X_SetDeviceMode+0x54>)
 800702a:	4013      	ands	r3, r2
 800702c:	2b00      	cmp	r3, #0
 800702e:	bf14      	ite	ne
 8007030:	2301      	movne	r3, #1
 8007032:	2300      	moveq	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	78fa      	ldrb	r2, [r7, #3]
 800703e:	741a      	strb	r2, [r3, #16]
		break;
 8007040:	e001      	b.n	8007046 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007042:	23f8      	movs	r3, #248	; 0xf8
 8007044:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007046:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	0030000b 	.word	0x0030000b

0800705c <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007066:	2300      	movs	r3, #0
 8007068:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	7c1a      	ldrb	r2, [r3, #16]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007072:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b084      	sub	sp, #16
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
 800708a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800708c:	2300      	movs	r3, #0
 800708e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8007090:	683a      	ldr	r2, [r7, #0]
 8007092:	2109      	movs	r1, #9
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f004 fb9d 	bl	800b7d4 <VL53L0X_RdByte>
 800709a:	4603      	mov	r3, r0
 800709c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800709e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d106      	bne.n	80070b4 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	f003 0301 	and.w	r3, r3, #1
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80070b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070ca:	2300      	movs	r3, #0
 80070cc:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80070ce:	6839      	ldr	r1, [r7, #0]
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f003 fa56 	bl	800a582 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80070d6:	4603      	mov	r3, r0
 80070d8:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80070da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070f0:	2300      	movs	r3, #0
 80070f2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80070f4:	6839      	ldr	r1, [r7, #0]
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f003 fb23 	bl	800a742 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80070fc:	4603      	mov	r3, r0
 80070fe:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8007100:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	460b      	mov	r3, r1
 8007116:	70fb      	strb	r3, [r7, #3]
 8007118:	4613      	mov	r3, r2
 800711a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800711c:	2300      	movs	r3, #0
 800711e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8007120:	78ba      	ldrb	r2, [r7, #2]
 8007122:	78fb      	ldrb	r3, [r7, #3]
 8007124:	4619      	mov	r1, r3
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f002 ff6b 	bl	800a002 <VL53L0X_set_vcsel_pulse_period>
 800712c:	4603      	mov	r3, r0
 800712e:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007130:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	460b      	mov	r3, r1
 8007146:	607a      	str	r2, [r7, #4]
 8007148:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800714a:	2300      	movs	r3, #0
 800714c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800714e:	7afb      	ldrb	r3, [r7, #11]
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	4619      	mov	r1, r3
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f003 f9dd 	bl	800a514 <VL53L0X_get_vcsel_pulse_period>
 800715a:	4603      	mov	r3, r0
 800715c:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800715e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007162:	4618      	mov	r0, r3
 8007164:	3718      	adds	r7, #24
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
	...

0800716c <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	460b      	mov	r3, r1
 8007176:	70fb      	strb	r3, [r7, #3]
 8007178:	4613      	mov	r3, r2
 800717a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800717c:	2300      	movs	r3, #0
 800717e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007180:	2300      	movs	r3, #0
 8007182:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8007184:	2300      	movs	r3, #0
 8007186:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007188:	f107 030f 	add.w	r3, r7, #15
 800718c:	461a      	mov	r2, r3
 800718e:	2101      	movs	r1, #1
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f004 fb1f 	bl	800b7d4 <VL53L0X_RdByte>
 8007196:	4603      	mov	r3, r0
 8007198:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800719a:	7bfb      	ldrb	r3, [r7, #15]
 800719c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800719e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d15a      	bne.n	800725c <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 80071a6:	78bb      	ldrb	r3, [r7, #2]
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d12b      	bne.n	8007204 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80071ac:	78fb      	ldrb	r3, [r7, #3]
 80071ae:	2b04      	cmp	r3, #4
 80071b0:	d825      	bhi.n	80071fe <VL53L0X_SetSequenceStepEnable+0x92>
 80071b2:	a201      	add	r2, pc, #4	; (adr r2, 80071b8 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80071b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b8:	080071cd 	.word	0x080071cd
 80071bc:	080071d7 	.word	0x080071d7
 80071c0:	080071e1 	.word	0x080071e1
 80071c4:	080071eb 	.word	0x080071eb
 80071c8:	080071f5 	.word	0x080071f5
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80071cc:	7dbb      	ldrb	r3, [r7, #22]
 80071ce:	f043 0310 	orr.w	r3, r3, #16
 80071d2:	75bb      	strb	r3, [r7, #22]
				break;
 80071d4:	e043      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80071d6:	7dbb      	ldrb	r3, [r7, #22]
 80071d8:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80071dc:	75bb      	strb	r3, [r7, #22]
				break;
 80071de:	e03e      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80071e0:	7dbb      	ldrb	r3, [r7, #22]
 80071e2:	f043 0304 	orr.w	r3, r3, #4
 80071e6:	75bb      	strb	r3, [r7, #22]
				break;
 80071e8:	e039      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80071ea:	7dbb      	ldrb	r3, [r7, #22]
 80071ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071f0:	75bb      	strb	r3, [r7, #22]
				break;
 80071f2:	e034      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80071f4:	7dbb      	ldrb	r3, [r7, #22]
 80071f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80071fa:	75bb      	strb	r3, [r7, #22]
				break;
 80071fc:	e02f      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80071fe:	23fc      	movs	r3, #252	; 0xfc
 8007200:	75fb      	strb	r3, [r7, #23]
 8007202:	e02c      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8007204:	78fb      	ldrb	r3, [r7, #3]
 8007206:	2b04      	cmp	r3, #4
 8007208:	d825      	bhi.n	8007256 <VL53L0X_SetSequenceStepEnable+0xea>
 800720a:	a201      	add	r2, pc, #4	; (adr r2, 8007210 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800720c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007210:	08007225 	.word	0x08007225
 8007214:	0800722f 	.word	0x0800722f
 8007218:	08007239 	.word	0x08007239
 800721c:	08007243 	.word	0x08007243
 8007220:	0800724d 	.word	0x0800724d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8007224:	7dbb      	ldrb	r3, [r7, #22]
 8007226:	f023 0310 	bic.w	r3, r3, #16
 800722a:	75bb      	strb	r3, [r7, #22]
				break;
 800722c:	e017      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800722e:	7dbb      	ldrb	r3, [r7, #22]
 8007230:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8007234:	75bb      	strb	r3, [r7, #22]
				break;
 8007236:	e012      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8007238:	7dbb      	ldrb	r3, [r7, #22]
 800723a:	f023 0304 	bic.w	r3, r3, #4
 800723e:	75bb      	strb	r3, [r7, #22]
				break;
 8007240:	e00d      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8007242:	7dbb      	ldrb	r3, [r7, #22]
 8007244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007248:	75bb      	strb	r3, [r7, #22]
				break;
 800724a:	e008      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800724c:	7dbb      	ldrb	r3, [r7, #22]
 800724e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007252:	75bb      	strb	r3, [r7, #22]
				break;
 8007254:	e003      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007256:	23fc      	movs	r3, #252	; 0xfc
 8007258:	75fb      	strb	r3, [r7, #23]
 800725a:	e000      	b.n	800725e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 800725c:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800725e:	7bfb      	ldrb	r3, [r7, #15]
 8007260:	7dba      	ldrb	r2, [r7, #22]
 8007262:	429a      	cmp	r2, r3
 8007264:	d01e      	beq.n	80072a4 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8007266:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d107      	bne.n	800727e <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800726e:	7dbb      	ldrb	r3, [r7, #22]
 8007270:	461a      	mov	r2, r3
 8007272:	2101      	movs	r1, #1
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f004 fa2b 	bl	800b6d0 <VL53L0X_WrByte>
 800727a:	4603      	mov	r3, r0
 800727c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800727e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d103      	bne.n	800728e <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	7dba      	ldrb	r2, [r7, #22]
 800728a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800728e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d106      	bne.n	80072a4 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800729c:	6939      	ldr	r1, [r7, #16]
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7ff ff0e 	bl	80070c0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80072a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3718      	adds	r7, #24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b087      	sub	sp, #28
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	607b      	str	r3, [r7, #4]
 80072ba:	460b      	mov	r3, r1
 80072bc:	72fb      	strb	r3, [r7, #11]
 80072be:	4613      	mov	r3, r2
 80072c0:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072c2:	2300      	movs	r3, #0
 80072c4:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80072cc:	7afb      	ldrb	r3, [r7, #11]
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	d836      	bhi.n	8007340 <sequence_step_enabled+0x90>
 80072d2:	a201      	add	r2, pc, #4	; (adr r2, 80072d8 <sequence_step_enabled+0x28>)
 80072d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d8:	080072ed 	.word	0x080072ed
 80072dc:	080072ff 	.word	0x080072ff
 80072e0:	08007311 	.word	0x08007311
 80072e4:	08007323 	.word	0x08007323
 80072e8:	08007335 	.word	0x08007335
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80072ec:	7abb      	ldrb	r3, [r7, #10]
 80072ee:	111b      	asrs	r3, r3, #4
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	701a      	strb	r2, [r3, #0]
		break;
 80072fc:	e022      	b.n	8007344 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80072fe:	7abb      	ldrb	r3, [r7, #10]
 8007300:	10db      	asrs	r3, r3, #3
 8007302:	b2db      	uxtb	r3, r3
 8007304:	f003 0301 	and.w	r3, r3, #1
 8007308:	b2da      	uxtb	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	701a      	strb	r2, [r3, #0]
		break;
 800730e:	e019      	b.n	8007344 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8007310:	7abb      	ldrb	r3, [r7, #10]
 8007312:	109b      	asrs	r3, r3, #2
 8007314:	b2db      	uxtb	r3, r3
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	b2da      	uxtb	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	701a      	strb	r2, [r3, #0]
		break;
 8007320:	e010      	b.n	8007344 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8007322:	7abb      	ldrb	r3, [r7, #10]
 8007324:	119b      	asrs	r3, r3, #6
 8007326:	b2db      	uxtb	r3, r3
 8007328:	f003 0301 	and.w	r3, r3, #1
 800732c:	b2da      	uxtb	r2, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	701a      	strb	r2, [r3, #0]
		break;
 8007332:	e007      	b.n	8007344 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8007334:	7abb      	ldrb	r3, [r7, #10]
 8007336:	09db      	lsrs	r3, r3, #7
 8007338:	b2da      	uxtb	r2, r3
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	701a      	strb	r2, [r3, #0]
		break;
 800733e:	e001      	b.n	8007344 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007340:	23fc      	movs	r3, #252	; 0xfc
 8007342:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007344:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007348:	4618      	mov	r0, r3
 800734a:	371c      	adds	r7, #28
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800735e:	2300      	movs	r3, #0
 8007360:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007366:	f107 030e 	add.w	r3, r7, #14
 800736a:	461a      	mov	r2, r3
 800736c:	2101      	movs	r1, #1
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f004 fa30 	bl	800b7d4 <VL53L0X_RdByte>
 8007374:	4603      	mov	r3, r0
 8007376:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8007378:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d107      	bne.n	8007390 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007380:	7bba      	ldrb	r2, [r7, #14]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	2100      	movs	r1, #0
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f7ff ff92 	bl	80072b0 <sequence_step_enabled>
 800738c:	4603      	mov	r3, r0
 800738e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007390:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d108      	bne.n	80073aa <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8007398:	7bba      	ldrb	r2, [r7, #14]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	3302      	adds	r3, #2
 800739e:	2101      	movs	r1, #1
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7ff ff85 	bl	80072b0 <sequence_step_enabled>
 80073a6:	4603      	mov	r3, r0
 80073a8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80073aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d108      	bne.n	80073c4 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80073b2:	7bba      	ldrb	r2, [r7, #14]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	3301      	adds	r3, #1
 80073b8:	2102      	movs	r1, #2
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f7ff ff78 	bl	80072b0 <sequence_step_enabled>
 80073c0:	4603      	mov	r3, r0
 80073c2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80073c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d108      	bne.n	80073de <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 80073cc:	7bba      	ldrb	r2, [r7, #14]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	3303      	adds	r3, #3
 80073d2:	2103      	movs	r1, #3
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f7ff ff6b 	bl	80072b0 <sequence_step_enabled>
 80073da:	4603      	mov	r3, r0
 80073dc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80073de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d108      	bne.n	80073f8 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80073e6:	7bba      	ldrb	r2, [r7, #14]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	3304      	adds	r3, #4
 80073ec:	2104      	movs	r1, #4
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7ff ff5e 	bl	80072b0 <sequence_step_enabled>
 80073f4:	4603      	mov	r3, r0
 80073f6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80073f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800740e:	2300      	movs	r3, #0
 8007410:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8007412:	f107 030c 	add.w	r3, r7, #12
 8007416:	461a      	mov	r2, r3
 8007418:	21f8      	movs	r1, #248	; 0xf8
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f004 fa04 	bl	800b828 <VL53L0X_RdWord>
 8007420:	4603      	mov	r3, r0
 8007422:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8007424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d108      	bne.n	800743e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800742c:	f107 0308 	add.w	r3, r7, #8
 8007430:	461a      	mov	r2, r3
 8007432:	2104      	movs	r1, #4
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f004 fa2f 	bl	800b898 <VL53L0X_RdDWord>
 800743a:	4603      	mov	r3, r0
 800743c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800743e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10c      	bne.n	8007460 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8007446:	89bb      	ldrh	r3, [r7, #12]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d005      	beq.n	8007458 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	89ba      	ldrh	r2, [r7, #12]
 8007450:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007460:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007476:	2300      	movs	r3, #0
 8007478:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	7f1b      	ldrb	r3, [r3, #28]
 800747e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	7bba      	ldrb	r2, [r7, #14]
 8007484:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007486:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800748a:	4618      	mov	r0, r3
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b086      	sub	sp, #24
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
 800749e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074a0:	2300      	movs	r3, #0
 80074a2:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80074a4:	f107 030e 	add.w	r3, r7, #14
 80074a8:	461a      	mov	r2, r3
 80074aa:	2120      	movs	r1, #32
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f004 f9bb 	bl	800b828 <VL53L0X_RdWord>
 80074b2:	4603      	mov	r3, r0
 80074b4:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80074b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d118      	bne.n	80074f0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80074be:	89fb      	ldrh	r3, [r7, #14]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d109      	bne.n	80074d8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	693a      	ldr	r2, [r7, #16]
 80074ce:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	771a      	strb	r2, [r3, #28]
 80074d6:	e00b      	b.n	80074f0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80074d8:	89fb      	ldrh	r3, [r7, #14]
 80074da:	00db      	lsls	r3, r3, #3
 80074dc:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	693a      	ldr	r2, [r7, #16]
 80074e2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2201      	movs	r2, #1
 80074ee:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80074f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3718      	adds	r7, #24
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b086      	sub	sp, #24
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	460b      	mov	r3, r1
 8007506:	807b      	strh	r3, [r7, #2]
 8007508:	4613      	mov	r3, r2
 800750a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800750c:	2300      	movs	r3, #0
 800750e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8007510:	2300      	movs	r3, #0
 8007512:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8007514:	2300      	movs	r3, #0
 8007516:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8007518:	2300      	movs	r3, #0
 800751a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800751c:	887b      	ldrh	r3, [r7, #2]
 800751e:	2b05      	cmp	r3, #5
 8007520:	d902      	bls.n	8007528 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007522:	23fc      	movs	r3, #252	; 0xfc
 8007524:	75fb      	strb	r3, [r7, #23]
 8007526:	e05b      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8007528:	787b      	ldrb	r3, [r7, #1]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d106      	bne.n	800753c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800752e:	2300      	movs	r3, #0
 8007530:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8007532:	2300      	movs	r3, #0
 8007534:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8007536:	2301      	movs	r3, #1
 8007538:	73bb      	strb	r3, [r7, #14]
 800753a:	e00a      	b.n	8007552 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800753c:	887b      	ldrh	r3, [r7, #2]
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	330c      	adds	r3, #12
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	4413      	add	r3, r2
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800754a:	2300      	movs	r3, #0
 800754c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800754e:	2301      	movs	r3, #1
 8007550:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8007552:	887b      	ldrh	r3, [r7, #2]
 8007554:	2b05      	cmp	r3, #5
 8007556:	d841      	bhi.n	80075dc <VL53L0X_SetLimitCheckEnable+0xe0>
 8007558:	a201      	add	r2, pc, #4	; (adr r2, 8007560 <VL53L0X_SetLimitCheckEnable+0x64>)
 800755a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800755e:	bf00      	nop
 8007560:	08007579 	.word	0x08007579
 8007564:	08007583 	.word	0x08007583
 8007568:	08007599 	.word	0x08007599
 800756c:	080075a3 	.word	0x080075a3
 8007570:	080075ad 	.word	0x080075ad
 8007574:	080075c5 	.word	0x080075c5

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	7bfa      	ldrb	r2, [r7, #15]
 800757c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8007580:	e02e      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007586:	b29b      	uxth	r3, r3
 8007588:	461a      	mov	r2, r3
 800758a:	2144      	movs	r1, #68	; 0x44
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f004 f8c3 	bl	800b718 <VL53L0X_WrWord>
 8007592:	4603      	mov	r3, r0
 8007594:	75fb      	strb	r3, [r7, #23]

			break;
 8007596:	e023      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	7bfa      	ldrb	r2, [r7, #15]
 800759c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80075a0:	e01e      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	7bfa      	ldrb	r2, [r7, #15]
 80075a6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80075aa:	e019      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80075ac:	7bbb      	ldrb	r3, [r7, #14]
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80075b2:	7b7b      	ldrb	r3, [r7, #13]
 80075b4:	22fe      	movs	r2, #254	; 0xfe
 80075b6:	2160      	movs	r1, #96	; 0x60
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f004 f8d7 	bl	800b76c <VL53L0X_UpdateByte>
 80075be:	4603      	mov	r3, r0
 80075c0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80075c2:	e00d      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80075c4:	7bbb      	ldrb	r3, [r7, #14]
 80075c6:	011b      	lsls	r3, r3, #4
 80075c8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80075ca:	7b7b      	ldrb	r3, [r7, #13]
 80075cc:	22ef      	movs	r2, #239	; 0xef
 80075ce:	2160      	movs	r1, #96	; 0x60
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f004 f8cb 	bl	800b76c <VL53L0X_UpdateByte>
 80075d6:	4603      	mov	r3, r0
 80075d8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80075da:	e001      	b.n	80075e0 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80075dc:	23fc      	movs	r3, #252	; 0xfc
 80075de:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80075e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10f      	bne.n	8007608 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80075e8:	787b      	ldrb	r3, [r7, #1]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d106      	bne.n	80075fc <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80075ee:	887b      	ldrh	r3, [r7, #2]
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	4413      	add	r3, r2
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80075fa:	e005      	b.n	8007608 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80075fc:	887b      	ldrh	r3, [r7, #2]
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	4413      	add	r3, r2
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007608:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3718      	adds	r7, #24
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8007614:	b480      	push	{r7}
 8007616:	b087      	sub	sp, #28
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	460b      	mov	r3, r1
 800761e:	607a      	str	r2, [r7, #4]
 8007620:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007622:	2300      	movs	r3, #0
 8007624:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8007626:	897b      	ldrh	r3, [r7, #10]
 8007628:	2b05      	cmp	r3, #5
 800762a:	d905      	bls.n	8007638 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800762c:	23fc      	movs	r3, #252	; 0xfc
 800762e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	701a      	strb	r2, [r3, #0]
 8007636:	e008      	b.n	800764a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007638:	897b      	ldrh	r3, [r7, #10]
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	4413      	add	r3, r2
 800763e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007642:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	7dba      	ldrb	r2, [r7, #22]
 8007648:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800764a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800764e:	4618      	mov	r0, r3
 8007650:	371c      	adds	r7, #28
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
	...

0800765c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	460b      	mov	r3, r1
 8007666:	607a      	str	r2, [r7, #4]
 8007668:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800766a:	2300      	movs	r3, #0
 800766c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800766e:	897b      	ldrh	r3, [r7, #10]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	4413      	add	r3, r2
 8007674:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007678:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800767a:	7dbb      	ldrb	r3, [r7, #22]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d107      	bne.n	8007690 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007680:	897b      	ldrh	r3, [r7, #10]
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	330c      	adds	r3, #12
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	605a      	str	r2, [r3, #4]
 800768e:	e040      	b.n	8007712 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8007690:	897b      	ldrh	r3, [r7, #10]
 8007692:	2b05      	cmp	r3, #5
 8007694:	d830      	bhi.n	80076f8 <VL53L0X_SetLimitCheckValue+0x9c>
 8007696:	a201      	add	r2, pc, #4	; (adr r2, 800769c <VL53L0X_SetLimitCheckValue+0x40>)
 8007698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800769c:	080076b5 	.word	0x080076b5
 80076a0:	080076bd 	.word	0x080076bd
 80076a4:	080076d3 	.word	0x080076d3
 80076a8:	080076db 	.word	0x080076db
 80076ac:	080076e3 	.word	0x080076e3
 80076b0:	080076e3 	.word	0x080076e3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	687a      	ldr	r2, [r7, #4]
 80076b8:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80076ba:	e01f      	b.n	80076fc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	461a      	mov	r2, r3
 80076c4:	2144      	movs	r1, #68	; 0x44
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f004 f826 	bl	800b718 <VL53L0X_WrWord>
 80076cc:	4603      	mov	r3, r0
 80076ce:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80076d0:	e014      	b.n	80076fc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80076d8:	e010      	b.n	80076fc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80076e0:	e00c      	b.n	80076fc <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	461a      	mov	r2, r3
 80076ea:	2164      	movs	r1, #100	; 0x64
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f004 f813 	bl	800b718 <VL53L0X_WrWord>
 80076f2:	4603      	mov	r3, r0
 80076f4:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80076f6:	e001      	b.n	80076fc <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076f8:	23fc      	movs	r3, #252	; 0xfc
 80076fa:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 80076fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d106      	bne.n	8007712 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007704:	897b      	ldrh	r3, [r7, #10]
 8007706:	68fa      	ldr	r2, [r7, #12]
 8007708:	330c      	adds	r3, #12
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	4413      	add	r3, r2
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007712:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop

08007720 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b088      	sub	sp, #32
 8007724:	af00      	add	r7, sp, #0
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	460b      	mov	r3, r1
 800772a:	607a      	str	r2, [r7, #4]
 800772c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800772e:	2300      	movs	r3, #0
 8007730:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8007732:	2300      	movs	r3, #0
 8007734:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8007736:	897b      	ldrh	r3, [r7, #10]
 8007738:	2b05      	cmp	r3, #5
 800773a:	d847      	bhi.n	80077cc <VL53L0X_GetLimitCheckValue+0xac>
 800773c:	a201      	add	r2, pc, #4	; (adr r2, 8007744 <VL53L0X_GetLimitCheckValue+0x24>)
 800773e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007742:	bf00      	nop
 8007744:	0800775d 	.word	0x0800775d
 8007748:	08007769 	.word	0x08007769
 800774c:	0800778f 	.word	0x0800778f
 8007750:	0800779b 	.word	0x0800779b
 8007754:	080077a7 	.word	0x080077a7
 8007758:	080077a7 	.word	0x080077a7

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007760:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8007762:	2300      	movs	r3, #0
 8007764:	77bb      	strb	r3, [r7, #30]
		break;
 8007766:	e033      	b.n	80077d0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007768:	f107 0316 	add.w	r3, r7, #22
 800776c:	461a      	mov	r2, r3
 800776e:	2144      	movs	r1, #68	; 0x44
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f004 f859 	bl	800b828 <VL53L0X_RdWord>
 8007776:	4603      	mov	r3, r0
 8007778:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800777a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d102      	bne.n	8007788 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007782:	8afb      	ldrh	r3, [r7, #22]
 8007784:	025b      	lsls	r3, r3, #9
 8007786:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8007788:	2301      	movs	r3, #1
 800778a:	77bb      	strb	r3, [r7, #30]
		break;
 800778c:	e020      	b.n	80077d0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007792:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8007794:	2300      	movs	r3, #0
 8007796:	77bb      	strb	r3, [r7, #30]
		break;
 8007798:	e01a      	b.n	80077d0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80077a0:	2300      	movs	r3, #0
 80077a2:	77bb      	strb	r3, [r7, #30]
		break;
 80077a4:	e014      	b.n	80077d0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80077a6:	f107 0316 	add.w	r3, r7, #22
 80077aa:	461a      	mov	r2, r3
 80077ac:	2164      	movs	r1, #100	; 0x64
 80077ae:	68f8      	ldr	r0, [r7, #12]
 80077b0:	f004 f83a 	bl	800b828 <VL53L0X_RdWord>
 80077b4:	4603      	mov	r3, r0
 80077b6:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80077b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d102      	bne.n	80077c6 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80077c0:	8afb      	ldrh	r3, [r7, #22]
 80077c2:	025b      	lsls	r3, r3, #9
 80077c4:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80077c6:	2300      	movs	r3, #0
 80077c8:	77bb      	strb	r3, [r7, #30]
		break;
 80077ca:	e001      	b.n	80077d0 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80077cc:	23fc      	movs	r3, #252	; 0xfc
 80077ce:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80077d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d12a      	bne.n	800782e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80077d8:	7fbb      	ldrb	r3, [r7, #30]
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d124      	bne.n	8007828 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d110      	bne.n	8007806 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80077e4:	897b      	ldrh	r3, [r7, #10]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	330c      	adds	r3, #12
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	69ba      	ldr	r2, [r7, #24]
 80077f6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80077f8:	897b      	ldrh	r3, [r7, #10]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	4413      	add	r3, r2
 80077fe:	2200      	movs	r2, #0
 8007800:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007804:	e013      	b.n	800782e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800780c:	897b      	ldrh	r3, [r7, #10]
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	330c      	adds	r3, #12
 8007812:	009b      	lsls	r3, r3, #2
 8007814:	4413      	add	r3, r2
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800781a:	897b      	ldrh	r3, [r7, #10]
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	4413      	add	r3, r2
 8007820:	2201      	movs	r2, #1
 8007822:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8007826:	e002      	b.n	800782e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800782e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8007832:	4618      	mov	r0, r3
 8007834:	3720      	adds	r7, #32
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop

0800783c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007846:	2300      	movs	r3, #0
 8007848:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800784a:	f107 030e 	add.w	r3, r7, #14
 800784e:	461a      	mov	r2, r3
 8007850:	2101      	movs	r1, #1
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f003 ffbe 	bl	800b7d4 <VL53L0X_RdByte>
 8007858:	4603      	mov	r3, r0
 800785a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800785c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10e      	bne.n	8007882 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8007864:	7bba      	ldrb	r2, [r7, #14]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800786c:	7bbb      	ldrb	r3, [r7, #14]
 800786e:	b25b      	sxtb	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	da03      	bge.n	800787c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	2201      	movs	r2, #1
 8007878:	701a      	strb	r2, [r3, #0]
 800787a:	e002      	b.n	8007882 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	2200      	movs	r2, #0
 8007880:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d104      	bne.n	8007894 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	781a      	ldrb	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007894:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3710      	adds	r7, #16
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078a8:	2300      	movs	r3, #0
 80078aa:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80078ac:	f107 030e 	add.w	r3, r7, #14
 80078b0:	4619      	mov	r1, r3
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f7ff fbd2 	bl	800705c <VL53L0X_GetDeviceMode>
 80078b8:	4603      	mov	r3, r0
 80078ba:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80078bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d107      	bne.n	80078d4 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80078c4:	7bbb      	ldrb	r3, [r7, #14]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d104      	bne.n	80078d4 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f898 	bl	8007a00 <VL53L0X_StartMeasurement>
 80078d0:	4603      	mov	r3, r0
 80078d2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80078d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d104      	bne.n	80078e6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f001 fb6f 	bl	8008fc0 <VL53L0X_measurement_poll_for_completion>
 80078e2:	4603      	mov	r3, r0
 80078e4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80078e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d106      	bne.n	80078fc <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80078ee:	7bbb      	ldrb	r3, [r7, #14]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d103      	bne.n	80078fc <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2203      	movs	r2, #3
 80078f8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 80078fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b086      	sub	sp, #24
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007914:	2300      	movs	r3, #0
 8007916:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8007918:	2301      	movs	r3, #1
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	68b9      	ldr	r1, [r7, #8]
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f001 fb11 	bl	8008f46 <VL53L0X_perform_ref_calibration>
 8007924:	4603      	mov	r3, r0
 8007926:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8007928:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3718      	adds	r7, #24
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	460b      	mov	r3, r1
 800793e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007940:	2300      	movs	r3, #0
 8007942:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800794a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800794c:	7dbb      	ldrb	r3, [r7, #22]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d005      	beq.n	800795e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007952:	7dbb      	ldrb	r3, [r7, #22]
 8007954:	2b02      	cmp	r3, #2
 8007956:	d002      	beq.n	800795e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007958:	7dbb      	ldrb	r3, [r7, #22]
 800795a:	2b03      	cmp	r3, #3
 800795c:	d147      	bne.n	80079ee <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800795e:	f107 030c 	add.w	r3, r7, #12
 8007962:	f107 0210 	add.w	r2, r7, #16
 8007966:	2101      	movs	r1, #1
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fbc3 	bl	80080f4 <VL53L0X_GetInterruptThresholds>
 800796e:	4603      	mov	r3, r0
 8007970:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007978:	d803      	bhi.n	8007982 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800797a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800797c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007980:	d935      	bls.n	80079ee <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007982:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d131      	bne.n	80079ee <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800798a:	78fb      	ldrb	r3, [r7, #3]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d006      	beq.n	800799e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007990:	491a      	ldr	r1, [pc, #104]	; (80079fc <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f002 ff86 	bl	800a8a4 <VL53L0X_load_tuning_settings>
 8007998:	4603      	mov	r3, r0
 800799a:	75fb      	strb	r3, [r7, #23]
 800799c:	e027      	b.n	80079ee <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800799e:	2204      	movs	r2, #4
 80079a0:	21ff      	movs	r1, #255	; 0xff
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f003 fe94 	bl	800b6d0 <VL53L0X_WrByte>
 80079a8:	4603      	mov	r3, r0
 80079aa:	461a      	mov	r2, r3
 80079ac:	7dfb      	ldrb	r3, [r7, #23]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80079b2:	2200      	movs	r2, #0
 80079b4:	2170      	movs	r1, #112	; 0x70
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f003 fe8a 	bl	800b6d0 <VL53L0X_WrByte>
 80079bc:	4603      	mov	r3, r0
 80079be:	461a      	mov	r2, r3
 80079c0:	7dfb      	ldrb	r3, [r7, #23]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80079c6:	2200      	movs	r2, #0
 80079c8:	21ff      	movs	r1, #255	; 0xff
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f003 fe80 	bl	800b6d0 <VL53L0X_WrByte>
 80079d0:	4603      	mov	r3, r0
 80079d2:	461a      	mov	r2, r3
 80079d4:	7dfb      	ldrb	r3, [r7, #23]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80079da:	2200      	movs	r2, #0
 80079dc:	2180      	movs	r1, #128	; 0x80
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f003 fe76 	bl	800b6d0 <VL53L0X_WrByte>
 80079e4:	4603      	mov	r3, r0
 80079e6:	461a      	mov	r2, r3
 80079e8:	7dfb      	ldrb	r3, [r7, #23]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 80079ee:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3718      	adds	r7, #24
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	2000024c 	.word	0x2000024c

08007a00 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007a10:	f107 030e 	add.w	r3, r7, #14
 8007a14:	4619      	mov	r1, r3
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7ff fb20 	bl	800705c <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	2180      	movs	r1, #128	; 0x80
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f003 fe55 	bl	800b6d0 <VL53L0X_WrByte>
 8007a26:	4603      	mov	r3, r0
 8007a28:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	21ff      	movs	r1, #255	; 0xff
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f003 fe4e 	bl	800b6d0 <VL53L0X_WrByte>
 8007a34:	4603      	mov	r3, r0
 8007a36:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007a38:	2200      	movs	r2, #0
 8007a3a:	2100      	movs	r1, #0
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f003 fe47 	bl	800b6d0 <VL53L0X_WrByte>
 8007a42:	4603      	mov	r3, r0
 8007a44:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	2191      	movs	r1, #145	; 0x91
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f003 fe3d 	bl	800b6d0 <VL53L0X_WrByte>
 8007a56:	4603      	mov	r3, r0
 8007a58:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	2100      	movs	r1, #0
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f003 fe36 	bl	800b6d0 <VL53L0X_WrByte>
 8007a64:	4603      	mov	r3, r0
 8007a66:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007a68:	2200      	movs	r2, #0
 8007a6a:	21ff      	movs	r1, #255	; 0xff
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f003 fe2f 	bl	800b6d0 <VL53L0X_WrByte>
 8007a72:	4603      	mov	r3, r0
 8007a74:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007a76:	2200      	movs	r2, #0
 8007a78:	2180      	movs	r1, #128	; 0x80
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f003 fe28 	bl	800b6d0 <VL53L0X_WrByte>
 8007a80:	4603      	mov	r3, r0
 8007a82:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8007a84:	7bbb      	ldrb	r3, [r7, #14]
 8007a86:	2b03      	cmp	r3, #3
 8007a88:	d054      	beq.n	8007b34 <VL53L0X_StartMeasurement+0x134>
 8007a8a:	2b03      	cmp	r3, #3
 8007a8c:	dc6c      	bgt.n	8007b68 <VL53L0X_StartMeasurement+0x168>
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d002      	beq.n	8007a98 <VL53L0X_StartMeasurement+0x98>
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d034      	beq.n	8007b00 <VL53L0X_StartMeasurement+0x100>
 8007a96:	e067      	b.n	8007b68 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8007a98:	2201      	movs	r2, #1
 8007a9a:	2100      	movs	r1, #0
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f003 fe17 	bl	800b6d0 <VL53L0X_WrByte>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8007aa6:	7bfb      	ldrb	r3, [r7, #15]
 8007aa8:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007aaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d15d      	bne.n	8007b6e <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d008      	beq.n	8007ace <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8007abc:	f107 030d 	add.w	r3, r7, #13
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f003 fe85 	bl	800b7d4 <VL53L0X_RdByte>
 8007aca:	4603      	mov	r3, r0
 8007acc:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8007ad4:	7b7a      	ldrb	r2, [r7, #13]
 8007ad6:	7bfb      	ldrb	r3, [r7, #15]
 8007ad8:	4013      	ands	r3, r2
 8007ada:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007adc:	7bfa      	ldrb	r2, [r7, #15]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d107      	bne.n	8007af2 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8007ae2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d103      	bne.n	8007af2 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007af0:	d3e1      	bcc.n	8007ab6 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007af8:	d339      	bcc.n	8007b6e <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8007afa:	23f9      	movs	r3, #249	; 0xf9
 8007afc:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007afe:	e036      	b.n	8007b6e <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007b00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d105      	bne.n	8007b14 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007b08:	2101      	movs	r1, #1
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7ff ff12 	bl	8007934 <VL53L0X_CheckAndLoadInterruptSettings>
 8007b10:	4603      	mov	r3, r0
 8007b12:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007b14:	2202      	movs	r2, #2
 8007b16:	2100      	movs	r1, #0
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f003 fdd9 	bl	800b6d0 <VL53L0X_WrByte>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007b22:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d123      	bne.n	8007b72 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2204      	movs	r2, #4
 8007b2e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007b32:	e01e      	b.n	8007b72 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007b34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d105      	bne.n	8007b48 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007b3c:	2101      	movs	r1, #1
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f7ff fef8 	bl	8007934 <VL53L0X_CheckAndLoadInterruptSettings>
 8007b44:	4603      	mov	r3, r0
 8007b46:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007b48:	2204      	movs	r2, #4
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f003 fdbf 	bl	800b6d0 <VL53L0X_WrByte>
 8007b52:	4603      	mov	r3, r0
 8007b54:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8007b56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10b      	bne.n	8007b76 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2204      	movs	r2, #4
 8007b62:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007b66:	e006      	b.n	8007b76 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007b68:	23f8      	movs	r3, #248	; 0xf8
 8007b6a:	75fb      	strb	r3, [r7, #23]
 8007b6c:	e004      	b.n	8007b78 <VL53L0X_StartMeasurement+0x178>
		break;
 8007b6e:	bf00      	nop
 8007b70:	e002      	b.n	8007b78 <VL53L0X_StartMeasurement+0x178>
		break;
 8007b72:	bf00      	nop
 8007b74:	e000      	b.n	8007b78 <VL53L0X_StartMeasurement+0x178>
		break;
 8007b76:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8007b78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3718      	adds	r7, #24
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8007b98:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8007b9a:	7bbb      	ldrb	r3, [r7, #14]
 8007b9c:	2b04      	cmp	r3, #4
 8007b9e:	d112      	bne.n	8007bc6 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8007ba0:	f107 0308 	add.w	r3, r7, #8
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 fb1a 	bl	80081e0 <VL53L0X_GetInterruptMaskStatus>
 8007bac:	4603      	mov	r3, r0
 8007bae:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	2b04      	cmp	r3, #4
 8007bb4:	d103      	bne.n	8007bbe <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	701a      	strb	r2, [r3, #0]
 8007bbc:	e01c      	b.n	8007bf8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	701a      	strb	r2, [r3, #0]
 8007bc4:	e018      	b.n	8007bf8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8007bc6:	f107 030d 	add.w	r3, r7, #13
 8007bca:	461a      	mov	r2, r3
 8007bcc:	2114      	movs	r1, #20
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f003 fe00 	bl	800b7d4 <VL53L0X_RdByte>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8007bd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d10b      	bne.n	8007bf8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8007be0:	7b7b      	ldrb	r3, [r7, #13]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d003      	beq.n	8007bf2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2201      	movs	r2, #1
 8007bee:	701a      	strb	r2, [r3, #0]
 8007bf0:	e002      	b.n	8007bf8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3710      	adds	r7, #16
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007c04:	b5b0      	push	{r4, r5, r7, lr}
 8007c06:	b096      	sub	sp, #88	; 0x58
 8007c08:	af02      	add	r7, sp, #8
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8007c14:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007c18:	230c      	movs	r3, #12
 8007c1a:	2114      	movs	r1, #20
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f003 fd2b 	bl	800b678 <VL53L0X_ReadMulti>
 8007c22:	4603      	mov	r3, r0
 8007c24:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8007c28:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f040 80d1 	bne.w	8007dd4 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2200      	movs	r2, #0
 8007c36:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8007c3e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	021b      	lsls	r3, r3, #8
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	4413      	add	r3, r2
 8007c50:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	2200      	movs	r2, #0
 8007c58:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8007c5a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	021b      	lsls	r3, r3, #8
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	4413      	add	r3, r2
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	025b      	lsls	r3, r3, #9
 8007c70:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c76:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8007c78:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	021b      	lsls	r3, r3, #8
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	4413      	add	r3, r2
 8007c8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8007c8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007c92:	025b      	lsls	r3, r3, #9
 8007c94:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8007c9a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	021b      	lsls	r3, r3, #8
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	4413      	add	r3, r2
 8007cac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007cb6:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8007cb8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007cbc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 8007cc6:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8007cce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8007cd2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007cd4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007cd8:	d046      	beq.n	8007d68 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8007cda:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007cdc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8007ce0:	fb02 f303 	mul.w	r3, r2, r3
 8007ce4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007ce8:	4a57      	ldr	r2, [pc, #348]	; (8007e48 <VL53L0X_GetRangingMeasurementData+0x244>)
 8007cea:	fb82 1203 	smull	r1, r2, r2, r3
 8007cee:	1192      	asrs	r2, r2, #6
 8007cf0:	17db      	asrs	r3, r3, #31
 8007cf2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8007cf4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a1b      	ldr	r3, [r3, #32]
 8007cfc:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	7f1b      	ldrb	r3, [r3, #28]
 8007d02:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8007d06:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d02c      	beq.n	8007d68 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8007d0e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007d10:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007d14:	fb02 f303 	mul.w	r3, r2, r3
 8007d18:	121a      	asrs	r2, r3, #8
					<= 0) {
 8007d1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d10d      	bne.n	8007d3c <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8007d20:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d004      	beq.n	8007d32 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8007d28:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8007d2c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007d30:	e016      	b.n	8007d60 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8007d32:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8007d36:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007d3a:	e011      	b.n	8007d60 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8007d3c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007d40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d42:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8007d46:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007d48:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8007d4c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8007d50:	121b      	asrs	r3, r3, #8
 8007d52:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8007d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d56:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8007d58:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8007d5c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8007d60:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007d64:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8007d68:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00d      	beq.n	8007d8c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8007d70:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007d74:	089b      	lsrs	r3, r3, #2
 8007d76:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8007d7c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	019b      	lsls	r3, r3, #6
 8007d84:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	75da      	strb	r2, [r3, #23]
 8007d8a:	e006      	b.n	8007d9a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8007d92:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	2200      	movs	r2, #0
 8007d98:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8007d9a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007d9e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8007da2:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	4613      	mov	r3, r2
 8007dae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f003 fa15 	bl	800b1e0 <VL53L0X_get_pal_range_status>
 8007db6:	4603      	mov	r3, r0
 8007db8:	461a      	mov	r2, r3
 8007dba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8007dc4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d103      	bne.n	8007dd4 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8007dcc:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007dd4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d12f      	bne.n	8007e3c <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f107 040c 	add.w	r4, r7, #12
 8007de2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8007de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007dea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007dee:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8007df6:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8007dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8007e04:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8007e0a:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8007e10:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8007e16:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8007e1c:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8007e22:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8007e2c:	f107 050c 	add.w	r5, r7, #12
 8007e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007e38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007e3c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3750      	adds	r7, #80	; 0x50
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bdb0      	pop	{r4, r5, r7, pc}
 8007e48:	10624dd3 	.word	0x10624dd3

08007e4c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e56:	2300      	movs	r3, #0
 8007e58:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8007e5a:	2100      	movs	r1, #0
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7ff f8d1 	bl	8007004 <VL53L0X_SetDeviceMode>
 8007e62:	4603      	mov	r3, r0
 8007e64:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d104      	bne.n	8007e78 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7ff fd16 	bl	80078a0 <VL53L0X_PerformSingleMeasurement>
 8007e74:	4603      	mov	r3, r0
 8007e76:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d105      	bne.n	8007e8c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f7ff febe 	bl	8007c04 <VL53L0X_GetRangingMeasurementData>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8007e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d105      	bne.n	8007ea0 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007e94:	2100      	movs	r1, #0
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 f962 	bl	8008160 <VL53L0X_ClearInterruptMask>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8007ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3710      	adds	r7, #16
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	4608      	mov	r0, r1
 8007eb6:	4611      	mov	r1, r2
 8007eb8:	461a      	mov	r2, r3
 8007eba:	4603      	mov	r3, r0
 8007ebc:	70fb      	strb	r3, [r7, #3]
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	70bb      	strb	r3, [r7, #2]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8007eca:	78fb      	ldrb	r3, [r7, #3]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d002      	beq.n	8007ed6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8007ed0:	23f6      	movs	r3, #246	; 0xf6
 8007ed2:	73fb      	strb	r3, [r7, #15]
 8007ed4:	e107      	b.n	80080e6 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8007ed6:	78bb      	ldrb	r3, [r7, #2]
 8007ed8:	2b14      	cmp	r3, #20
 8007eda:	d110      	bne.n	8007efe <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007edc:	7e3b      	ldrb	r3, [r7, #24]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d102      	bne.n	8007ee8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8007ee2:	2310      	movs	r3, #16
 8007ee4:	73bb      	strb	r3, [r7, #14]
 8007ee6:	e001      	b.n	8007eec <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8007eec:	7bbb      	ldrb	r3, [r7, #14]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	2184      	movs	r1, #132	; 0x84
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f003 fbec 	bl	800b6d0 <VL53L0X_WrByte>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	73fb      	strb	r3, [r7, #15]
 8007efc:	e0f3      	b.n	80080e6 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8007efe:	78bb      	ldrb	r3, [r7, #2]
 8007f00:	2b15      	cmp	r3, #21
 8007f02:	f040 8097 	bne.w	8008034 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007f06:	2201      	movs	r2, #1
 8007f08:	21ff      	movs	r1, #255	; 0xff
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f003 fbe0 	bl	800b6d0 <VL53L0X_WrByte>
 8007f10:	4603      	mov	r3, r0
 8007f12:	461a      	mov	r2, r3
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f003 fbd6 	bl	800b6d0 <VL53L0X_WrByte>
 8007f24:	4603      	mov	r3, r0
 8007f26:	461a      	mov	r2, r3
 8007f28:	7bfb      	ldrb	r3, [r7, #15]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007f2e:	2200      	movs	r2, #0
 8007f30:	21ff      	movs	r1, #255	; 0xff
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f003 fbcc 	bl	800b6d0 <VL53L0X_WrByte>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007f42:	2201      	movs	r2, #1
 8007f44:	2180      	movs	r1, #128	; 0x80
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f003 fbc2 	bl	800b6d0 <VL53L0X_WrByte>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	461a      	mov	r2, r3
 8007f50:	7bfb      	ldrb	r3, [r7, #15]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8007f56:	2202      	movs	r2, #2
 8007f58:	2185      	movs	r1, #133	; 0x85
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f003 fbb8 	bl	800b6d0 <VL53L0X_WrByte>
 8007f60:	4603      	mov	r3, r0
 8007f62:	461a      	mov	r2, r3
 8007f64:	7bfb      	ldrb	r3, [r7, #15]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8007f6a:	2204      	movs	r2, #4
 8007f6c:	21ff      	movs	r1, #255	; 0xff
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f003 fbae 	bl	800b6d0 <VL53L0X_WrByte>
 8007f74:	4603      	mov	r3, r0
 8007f76:	461a      	mov	r2, r3
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8007f7e:	2200      	movs	r2, #0
 8007f80:	21cd      	movs	r1, #205	; 0xcd
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f003 fba4 	bl	800b6d0 <VL53L0X_WrByte>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	7bfb      	ldrb	r3, [r7, #15]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8007f92:	2211      	movs	r2, #17
 8007f94:	21cc      	movs	r1, #204	; 0xcc
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f003 fb9a 	bl	800b6d0 <VL53L0X_WrByte>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	7bfb      	ldrb	r3, [r7, #15]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8007fa6:	2207      	movs	r2, #7
 8007fa8:	21ff      	movs	r1, #255	; 0xff
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f003 fb90 	bl	800b6d0 <VL53L0X_WrByte>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	7bfb      	ldrb	r3, [r7, #15]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8007fba:	2200      	movs	r2, #0
 8007fbc:	21be      	movs	r1, #190	; 0xbe
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f003 fb86 	bl	800b6d0 <VL53L0X_WrByte>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	7bfb      	ldrb	r3, [r7, #15]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8007fce:	2206      	movs	r2, #6
 8007fd0:	21ff      	movs	r1, #255	; 0xff
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f003 fb7c 	bl	800b6d0 <VL53L0X_WrByte>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	461a      	mov	r2, r3
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8007fe2:	2209      	movs	r2, #9
 8007fe4:	21cc      	movs	r1, #204	; 0xcc
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f003 fb72 	bl	800b6d0 <VL53L0X_WrByte>
 8007fec:	4603      	mov	r3, r0
 8007fee:	461a      	mov	r2, r3
 8007ff0:	7bfb      	ldrb	r3, [r7, #15]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	21ff      	movs	r1, #255	; 0xff
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f003 fb68 	bl	800b6d0 <VL53L0X_WrByte>
 8008000:	4603      	mov	r3, r0
 8008002:	461a      	mov	r2, r3
 8008004:	7bfb      	ldrb	r3, [r7, #15]
 8008006:	4313      	orrs	r3, r2
 8008008:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800800a:	2201      	movs	r2, #1
 800800c:	21ff      	movs	r1, #255	; 0xff
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f003 fb5e 	bl	800b6d0 <VL53L0X_WrByte>
 8008014:	4603      	mov	r3, r0
 8008016:	461a      	mov	r2, r3
 8008018:	7bfb      	ldrb	r3, [r7, #15]
 800801a:	4313      	orrs	r3, r2
 800801c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800801e:	2200      	movs	r2, #0
 8008020:	2100      	movs	r1, #0
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f003 fb54 	bl	800b6d0 <VL53L0X_WrByte>
 8008028:	4603      	mov	r3, r0
 800802a:	461a      	mov	r2, r3
 800802c:	7bfb      	ldrb	r3, [r7, #15]
 800802e:	4313      	orrs	r3, r2
 8008030:	73fb      	strb	r3, [r7, #15]
 8008032:	e058      	b.n	80080e6 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8008034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d121      	bne.n	8008080 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800803c:	787b      	ldrb	r3, [r7, #1]
 800803e:	2b04      	cmp	r3, #4
 8008040:	d81b      	bhi.n	800807a <VL53L0X_SetGpioConfig+0x1ce>
 8008042:	a201      	add	r2, pc, #4	; (adr r2, 8008048 <VL53L0X_SetGpioConfig+0x19c>)
 8008044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008048:	0800805d 	.word	0x0800805d
 800804c:	08008063 	.word	0x08008063
 8008050:	08008069 	.word	0x08008069
 8008054:	0800806f 	.word	0x0800806f
 8008058:	08008075 	.word	0x08008075
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800805c:	2300      	movs	r3, #0
 800805e:	73bb      	strb	r3, [r7, #14]
				break;
 8008060:	e00f      	b.n	8008082 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8008062:	2301      	movs	r3, #1
 8008064:	73bb      	strb	r3, [r7, #14]
				break;
 8008066:	e00c      	b.n	8008082 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8008068:	2302      	movs	r3, #2
 800806a:	73bb      	strb	r3, [r7, #14]
				break;
 800806c:	e009      	b.n	8008082 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800806e:	2303      	movs	r3, #3
 8008070:	73bb      	strb	r3, [r7, #14]
				break;
 8008072:	e006      	b.n	8008082 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8008074:	2304      	movs	r3, #4
 8008076:	73bb      	strb	r3, [r7, #14]
				break;
 8008078:	e003      	b.n	8008082 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800807a:	23f5      	movs	r3, #245	; 0xf5
 800807c:	73fb      	strb	r3, [r7, #15]
 800807e:	e000      	b.n	8008082 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8008080:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8008082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d107      	bne.n	800809a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800808a:	7bbb      	ldrb	r3, [r7, #14]
 800808c:	461a      	mov	r2, r3
 800808e:	210a      	movs	r1, #10
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f003 fb1d 	bl	800b6d0 <VL53L0X_WrByte>
 8008096:	4603      	mov	r3, r0
 8008098:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800809a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d10f      	bne.n	80080c2 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80080a2:	7e3b      	ldrb	r3, [r7, #24]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d102      	bne.n	80080ae <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 80080a8:	2300      	movs	r3, #0
 80080aa:	73bb      	strb	r3, [r7, #14]
 80080ac:	e001      	b.n	80080b2 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 80080ae:	2310      	movs	r3, #16
 80080b0:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80080b2:	7bbb      	ldrb	r3, [r7, #14]
 80080b4:	22ef      	movs	r2, #239	; 0xef
 80080b6:	2184      	movs	r1, #132	; 0x84
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f003 fb57 	bl	800b76c <VL53L0X_UpdateByte>
 80080be:	4603      	mov	r3, r0
 80080c0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80080c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d103      	bne.n	80080d2 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	787a      	ldrb	r2, [r7, #1]
 80080ce:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80080d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d105      	bne.n	80080e6 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80080da:	2100      	movs	r1, #0
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 f83f 	bl	8008160 <VL53L0X_ClearInterruptMask>
 80080e2:	4603      	mov	r3, r0
 80080e4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80080e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop

080080f4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	607a      	str	r2, [r7, #4]
 80080fe:	603b      	str	r3, [r7, #0]
 8008100:	460b      	mov	r3, r1
 8008102:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008104:	2300      	movs	r3, #0
 8008106:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8008108:	f107 0314 	add.w	r3, r7, #20
 800810c:	461a      	mov	r2, r3
 800810e:	210e      	movs	r1, #14
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f003 fb89 	bl	800b828 <VL53L0X_RdWord>
 8008116:	4603      	mov	r3, r0
 8008118:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800811a:	8abb      	ldrh	r3, [r7, #20]
 800811c:	045b      	lsls	r3, r3, #17
 800811e:	461a      	mov	r2, r3
 8008120:	4b0e      	ldr	r3, [pc, #56]	; (800815c <VL53L0X_GetInterruptThresholds+0x68>)
 8008122:	4013      	ands	r3, r2
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8008128:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d10f      	bne.n	8008150 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8008130:	f107 0314 	add.w	r3, r7, #20
 8008134:	461a      	mov	r2, r3
 8008136:	210c      	movs	r1, #12
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f003 fb75 	bl	800b828 <VL53L0X_RdWord>
 800813e:	4603      	mov	r3, r0
 8008140:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008142:	8abb      	ldrh	r3, [r7, #20]
 8008144:	045b      	lsls	r3, r3, #17
 8008146:	461a      	mov	r2, r3
 8008148:	4b04      	ldr	r3, [pc, #16]	; (800815c <VL53L0X_GetInterruptThresholds+0x68>)
 800814a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008150:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008154:	4618      	mov	r0, r3
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	1ffe0000 	.word	0x1ffe0000

08008160 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800816a:	2300      	movs	r3, #0
 800816c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800816e:	2300      	movs	r3, #0
 8008170:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8008172:	2201      	movs	r2, #1
 8008174:	210b      	movs	r1, #11
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f003 faaa 	bl	800b6d0 <VL53L0X_WrByte>
 800817c:	4603      	mov	r3, r0
 800817e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8008180:	2200      	movs	r2, #0
 8008182:	210b      	movs	r1, #11
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f003 faa3 	bl	800b6d0 <VL53L0X_WrByte>
 800818a:	4603      	mov	r3, r0
 800818c:	461a      	mov	r2, r3
 800818e:	7bfb      	ldrb	r3, [r7, #15]
 8008190:	4313      	orrs	r3, r2
 8008192:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008194:	f107 030d 	add.w	r3, r7, #13
 8008198:	461a      	mov	r2, r3
 800819a:	2113      	movs	r1, #19
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f003 fb19 	bl	800b7d4 <VL53L0X_RdByte>
 80081a2:	4603      	mov	r3, r0
 80081a4:	461a      	mov	r2, r3
 80081a6:	7bfb      	ldrb	r3, [r7, #15]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80081ac:	7bbb      	ldrb	r3, [r7, #14]
 80081ae:	3301      	adds	r3, #1
 80081b0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80081b2:	7b7b      	ldrb	r3, [r7, #13]
 80081b4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d006      	beq.n	80081ca <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80081bc:	7bbb      	ldrb	r3, [r7, #14]
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d803      	bhi.n	80081ca <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80081c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d0d3      	beq.n	8008172 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80081ca:	7bbb      	ldrb	r3, [r7, #14]
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	d901      	bls.n	80081d4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80081d0:	23f4      	movs	r3, #244	; 0xf4
 80081d2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80081d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3710      	adds	r7, #16
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80081ea:	2300      	movs	r3, #0
 80081ec:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80081ee:	f107 030e 	add.w	r3, r7, #14
 80081f2:	461a      	mov	r2, r3
 80081f4:	2113      	movs	r1, #19
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f003 faec 	bl	800b7d4 <VL53L0X_RdByte>
 80081fc:	4603      	mov	r3, r0
 80081fe:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8008200:	7bbb      	ldrb	r3, [r7, #14]
 8008202:	f003 0207 	and.w	r2, r3, #7
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800820a:	7bbb      	ldrb	r3, [r7, #14]
 800820c:	f003 0318 	and.w	r3, r3, #24
 8008210:	2b00      	cmp	r3, #0
 8008212:	d001      	beq.n	8008218 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8008214:	23fa      	movs	r3, #250	; 0xfa
 8008216:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008218:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b086      	sub	sp, #24
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008230:	2300      	movs	r3, #0
 8008232:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	68b9      	ldr	r1, [r7, #8]
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f000 fa33 	bl	80086a4 <VL53L0X_perform_ref_spad_management>
 800823e:	4603      	mov	r3, r0
 8008240:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8008242:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008246:	4618      	mov	r0, r3
 8008248:	3718      	adds	r7, #24
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <VL53L0X_PerformContinuousRangingMeasurement>:


VL53L0X_Error VL53L0X_PerformContinuousRangingMeasurement(VL53L0X_Dev_t *device, VL53L0X_RangingMeasurementData_t *ranging_data) {
 800824e:	b580      	push	{r7, lr}
 8008250:	b084      	sub	sp, #16
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
 8008256:	6039      	str	r1, [r7, #0]
    VL53L0X_Error status;

    // Set the device to high accuracy mode
    status = VL53L0X_SetDeviceMode(device, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8008258:	2101      	movs	r1, #1
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7fe fed2 	bl	8007004 <VL53L0X_SetDeviceMode>
 8008260:	4603      	mov	r3, r0
 8008262:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 8008264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d002      	beq.n	8008272 <VL53L0X_PerformContinuousRangingMeasurement+0x24>
        return status;
 800826c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008270:	e019      	b.n	80082a6 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Start continuous ranging measurement
    status = VL53L0X_StartMeasurement(device);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7ff fbc4 	bl	8007a00 <VL53L0X_StartMeasurement>
 8008278:	4603      	mov	r3, r0
 800827a:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800827c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d002      	beq.n	800828a <VL53L0X_PerformContinuousRangingMeasurement+0x3c>
        return status;
 8008284:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008288:	e00d      	b.n	80082a6 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Get ranging measurement data
    status = VL53L0X_GetRangingMeasurementData(device, ranging_data);
 800828a:	6839      	ldr	r1, [r7, #0]
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f7ff fcb9 	bl	8007c04 <VL53L0X_GetRangingMeasurementData>
 8008292:	4603      	mov	r3, r0
 8008294:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 8008296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d002      	beq.n	80082a4 <VL53L0X_PerformContinuousRangingMeasurement+0x56>
        return status;
 800829e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082a2:	e000      	b.n	80082a6 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    return VL53L0X_ERROR_NONE;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3710      	adds	r7, #16
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b084      	sub	sp, #16
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
 80082b6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082b8:	2300      	movs	r3, #0
 80082ba:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80082bc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80082c0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80082c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80082c6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80082c8:	f107 0308 	add.w	r3, r7, #8
 80082cc:	461a      	mov	r2, r3
 80082ce:	2128      	movs	r1, #40	; 0x28
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f003 faa9 	bl	800b828 <VL53L0X_RdWord>
 80082d6:	4603      	mov	r3, r0
 80082d8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80082da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d11e      	bne.n	8008320 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80082e2:	893b      	ldrh	r3, [r7, #8]
 80082e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80082ec:	893b      	ldrh	r3, [r7, #8]
 80082ee:	461a      	mov	r2, r3
 80082f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	dd0b      	ble.n	8008310 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80082f8:	893a      	ldrh	r2, [r7, #8]
 80082fa:	897b      	ldrh	r3, [r7, #10]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	b29b      	uxth	r3, r3
 8008300:	b21b      	sxth	r3, r3
 8008302:	461a      	mov	r2, r3
					* 250;
 8008304:	23fa      	movs	r3, #250	; 0xfa
 8008306:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	601a      	str	r2, [r3, #0]
 800830e:	e007      	b.n	8008320 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8008310:	893b      	ldrh	r3, [r7, #8]
 8008312:	b21b      	sxth	r3, r3
 8008314:	461a      	mov	r2, r3
 8008316:	23fa      	movs	r3, #250	; 0xfa
 8008318:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8008320:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008324:	4618      	mov	r0, r3
 8008326:	3710      	adds	r7, #16
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800832c:	b480      	push	{r7}
 800832e:	b08b      	sub	sp, #44	; 0x2c
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	607a      	str	r2, [r7, #4]
 8008338:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800833a:	2308      	movs	r3, #8
 800833c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800833e:	2300      	movs	r3, #0
 8008340:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	f04f 32ff 	mov.w	r2, #4294967295
 8008348:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008352:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	69ba      	ldr	r2, [r7, #24]
 8008358:	fbb3 f2f2 	udiv	r2, r3, r2
 800835c:	69b9      	ldr	r1, [r7, #24]
 800835e:	fb01 f202 	mul.w	r2, r1, r2
 8008362:	1a9b      	subs	r3, r3, r2
 8008364:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	627b      	str	r3, [r7, #36]	; 0x24
 800836a:	e030      	b.n	80083ce <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800836c:	2300      	movs	r3, #0
 800836e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008374:	4413      	add	r3, r2
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800837a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	429a      	cmp	r2, r3
 8008380:	d11e      	bne.n	80083c0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8008382:	7ffa      	ldrb	r2, [r7, #31]
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	fa42 f303 	asr.w	r3, r2, r3
 800838a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8008390:	e016      	b.n	80083c0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8008392:	7ffb      	ldrb	r3, [r7, #31]
 8008394:	f003 0301 	and.w	r3, r3, #1
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00b      	beq.n	80083b4 <get_next_good_spad+0x88>
				success = 1;
 800839c:	2301      	movs	r3, #1
 800839e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80083a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a2:	69ba      	ldr	r2, [r7, #24]
 80083a4:	fb03 f202 	mul.w	r2, r3, r2
 80083a8:	6a3b      	ldr	r3, [r7, #32]
 80083aa:	4413      	add	r3, r2
 80083ac:	461a      	mov	r2, r3
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	601a      	str	r2, [r3, #0]
				break;
 80083b2:	e009      	b.n	80083c8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80083b4:	7ffb      	ldrb	r3, [r7, #31]
 80083b6:	085b      	lsrs	r3, r3, #1
 80083b8:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80083ba:	6a3b      	ldr	r3, [r7, #32]
 80083bc:	3301      	adds	r3, #1
 80083be:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80083c0:	6a3a      	ldr	r2, [r7, #32]
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d3e4      	bcc.n	8008392 <get_next_good_spad+0x66>
				coarseIndex++) {
 80083c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ca:	3301      	adds	r3, #1
 80083cc:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80083ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d202      	bcs.n	80083dc <get_next_good_spad+0xb0>
 80083d6:	7fbb      	ldrb	r3, [r7, #30]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d0c7      	beq.n	800836c <get_next_good_spad+0x40>
		}
	}
}
 80083dc:	bf00      	nop
 80083de:	372c      	adds	r7, #44	; 0x2c
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80083f0:	2301      	movs	r3, #1
 80083f2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	099b      	lsrs	r3, r3, #6
 80083f8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80083fa:	4a07      	ldr	r2, [pc, #28]	; (8008418 <is_aperture+0x30>)
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d101      	bne.n	800840a <is_aperture+0x22>
		isAperture = 0;
 8008406:	2300      	movs	r3, #0
 8008408:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800840a:	7bfb      	ldrb	r3, [r7, #15]
}
 800840c:	4618      	mov	r0, r3
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	20000404 	.word	0x20000404

0800841c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800841c:	b480      	push	{r7}
 800841e:	b089      	sub	sp, #36	; 0x24
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008428:	2300      	movs	r3, #0
 800842a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800842c:	2308      	movs	r3, #8
 800842e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	fbb2 f3f3 	udiv	r3, r2, r3
 8008438:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	69ba      	ldr	r2, [r7, #24]
 800843e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008442:	69b9      	ldr	r1, [r7, #24]
 8008444:	fb01 f202 	mul.w	r2, r1, r2
 8008448:	1a9b      	subs	r3, r3, r2
 800844a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800844c:	697a      	ldr	r2, [r7, #20]
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	429a      	cmp	r2, r3
 8008452:	d302      	bcc.n	800845a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008454:	23ce      	movs	r3, #206	; 0xce
 8008456:	77fb      	strb	r3, [r7, #31]
 8008458:	e010      	b.n	800847c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	4413      	add	r3, r2
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	b25a      	sxtb	r2, r3
 8008464:	2101      	movs	r1, #1
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	fa01 f303 	lsl.w	r3, r1, r3
 800846c:	b25b      	sxtb	r3, r3
 800846e:	4313      	orrs	r3, r2
 8008470:	b259      	sxtb	r1, r3
 8008472:	68fa      	ldr	r2, [r7, #12]
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	4413      	add	r3, r2
 8008478:	b2ca      	uxtb	r2, r1
 800847a:	701a      	strb	r2, [r3, #0]

	return status;
 800847c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008480:	4618      	mov	r0, r3
 8008482:	3724      	adds	r7, #36	; 0x24
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8008496:	2306      	movs	r3, #6
 8008498:	683a      	ldr	r2, [r7, #0]
 800849a:	21b0      	movs	r1, #176	; 0xb0
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f003 f8bb 	bl	800b618 <VL53L0X_WriteMulti>
 80084a2:	4603      	mov	r3, r0
 80084a4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80084a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b084      	sub	sp, #16
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
 80084ba:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80084bc:	2306      	movs	r3, #6
 80084be:	683a      	ldr	r2, [r7, #0]
 80084c0:	21b0      	movs	r1, #176	; 0xb0
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f003 f8d8 	bl	800b678 <VL53L0X_ReadMulti>
 80084c8:	4603      	mov	r3, r0
 80084ca:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80084cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3710      	adds	r7, #16
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b08c      	sub	sp, #48	; 0x30
 80084dc:	af00      	add	r7, sp, #0
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	607a      	str	r2, [r7, #4]
 80084e2:	603b      	str	r3, [r7, #0]
 80084e4:	460b      	mov	r3, r1
 80084e6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80084e8:	2300      	movs	r3, #0
 80084ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80084ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084f0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80084f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084f4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80084f6:	2300      	movs	r3, #0
 80084f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80084fa:	e02b      	b.n	8008554 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80084fc:	f107 031c 	add.w	r3, r7, #28
 8008500:	6a3a      	ldr	r2, [r7, #32]
 8008502:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f7ff ff11 	bl	800832c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008510:	d103      	bne.n	800851a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008512:	23ce      	movs	r3, #206	; 0xce
 8008514:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8008518:	e020      	b.n	800855c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	461a      	mov	r2, r3
 800851e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008520:	4413      	add	r3, r2
 8008522:	4618      	mov	r0, r3
 8008524:	f7ff ff60 	bl	80083e8 <is_aperture>
 8008528:	4603      	mov	r3, r0
 800852a:	461a      	mov	r2, r3
 800852c:	7afb      	ldrb	r3, [r7, #11]
 800852e:	4293      	cmp	r3, r2
 8008530:	d003      	beq.n	800853a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008532:	23ce      	movs	r3, #206	; 0xce
 8008534:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8008538:	e010      	b.n	800855c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800853e:	6a3a      	ldr	r2, [r7, #32]
 8008540:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008542:	6838      	ldr	r0, [r7, #0]
 8008544:	f7ff ff6a 	bl	800841c <enable_spad_bit>
		currentSpad++;
 8008548:	6a3b      	ldr	r3, [r7, #32]
 800854a:	3301      	adds	r3, #1
 800854c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800854e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008550:	3301      	adds	r3, #1
 8008552:	62bb      	str	r3, [r7, #40]	; 0x28
 8008554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008556:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008558:	429a      	cmp	r2, r3
 800855a:	d3cf      	bcc.n	80084fc <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800855c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800855e:	6a3a      	ldr	r2, [r7, #32]
 8008560:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8008562:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008566:	2b00      	cmp	r3, #0
 8008568:	d106      	bne.n	8008578 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800856a:	6839      	ldr	r1, [r7, #0]
 800856c:	68f8      	ldr	r0, [r7, #12]
 800856e:	f7ff ff8d 	bl	800848c <set_ref_spad_map>
 8008572:	4603      	mov	r3, r0
 8008574:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8008578:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800857c:	2b00      	cmp	r3, #0
 800857e:	d121      	bne.n	80085c4 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8008580:	f107 0314 	add.w	r3, r7, #20
 8008584:	4619      	mov	r1, r3
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f7ff ff93 	bl	80084b2 <get_ref_spad_map>
 800858c:	4603      	mov	r3, r0
 800858e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8008592:	2300      	movs	r3, #0
 8008594:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8008596:	e011      	b.n	80085bc <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800859c:	4413      	add	r3, r2
 800859e:	781a      	ldrb	r2, [r3, #0]
 80085a0:	f107 0114 	add.w	r1, r7, #20
 80085a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a6:	440b      	add	r3, r1
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d003      	beq.n	80085b6 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80085ae:	23ce      	movs	r3, #206	; 0xce
 80085b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 80085b4:	e006      	b.n	80085c4 <enable_ref_spads+0xec>
			}
			i++;
 80085b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b8:	3301      	adds	r3, #1
 80085ba:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 80085bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d3e9      	bcc.n	8008598 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80085c4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3730      	adds	r7, #48	; 0x30
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08a      	sub	sp, #40	; 0x28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80085da:	2300      	movs	r3, #0
 80085dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80085e0:	2300      	movs	r3, #0
 80085e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80085ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80085f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d107      	bne.n	8008608 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80085f8:	22c0      	movs	r2, #192	; 0xc0
 80085fa:	2101      	movs	r1, #1
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f003 f867 	bl	800b6d0 <VL53L0X_WrByte>
 8008602:	4603      	mov	r3, r0
 8008604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8008608:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800860c:	2b00      	cmp	r3, #0
 800860e:	d108      	bne.n	8008622 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8008610:	f107 0308 	add.w	r3, r7, #8
 8008614:	4619      	mov	r1, r3
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7ff fc18 	bl	8007e4c <VL53L0X_PerformSingleRangingMeasurement>
 800861c:	4603      	mov	r3, r0
 800861e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8008622:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008626:	2b00      	cmp	r3, #0
 8008628:	d107      	bne.n	800863a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800862a:	2201      	movs	r2, #1
 800862c:	21ff      	movs	r1, #255	; 0xff
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f003 f84e 	bl	800b6d0 <VL53L0X_WrByte>
 8008634:	4603      	mov	r3, r0
 8008636:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800863a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800863e:	2b00      	cmp	r3, #0
 8008640:	d107      	bne.n	8008652 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	21b6      	movs	r1, #182	; 0xb6
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f003 f8ee 	bl	800b828 <VL53L0X_RdWord>
 800864c:	4603      	mov	r3, r0
 800864e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8008652:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008656:	2b00      	cmp	r3, #0
 8008658:	d107      	bne.n	800866a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800865a:	2200      	movs	r2, #0
 800865c:	21ff      	movs	r1, #255	; 0xff
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f003 f836 	bl	800b6d0 <VL53L0X_WrByte>
 8008664:	4603      	mov	r3, r0
 8008666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800866a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800866e:	2b00      	cmp	r3, #0
 8008670:	d112      	bne.n	8008698 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008672:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008676:	461a      	mov	r2, r3
 8008678:	2101      	movs	r1, #1
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f003 f828 	bl	800b6d0 <VL53L0X_WrByte>
 8008680:	4603      	mov	r3, r0
 8008682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8008686:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800868a:	2b00      	cmp	r3, #0
 800868c:	d104      	bne.n	8008698 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008694:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8008698:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800869c:	4618      	mov	r0, r3
 800869e:	3728      	adds	r7, #40	; 0x28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 80086a4:	b590      	push	{r4, r7, lr}
 80086a6:	b09d      	sub	sp, #116	; 0x74
 80086a8:	af06      	add	r7, sp, #24
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086b0:	2300      	movs	r3, #0
 80086b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 80086b6:	23b4      	movs	r3, #180	; 0xb4
 80086b8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 80086bc:	2303      	movs	r3, #3
 80086be:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 80086c0:	232c      	movs	r3, #44	; 0x2c
 80086c2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 80086c4:	2300      	movs	r3, #0
 80086c6:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 80086c8:	2300      	movs	r3, #0
 80086ca:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80086cc:	2300      	movs	r3, #0
 80086ce:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80086d0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80086d4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 80086da:	2300      	movs	r3, #0
 80086dc:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 80086de:	2306      	movs	r3, #6
 80086e0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 80086e2:	2300      	movs	r3, #0
 80086e4:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 80086e6:	2300      	movs	r3, #0
 80086e8:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 80086ea:	2300      	movs	r3, #0
 80086ec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80086f0:	2300      	movs	r3, #0
 80086f2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80086f8:	2300      	movs	r3, #0
 80086fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80086fc:	2300      	movs	r3, #0
 80086fe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 8008708:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800870a:	2300      	movs	r3, #0
 800870c:	64bb      	str	r3, [r7, #72]	; 0x48
 800870e:	e009      	b.n	8008724 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008714:	4413      	add	r3, r2
 8008716:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800871a:	2200      	movs	r2, #0
 800871c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800871e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008720:	3301      	adds	r3, #1
 8008722:	64bb      	str	r3, [r7, #72]	; 0x48
 8008724:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008728:	429a      	cmp	r2, r3
 800872a:	d3f1      	bcc.n	8008710 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800872c:	2201      	movs	r2, #1
 800872e:	21ff      	movs	r1, #255	; 0xff
 8008730:	68f8      	ldr	r0, [r7, #12]
 8008732:	f002 ffcd 	bl	800b6d0 <VL53L0X_WrByte>
 8008736:	4603      	mov	r3, r0
 8008738:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800873c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008740:	2b00      	cmp	r3, #0
 8008742:	d107      	bne.n	8008754 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8008744:	2200      	movs	r2, #0
 8008746:	214f      	movs	r1, #79	; 0x4f
 8008748:	68f8      	ldr	r0, [r7, #12]
 800874a:	f002 ffc1 	bl	800b6d0 <VL53L0X_WrByte>
 800874e:	4603      	mov	r3, r0
 8008750:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008754:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008758:	2b00      	cmp	r3, #0
 800875a:	d107      	bne.n	800876c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800875c:	222c      	movs	r2, #44	; 0x2c
 800875e:	214e      	movs	r1, #78	; 0x4e
 8008760:	68f8      	ldr	r0, [r7, #12]
 8008762:	f002 ffb5 	bl	800b6d0 <VL53L0X_WrByte>
 8008766:	4603      	mov	r3, r0
 8008768:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800876c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008770:	2b00      	cmp	r3, #0
 8008772:	d107      	bne.n	8008784 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008774:	2200      	movs	r2, #0
 8008776:	21ff      	movs	r1, #255	; 0xff
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f002 ffa9 	bl	800b6d0 <VL53L0X_WrByte>
 800877e:	4603      	mov	r3, r0
 8008780:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008784:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008788:	2b00      	cmp	r3, #0
 800878a:	d109      	bne.n	80087a0 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800878c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008790:	461a      	mov	r2, r3
 8008792:	21b6      	movs	r1, #182	; 0xb6
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	f002 ff9b 	bl	800b6d0 <VL53L0X_WrByte>
 800879a:	4603      	mov	r3, r0
 800879c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 80087a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d107      	bne.n	80087b8 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 80087a8:	2200      	movs	r2, #0
 80087aa:	2180      	movs	r1, #128	; 0x80
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f002 ff8f 	bl	800b6d0 <VL53L0X_WrByte>
 80087b2:	4603      	mov	r3, r0
 80087b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80087b8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10a      	bne.n	80087d6 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80087c0:	f107 0210 	add.w	r2, r7, #16
 80087c4:	f107 0111 	add.w	r1, r7, #17
 80087c8:	2300      	movs	r3, #0
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f000 fbbb 	bl	8008f46 <VL53L0X_perform_ref_calibration>
 80087d0:	4603      	mov	r3, r0
 80087d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80087d6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d121      	bne.n	8008822 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 80087e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087e4:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 80087ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087ec:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 80087fa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80087fe:	f107 0218 	add.w	r2, r7, #24
 8008802:	9204      	str	r2, [sp, #16]
 8008804:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008806:	9203      	str	r2, [sp, #12]
 8008808:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800880a:	9202      	str	r2, [sp, #8]
 800880c:	9301      	str	r3, [sp, #4]
 800880e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008810:	9300      	str	r3, [sp, #0]
 8008812:	4623      	mov	r3, r4
 8008814:	4602      	mov	r2, r0
 8008816:	68f8      	ldr	r0, [r7, #12]
 8008818:	f7ff fe5e 	bl	80084d8 <enable_ref_spads>
 800881c:	4603      	mov	r3, r0
 800881e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008822:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008826:	2b00      	cmp	r3, #0
 8008828:	d174      	bne.n	8008914 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800882e:	f107 0312 	add.w	r3, r7, #18
 8008832:	4619      	mov	r1, r3
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7ff fecb 	bl	80085d0 <perform_ref_signal_measurement>
 800883a:	4603      	mov	r3, r0
 800883c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008840:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008844:	2b00      	cmp	r3, #0
 8008846:	d161      	bne.n	800890c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8008848:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800884a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800884c:	429a      	cmp	r2, r3
 800884e:	d25d      	bcs.n	800890c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8008850:	2300      	movs	r3, #0
 8008852:	64bb      	str	r3, [r7, #72]	; 0x48
 8008854:	e009      	b.n	800886a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800885a:	4413      	add	r3, r2
 800885c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008860:	2200      	movs	r2, #0
 8008862:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008864:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008866:	3301      	adds	r3, #1
 8008868:	64bb      	str	r3, [r7, #72]	; 0x48
 800886a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800886c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800886e:	429a      	cmp	r2, r3
 8008870:	d3f1      	bcc.n	8008856 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008872:	e002      	b.n	800887a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008876:	3301      	adds	r3, #1
 8008878:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800887a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800887e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008880:	4413      	add	r3, r2
 8008882:	4618      	mov	r0, r3
 8008884:	f7ff fdb0 	bl	80083e8 <is_aperture>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d103      	bne.n	8008896 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800888e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008892:	429a      	cmp	r2, r3
 8008894:	d3ee      	bcc.n	8008874 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8008896:	2301      	movs	r3, #1
 8008898:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800889a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800889c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 80088aa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80088ae:	f107 0218 	add.w	r2, r7, #24
 80088b2:	9204      	str	r2, [sp, #16]
 80088b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088b6:	9203      	str	r2, [sp, #12]
 80088b8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088ba:	9202      	str	r2, [sp, #8]
 80088bc:	9301      	str	r3, [sp, #4]
 80088be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c0:	9300      	str	r3, [sp, #0]
 80088c2:	4623      	mov	r3, r4
 80088c4:	4602      	mov	r2, r0
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f7ff fe06 	bl	80084d8 <enable_ref_spads>
 80088cc:	4603      	mov	r3, r0
 80088ce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80088d2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d11b      	bne.n	8008912 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80088de:	f107 0312 	add.w	r3, r7, #18
 80088e2:	4619      	mov	r1, r3
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	f7ff fe73 	bl	80085d0 <perform_ref_signal_measurement>
 80088ea:	4603      	mov	r3, r0
 80088ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80088f0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d10c      	bne.n	8008912 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80088f8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80088fa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d208      	bcs.n	8008912 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8008900:	2301      	movs	r3, #1
 8008902:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8008906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008908:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800890a:	e002      	b.n	8008912 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800890c:	2300      	movs	r3, #0
 800890e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008910:	e000      	b.n	8008914 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8008912:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008914:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008918:	2b00      	cmp	r3, #0
 800891a:	f040 80af 	bne.w	8008a7c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800891e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8008920:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008922:	429a      	cmp	r2, r3
 8008924:	f240 80aa 	bls.w	8008a7c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8008928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800892a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800892e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008930:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8008938:	f107 031c 	add.w	r3, r7, #28
 800893c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800893e:	4618      	mov	r0, r3
 8008940:	f006 fa26 	bl	800ed90 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8008944:	8a7b      	ldrh	r3, [r7, #18]
 8008946:	461a      	mov	r2, r3
 8008948:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	2b00      	cmp	r3, #0
 800894e:	bfb8      	it	lt
 8008950:	425b      	neglt	r3, r3
 8008952:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8008954:	2300      	movs	r3, #0
 8008956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800895a:	e086      	b.n	8008a6a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8008962:	f107 0314 	add.w	r3, r7, #20
 8008966:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008968:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800896a:	f7ff fcdf 	bl	800832c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008974:	d103      	bne.n	800897e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008976:	23ce      	movs	r3, #206	; 0xce
 8008978:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800897c:	e07e      	b.n	8008a7c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800897e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008982:	697a      	ldr	r2, [r7, #20]
 8008984:	4413      	add	r3, r2
 8008986:	4618      	mov	r0, r3
 8008988:	f7ff fd2e 	bl	80083e8 <is_aperture>
 800898c:	4603      	mov	r3, r0
 800898e:	461a      	mov	r2, r3
 8008990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008992:	4293      	cmp	r3, r2
 8008994:	d003      	beq.n	800899e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8008996:	2301      	movs	r3, #1
 8008998:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800899c:	e06e      	b.n	8008a7c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800899e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089a0:	3301      	adds	r3, #1
 80089a2:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 80089ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80089b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7ff fd32 	bl	800841c <enable_spad_bit>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80089be:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d10c      	bne.n	80089e0 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80089c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089c8:	3301      	adds	r3, #1
 80089ca:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 80089d2:	4619      	mov	r1, r3
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f7ff fd59 	bl	800848c <set_ref_spad_map>
 80089da:	4603      	mov	r3, r0
 80089dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80089e0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d146      	bne.n	8008a76 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80089e8:	f107 0312 	add.w	r3, r7, #18
 80089ec:	4619      	mov	r1, r3
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f7ff fdee 	bl	80085d0 <perform_ref_signal_measurement>
 80089f4:	4603      	mov	r3, r0
 80089f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80089fa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d13b      	bne.n	8008a7a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8008a02:	8a7b      	ldrh	r3, [r7, #18]
 8008a04:	461a      	mov	r2, r3
 8008a06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008a08:	1ad3      	subs	r3, r2, r3
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	bfb8      	it	lt
 8008a0e:	425b      	neglt	r3, r3
 8008a10:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008a12:	8a7b      	ldrh	r3, [r7, #18]
 8008a14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d21c      	bcs.n	8008a54 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8008a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d914      	bls.n	8008a4c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008a22:	f107 031c 	add.w	r3, r7, #28
 8008a26:	4619      	mov	r1, r3
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f7ff fd2f 	bl	800848c <set_ref_spad_map>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8008a3a:	f107 011c 	add.w	r1, r7, #28
 8008a3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a40:	4618      	mov	r0, r3
 8008a42:	f006 f9a5 	bl	800ed90 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8008a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a52:	e00a      	b.n	8008a6a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a56:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8008a5e:	f107 031c 	add.w	r3, r7, #28
 8008a62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a64:	4618      	mov	r0, r3
 8008a66:	f006 f993 	bl	800ed90 <memcpy>
		while (!complete) {
 8008a6a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f43f af74 	beq.w	800895c <VL53L0X_perform_ref_spad_management+0x2b8>
 8008a74:	e002      	b.n	8008a7c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008a76:	bf00      	nop
 8008a78:	e000      	b.n	8008a7c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008a7a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008a7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d115      	bne.n	8008ab0 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a88:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8008a90:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	b2da      	uxtb	r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	781a      	ldrb	r2, [r3, #0]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8008ab0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	375c      	adds	r7, #92	; 0x5c
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd90      	pop	{r4, r7, pc}

08008abc <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8008abc:	b590      	push	{r4, r7, lr}
 8008abe:	b093      	sub	sp, #76	; 0x4c
 8008ac0:	af06      	add	r7, sp, #24
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	4613      	mov	r3, r2
 8008ac8:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008aca:	2300      	movs	r3, #0
 8008acc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8008ad4:	23b4      	movs	r3, #180	; 0xb4
 8008ad6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8008ada:	2306      	movs	r3, #6
 8008adc:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8008ade:	232c      	movs	r3, #44	; 0x2c
 8008ae0:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	21ff      	movs	r1, #255	; 0xff
 8008ae6:	68f8      	ldr	r0, [r7, #12]
 8008ae8:	f002 fdf2 	bl	800b6d0 <VL53L0X_WrByte>
 8008aec:	4603      	mov	r3, r0
 8008aee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008af2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d107      	bne.n	8008b0a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8008afa:	2200      	movs	r2, #0
 8008afc:	214f      	movs	r1, #79	; 0x4f
 8008afe:	68f8      	ldr	r0, [r7, #12]
 8008b00:	f002 fde6 	bl	800b6d0 <VL53L0X_WrByte>
 8008b04:	4603      	mov	r3, r0
 8008b06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008b0a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d107      	bne.n	8008b22 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008b12:	222c      	movs	r2, #44	; 0x2c
 8008b14:	214e      	movs	r1, #78	; 0x4e
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f002 fdda 	bl	800b6d0 <VL53L0X_WrByte>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008b22:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d107      	bne.n	8008b3a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	21ff      	movs	r1, #255	; 0xff
 8008b2e:	68f8      	ldr	r0, [r7, #12]
 8008b30:	f002 fdce 	bl	800b6d0 <VL53L0X_WrByte>
 8008b34:	4603      	mov	r3, r0
 8008b36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008b3a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d109      	bne.n	8008b56 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008b42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b46:	461a      	mov	r2, r3
 8008b48:	21b6      	movs	r1, #182	; 0xb6
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f002 fdc0 	bl	800b6d0 <VL53L0X_WrByte>
 8008b50:	4603      	mov	r3, r0
 8008b52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8008b56:	2300      	movs	r3, #0
 8008b58:	627b      	str	r3, [r7, #36]	; 0x24
 8008b5a:	e009      	b.n	8008b70 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b60:	4413      	add	r3, r2
 8008b62:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008b66:	2200      	movs	r2, #0
 8008b68:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d3f1      	bcc.n	8008b5c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8008b78:	79fb      	ldrb	r3, [r7, #7]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d011      	beq.n	8008ba2 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008b7e:	e002      	b.n	8008b86 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b82:	3301      	adds	r3, #1
 8008b84:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008b86:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8008b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b8c:	4413      	add	r3, r2
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7ff fc2a 	bl	80083e8 <is_aperture>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d103      	bne.n	8008ba2 <VL53L0X_set_reference_spads+0xe6>
 8008b9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d3ee      	bcc.n	8008b80 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8008bae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008bb2:	79f9      	ldrb	r1, [r7, #7]
 8008bb4:	f107 0214 	add.w	r2, r7, #20
 8008bb8:	9204      	str	r2, [sp, #16]
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	9203      	str	r2, [sp, #12]
 8008bbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bc0:	9202      	str	r2, [sp, #8]
 8008bc2:	9301      	str	r3, [sp, #4]
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	4623      	mov	r3, r4
 8008bca:	4602      	mov	r2, r0
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f7ff fc83 	bl	80084d8 <enable_ref_spads>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8008bd8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d10c      	bne.n	8008bfa <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	79fa      	ldrb	r2, [r7, #7]
 8008bf6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8008bfa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3734      	adds	r7, #52	; 0x34
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd90      	pop	{r4, r7, pc}

08008c06 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	460b      	mov	r3, r1
 8008c10:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c12:	2300      	movs	r3, #0
 8008c14:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008c16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10a      	bne.n	8008c34 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8008c1e:	78fb      	ldrb	r3, [r7, #3]
 8008c20:	f043 0301 	orr.w	r3, r3, #1
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	461a      	mov	r2, r3
 8008c28:	2100      	movs	r1, #0
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f002 fd50 	bl	800b6d0 <VL53L0X_WrByte>
 8008c30:	4603      	mov	r3, r0
 8008c32:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8008c34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d104      	bne.n	8008c46 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f9bf 	bl	8008fc0 <VL53L0X_measurement_poll_for_completion>
 8008c42:	4603      	mov	r3, r0
 8008c44:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d105      	bne.n	8008c5a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008c4e:	2100      	movs	r1, #0
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f7ff fa85 	bl	8008160 <VL53L0X_ClearInterruptMask>
 8008c56:	4603      	mov	r3, r0
 8008c58:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d106      	bne.n	8008c70 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8008c62:	2200      	movs	r2, #0
 8008c64:	2100      	movs	r1, #0
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f002 fd32 	bl	800b6d0 <VL53L0X_WrByte>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8008c70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3710      	adds	r7, #16
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	4608      	mov	r0, r1
 8008c86:	4611      	mov	r1, r2
 8008c88:	461a      	mov	r2, r3
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	70fb      	strb	r3, [r7, #3]
 8008c8e:	460b      	mov	r3, r1
 8008c90:	70bb      	strb	r3, [r7, #2]
 8008c92:	4613      	mov	r3, r2
 8008c94:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c96:	2300      	movs	r3, #0
 8008c98:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	21ff      	movs	r1, #255	; 0xff
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f002 fd14 	bl	800b6d0 <VL53L0X_WrByte>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	461a      	mov	r2, r3
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	2100      	movs	r1, #0
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f002 fd0a 	bl	800b6d0 <VL53L0X_WrByte>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	7bfb      	ldrb	r3, [r7, #15]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	21ff      	movs	r1, #255	; 0xff
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f002 fd00 	bl	800b6d0 <VL53L0X_WrByte>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8008cda:	78fb      	ldrb	r3, [r7, #3]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d01e      	beq.n	8008d1e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8008ce0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d009      	beq.n	8008cfc <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8008ce8:	69ba      	ldr	r2, [r7, #24]
 8008cea:	21cb      	movs	r1, #203	; 0xcb
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f002 fd71 	bl	800b7d4 <VL53L0X_RdByte>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	7bfb      	ldrb	r3, [r7, #15]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8008cfc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d02a      	beq.n	8008d5a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8008d04:	f107 030e 	add.w	r3, r7, #14
 8008d08:	461a      	mov	r2, r3
 8008d0a:	21ee      	movs	r1, #238	; 0xee
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f002 fd61 	bl	800b7d4 <VL53L0X_RdByte>
 8008d12:	4603      	mov	r3, r0
 8008d14:	461a      	mov	r2, r3
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	73fb      	strb	r3, [r7, #15]
 8008d1c:	e01d      	b.n	8008d5a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8008d1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00a      	beq.n	8008d3c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8008d26:	78bb      	ldrb	r3, [r7, #2]
 8008d28:	461a      	mov	r2, r3
 8008d2a:	21cb      	movs	r1, #203	; 0xcb
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f002 fccf 	bl	800b6d0 <VL53L0X_WrByte>
 8008d32:	4603      	mov	r3, r0
 8008d34:	461a      	mov	r2, r3
 8008d36:	7bfb      	ldrb	r3, [r7, #15]
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8008d3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d00a      	beq.n	8008d5a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8008d44:	787b      	ldrb	r3, [r7, #1]
 8008d46:	2280      	movs	r2, #128	; 0x80
 8008d48:	21ee      	movs	r1, #238	; 0xee
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f002 fd0e 	bl	800b76c <VL53L0X_UpdateByte>
 8008d50:	4603      	mov	r3, r0
 8008d52:	461a      	mov	r2, r3
 8008d54:	7bfb      	ldrb	r3, [r7, #15]
 8008d56:	4313      	orrs	r3, r2
 8008d58:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	21ff      	movs	r1, #255	; 0xff
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f002 fcb6 	bl	800b6d0 <VL53L0X_WrByte>
 8008d64:	4603      	mov	r3, r0
 8008d66:	461a      	mov	r2, r3
 8008d68:	7bfb      	ldrb	r3, [r7, #15]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008d6e:	2201      	movs	r2, #1
 8008d70:	2100      	movs	r1, #0
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f002 fcac 	bl	800b6d0 <VL53L0X_WrByte>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	7bfb      	ldrb	r3, [r7, #15]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008d82:	2200      	movs	r2, #0
 8008d84:	21ff      	movs	r1, #255	; 0xff
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f002 fca2 	bl	800b6d0 <VL53L0X_WrByte>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	461a      	mov	r2, r3
 8008d90:	7bfb      	ldrb	r3, [r7, #15]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8008d96:	7bbb      	ldrb	r3, [r7, #14]
 8008d98:	f023 0310 	bic.w	r3, r3, #16
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	701a      	strb	r2, [r3, #0]

	return Status;
 8008da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3710      	adds	r7, #16
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}

08008dae <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8008dae:	b580      	push	{r7, lr}
 8008db0:	b08a      	sub	sp, #40	; 0x28
 8008db2:	af04      	add	r7, sp, #16
 8008db4:	60f8      	str	r0, [r7, #12]
 8008db6:	60b9      	str	r1, [r7, #8]
 8008db8:	4611      	mov	r1, r2
 8008dba:	461a      	mov	r2, r3
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	71fb      	strb	r3, [r7, #7]
 8008dc0:	4613      	mov	r3, r2
 8008dc2:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8008dd8:	79bb      	ldrb	r3, [r7, #6]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d003      	beq.n	8008de6 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8008de4:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8008de6:	2201      	movs	r2, #1
 8008de8:	2101      	movs	r1, #1
 8008dea:	68f8      	ldr	r0, [r7, #12]
 8008dec:	f002 fc70 	bl	800b6d0 <VL53L0X_WrByte>
 8008df0:	4603      	mov	r3, r0
 8008df2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8008df4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d105      	bne.n	8008e08 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8008dfc:	2140      	movs	r1, #64	; 0x40
 8008dfe:	68f8      	ldr	r0, [r7, #12]
 8008e00:	f7ff ff01 	bl	8008c06 <VL53L0X_perform_single_ref_calibration>
 8008e04:	4603      	mov	r3, r0
 8008e06:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8008e08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d115      	bne.n	8008e3c <VL53L0X_perform_vhv_calibration+0x8e>
 8008e10:	79fb      	ldrb	r3, [r7, #7]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d112      	bne.n	8008e3c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8008e16:	7d39      	ldrb	r1, [r7, #20]
 8008e18:	7d7a      	ldrb	r2, [r7, #21]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	9303      	str	r3, [sp, #12]
 8008e1e:	2301      	movs	r3, #1
 8008e20:	9302      	str	r3, [sp, #8]
 8008e22:	f107 0313 	add.w	r3, r7, #19
 8008e26:	9301      	str	r3, [sp, #4]
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	9300      	str	r3, [sp, #0]
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	2101      	movs	r1, #1
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f7ff ff23 	bl	8008c7c <VL53L0X_ref_calibration_io>
 8008e36:	4603      	mov	r3, r0
 8008e38:	75fb      	strb	r3, [r7, #23]
 8008e3a:	e002      	b.n	8008e42 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d112      	bne.n	8008e70 <VL53L0X_perform_vhv_calibration+0xc2>
 8008e4a:	79bb      	ldrb	r3, [r7, #6]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00f      	beq.n	8008e70 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008e50:	7dbb      	ldrb	r3, [r7, #22]
 8008e52:	461a      	mov	r2, r3
 8008e54:	2101      	movs	r1, #1
 8008e56:	68f8      	ldr	r0, [r7, #12]
 8008e58:	f002 fc3a 	bl	800b6d0 <VL53L0X_WrByte>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008e60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d103      	bne.n	8008e70 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	7dba      	ldrb	r2, [r7, #22]
 8008e6c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008e70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3718      	adds	r7, #24
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}

08008e7c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b08a      	sub	sp, #40	; 0x28
 8008e80:	af04      	add	r7, sp, #16
 8008e82:	60f8      	str	r0, [r7, #12]
 8008e84:	60b9      	str	r1, [r7, #8]
 8008e86:	4611      	mov	r1, r2
 8008e88:	461a      	mov	r2, r3
 8008e8a:	460b      	mov	r3, r1
 8008e8c:	71fb      	strb	r3, [r7, #7]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e92:	2300      	movs	r3, #0
 8008e94:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008e96:	2300      	movs	r3, #0
 8008e98:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8008ea2:	79bb      	ldrb	r3, [r7, #6]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d003      	beq.n	8008eb0 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8008eae:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8008eb0:	2202      	movs	r2, #2
 8008eb2:	2101      	movs	r1, #1
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f002 fc0b 	bl	800b6d0 <VL53L0X_WrByte>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8008ebe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d105      	bne.n	8008ed2 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f7ff fe9c 	bl	8008c06 <VL53L0X_perform_single_ref_calibration>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8008ed2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d115      	bne.n	8008f06 <VL53L0X_perform_phase_calibration+0x8a>
 8008eda:	79fb      	ldrb	r3, [r7, #7]
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d112      	bne.n	8008f06 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8008ee0:	7d39      	ldrb	r1, [r7, #20]
 8008ee2:	7d7a      	ldrb	r2, [r7, #21]
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	9303      	str	r3, [sp, #12]
 8008ee8:	2300      	movs	r3, #0
 8008eea:	9302      	str	r3, [sp, #8]
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	9301      	str	r3, [sp, #4]
 8008ef0:	f107 0313 	add.w	r3, r7, #19
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	2101      	movs	r1, #1
 8008efa:	68f8      	ldr	r0, [r7, #12]
 8008efc:	f7ff febe 	bl	8008c7c <VL53L0X_ref_calibration_io>
 8008f00:	4603      	mov	r3, r0
 8008f02:	75fb      	strb	r3, [r7, #23]
 8008f04:	e002      	b.n	8008f0c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008f0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d112      	bne.n	8008f3a <VL53L0X_perform_phase_calibration+0xbe>
 8008f14:	79bb      	ldrb	r3, [r7, #6]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d00f      	beq.n	8008f3a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008f1a:	7dbb      	ldrb	r3, [r7, #22]
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	2101      	movs	r1, #1
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f002 fbd5 	bl	800b6d0 <VL53L0X_WrByte>
 8008f26:	4603      	mov	r3, r0
 8008f28:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008f2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d103      	bne.n	8008f3a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	7dba      	ldrb	r2, [r7, #22]
 8008f36:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008f3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3718      	adds	r7, #24
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b086      	sub	sp, #24
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	60f8      	str	r0, [r7, #12]
 8008f4e:	60b9      	str	r1, [r7, #8]
 8008f50:	607a      	str	r2, [r7, #4]
 8008f52:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008f54:	2300      	movs	r3, #0
 8008f56:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8008f62:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8008f64:	78fa      	ldrb	r2, [r7, #3]
 8008f66:	2300      	movs	r3, #0
 8008f68:	68b9      	ldr	r1, [r7, #8]
 8008f6a:	68f8      	ldr	r0, [r7, #12]
 8008f6c:	f7ff ff1f 	bl	8008dae <VL53L0X_perform_vhv_calibration>
 8008f70:	4603      	mov	r3, r0
 8008f72:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8008f74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d107      	bne.n	8008f8c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8008f7c:	78fa      	ldrb	r2, [r7, #3]
 8008f7e:	2300      	movs	r3, #0
 8008f80:	6879      	ldr	r1, [r7, #4]
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f7ff ff7a 	bl	8008e7c <VL53L0X_perform_phase_calibration>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8008f8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10f      	bne.n	8008fb4 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008f94:	7dbb      	ldrb	r3, [r7, #22]
 8008f96:	461a      	mov	r2, r3
 8008f98:	2101      	movs	r1, #1
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f002 fb98 	bl	800b6d0 <VL53L0X_WrByte>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008fa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d103      	bne.n	8008fb4 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	7dba      	ldrb	r2, [r7, #22]
 8008fb0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008fb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3718      	adds	r7, #24
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b086      	sub	sp, #24
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8008fd4:	f107 030f 	add.w	r3, r7, #15
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7fe fdd2 	bl	8007b84 <VL53L0X_GetMeasurementDataReady>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8008fe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d110      	bne.n	800900e <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	2b01      	cmp	r3, #1
 8008ff0:	d00f      	beq.n	8009012 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008ffe:	d302      	bcc.n	8009006 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009000:	23f9      	movs	r3, #249	; 0xf9
 8009002:	75fb      	strb	r3, [r7, #23]
			break;
 8009004:	e006      	b.n	8009014 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f002 fc82 	bl	800b910 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800900c:	e7e2      	b.n	8008fd4 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800900e:	bf00      	nop
 8009010:	e000      	b.n	8009014 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8009012:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8009014:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009018:	4618      	mov	r0, r3
 800901a:	3718      	adds	r7, #24
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8009020:	b480      	push	{r7}
 8009022:	b085      	sub	sp, #20
 8009024:	af00      	add	r7, sp, #0
 8009026:	4603      	mov	r3, r0
 8009028:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800902e:	79fb      	ldrb	r3, [r7, #7]
 8009030:	3301      	adds	r3, #1
 8009032:	b2db      	uxtb	r3, r3
 8009034:	005b      	lsls	r3, r3, #1
 8009036:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8009038:	7bfb      	ldrb	r3, [r7, #15]
}
 800903a:	4618      	mov	r0, r3
 800903c:	3714      	adds	r7, #20
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr

08009046 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8009046:	b480      	push	{r7}
 8009048:	b085      	sub	sp, #20
 800904a:	af00      	add	r7, sp, #0
 800904c:	4603      	mov	r3, r0
 800904e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8009050:	2300      	movs	r3, #0
 8009052:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	085b      	lsrs	r3, r3, #1
 8009058:	b2db      	uxtb	r3, r3
 800905a:	3b01      	subs	r3, #1
 800905c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800905e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3714      	adds	r7, #20
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8009074:	2300      	movs	r3, #0
 8009076:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8009078:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800907c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800907e:	e002      	b.n	8009086 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	089b      	lsrs	r3, r3, #2
 8009084:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009086:	68ba      	ldr	r2, [r7, #8]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	429a      	cmp	r2, r3
 800908c:	d8f8      	bhi.n	8009080 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800908e:	e017      	b.n	80090c0 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8009090:	68fa      	ldr	r2, [r7, #12]
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	4413      	add	r3, r2
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	429a      	cmp	r2, r3
 800909a:	d30b      	bcc.n	80090b4 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	4413      	add	r3, r2
 80090a2:	687a      	ldr	r2, [r7, #4]
 80090a4:	1ad3      	subs	r3, r2, r3
 80090a6:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	085b      	lsrs	r3, r3, #1
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	4413      	add	r3, r2
 80090b0:	60fb      	str	r3, [r7, #12]
 80090b2:	e002      	b.n	80090ba <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	085b      	lsrs	r3, r3, #1
 80090b8:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	089b      	lsrs	r3, r3, #2
 80090be:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e4      	bne.n	8009090 <VL53L0X_isqrt+0x24>
	}

	return res;
 80090c6:	68fb      	ldr	r3, [r7, #12]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3714      	adds	r7, #20
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80090dc:	2300      	movs	r3, #0
 80090de:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80090e0:	2200      	movs	r2, #0
 80090e2:	2183      	movs	r1, #131	; 0x83
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f002 faf3 	bl	800b6d0 <VL53L0X_WrByte>
 80090ea:	4603      	mov	r3, r0
 80090ec:	461a      	mov	r2, r3
 80090ee:	7dfb      	ldrb	r3, [r7, #23]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80090f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d11e      	bne.n	800913a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 80090fc:	2300      	movs	r3, #0
 80090fe:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8009100:	f107 030f 	add.w	r3, r7, #15
 8009104:	461a      	mov	r2, r3
 8009106:	2183      	movs	r1, #131	; 0x83
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f002 fb63 	bl	800b7d4 <VL53L0X_RdByte>
 800910e:	4603      	mov	r3, r0
 8009110:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8009112:	7bfb      	ldrb	r3, [r7, #15]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d10a      	bne.n	800912e <VL53L0X_device_read_strobe+0x5a>
 8009118:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d106      	bne.n	800912e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	3301      	adds	r3, #1
 8009124:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800912c:	d3e8      	bcc.n	8009100 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009134:	d301      	bcc.n	800913a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009136:	23f9      	movs	r3, #249	; 0xf9
 8009138:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800913a:	2201      	movs	r2, #1
 800913c:	2183      	movs	r1, #131	; 0x83
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f002 fac6 	bl	800b6d0 <VL53L0X_WrByte>
 8009144:	4603      	mov	r3, r0
 8009146:	461a      	mov	r2, r3
 8009148:	7dfb      	ldrb	r3, [r7, #23]
 800914a:	4313      	orrs	r3, r2
 800914c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800914e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009152:	4618      	mov	r0, r3
 8009154:	3718      	adds	r7, #24
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b098      	sub	sp, #96	; 0x60
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
 8009162:	460b      	mov	r3, r1
 8009164:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009166:	2300      	movs	r3, #0
 8009168:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800916c:	2300      	movs	r3, #0
 800916e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8009172:	2300      	movs	r3, #0
 8009174:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8009178:	2300      	movs	r3, #0
 800917a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800917c:	2300      	movs	r3, #0
 800917e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8009180:	2300      	movs	r3, #0
 8009182:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8009184:	2300      	movs	r3, #0
 8009186:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800918a:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800918e:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8009190:	2300      	movs	r3, #0
 8009192:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8009194:	2300      	movs	r3, #0
 8009196:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8009198:	2300      	movs	r3, #0
 800919a:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80091a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 80091a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80091aa:	2b07      	cmp	r3, #7
 80091ac:	f000 8408 	beq.w	80099c0 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80091b0:	2201      	movs	r2, #1
 80091b2:	2180      	movs	r1, #128	; 0x80
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f002 fa8b 	bl	800b6d0 <VL53L0X_WrByte>
 80091ba:	4603      	mov	r3, r0
 80091bc:	461a      	mov	r2, r3
 80091be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091c2:	4313      	orrs	r3, r2
 80091c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80091c8:	2201      	movs	r2, #1
 80091ca:	21ff      	movs	r1, #255	; 0xff
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f002 fa7f 	bl	800b6d0 <VL53L0X_WrByte>
 80091d2:	4603      	mov	r3, r0
 80091d4:	461a      	mov	r2, r3
 80091d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091da:	4313      	orrs	r3, r2
 80091dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80091e0:	2200      	movs	r2, #0
 80091e2:	2100      	movs	r1, #0
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f002 fa73 	bl	800b6d0 <VL53L0X_WrByte>
 80091ea:	4603      	mov	r3, r0
 80091ec:	461a      	mov	r2, r3
 80091ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091f2:	4313      	orrs	r3, r2
 80091f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80091f8:	2206      	movs	r2, #6
 80091fa:	21ff      	movs	r1, #255	; 0xff
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f002 fa67 	bl	800b6d0 <VL53L0X_WrByte>
 8009202:	4603      	mov	r3, r0
 8009204:	461a      	mov	r2, r3
 8009206:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800920a:	4313      	orrs	r3, r2
 800920c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009210:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009214:	461a      	mov	r2, r3
 8009216:	2183      	movs	r1, #131	; 0x83
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f002 fadb 	bl	800b7d4 <VL53L0X_RdByte>
 800921e:	4603      	mov	r3, r0
 8009220:	461a      	mov	r2, r3
 8009222:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009226:	4313      	orrs	r3, r2
 8009228:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800922c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009230:	f043 0304 	orr.w	r3, r3, #4
 8009234:	b2db      	uxtb	r3, r3
 8009236:	461a      	mov	r2, r3
 8009238:	2183      	movs	r1, #131	; 0x83
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f002 fa48 	bl	800b6d0 <VL53L0X_WrByte>
 8009240:	4603      	mov	r3, r0
 8009242:	461a      	mov	r2, r3
 8009244:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009248:	4313      	orrs	r3, r2
 800924a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800924e:	2207      	movs	r2, #7
 8009250:	21ff      	movs	r1, #255	; 0xff
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f002 fa3c 	bl	800b6d0 <VL53L0X_WrByte>
 8009258:	4603      	mov	r3, r0
 800925a:	461a      	mov	r2, r3
 800925c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009260:	4313      	orrs	r3, r2
 8009262:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8009266:	2201      	movs	r2, #1
 8009268:	2181      	movs	r1, #129	; 0x81
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f002 fa30 	bl	800b6d0 <VL53L0X_WrByte>
 8009270:	4603      	mov	r3, r0
 8009272:	461a      	mov	r2, r3
 8009274:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009278:	4313      	orrs	r3, r2
 800927a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f002 fb46 	bl	800b910 <VL53L0X_PollingDelay>
 8009284:	4603      	mov	r3, r0
 8009286:	461a      	mov	r2, r3
 8009288:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800928c:	4313      	orrs	r3, r2
 800928e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009292:	2201      	movs	r2, #1
 8009294:	2180      	movs	r1, #128	; 0x80
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f002 fa1a 	bl	800b6d0 <VL53L0X_WrByte>
 800929c:	4603      	mov	r3, r0
 800929e:	461a      	mov	r2, r3
 80092a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80092a4:	4313      	orrs	r3, r2
 80092a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 80092aa:	78fb      	ldrb	r3, [r7, #3]
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f000 8098 	beq.w	80093e6 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80092b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80092ba:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80092be:	2b00      	cmp	r3, #0
 80092c0:	f040 8091 	bne.w	80093e6 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80092c4:	226b      	movs	r2, #107	; 0x6b
 80092c6:	2194      	movs	r1, #148	; 0x94
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f002 fa01 	bl	800b6d0 <VL53L0X_WrByte>
 80092ce:	4603      	mov	r3, r0
 80092d0:	461a      	mov	r2, r3
 80092d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80092d6:	4313      	orrs	r3, r2
 80092d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7ff fef9 	bl	80090d4 <VL53L0X_device_read_strobe>
 80092e2:	4603      	mov	r3, r0
 80092e4:	461a      	mov	r2, r3
 80092e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80092ea:	4313      	orrs	r3, r2
 80092ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80092f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80092f4:	461a      	mov	r2, r3
 80092f6:	2190      	movs	r1, #144	; 0x90
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f002 facd 	bl	800b898 <VL53L0X_RdDWord>
 80092fe:	4603      	mov	r3, r0
 8009300:	461a      	mov	r2, r3
 8009302:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009306:	4313      	orrs	r3, r2
 8009308:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800930c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930e:	0a1b      	lsrs	r3, r3, #8
 8009310:	b2db      	uxtb	r3, r3
 8009312:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009316:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800931a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931c:	0bdb      	lsrs	r3, r3, #15
 800931e:	b2db      	uxtb	r3, r3
 8009320:	f003 0301 	and.w	r3, r3, #1
 8009324:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8009328:	2224      	movs	r2, #36	; 0x24
 800932a:	2194      	movs	r1, #148	; 0x94
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f002 f9cf 	bl	800b6d0 <VL53L0X_WrByte>
 8009332:	4603      	mov	r3, r0
 8009334:	461a      	mov	r2, r3
 8009336:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800933a:	4313      	orrs	r3, r2
 800933c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f7ff fec7 	bl	80090d4 <VL53L0X_device_read_strobe>
 8009346:	4603      	mov	r3, r0
 8009348:	461a      	mov	r2, r3
 800934a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800934e:	4313      	orrs	r3, r2
 8009350:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009354:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009358:	461a      	mov	r2, r3
 800935a:	2190      	movs	r1, #144	; 0x90
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f002 fa9b 	bl	800b898 <VL53L0X_RdDWord>
 8009362:	4603      	mov	r3, r0
 8009364:	461a      	mov	r2, r3
 8009366:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800936a:	4313      	orrs	r3, r2
 800936c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8009370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009372:	0e1b      	lsrs	r3, r3, #24
 8009374:	b2db      	uxtb	r3, r3
 8009376:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8009378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800937a:	0c1b      	lsrs	r3, r3, #16
 800937c:	b2db      	uxtb	r3, r3
 800937e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8009380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009382:	0a1b      	lsrs	r3, r3, #8
 8009384:	b2db      	uxtb	r3, r3
 8009386:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8009388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938a:	b2db      	uxtb	r3, r3
 800938c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800938e:	2225      	movs	r2, #37	; 0x25
 8009390:	2194      	movs	r1, #148	; 0x94
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f002 f99c 	bl	800b6d0 <VL53L0X_WrByte>
 8009398:	4603      	mov	r3, r0
 800939a:	461a      	mov	r2, r3
 800939c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80093a0:	4313      	orrs	r3, r2
 80093a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f7ff fe94 	bl	80090d4 <VL53L0X_device_read_strobe>
 80093ac:	4603      	mov	r3, r0
 80093ae:	461a      	mov	r2, r3
 80093b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80093b4:	4313      	orrs	r3, r2
 80093b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80093ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80093be:	461a      	mov	r2, r3
 80093c0:	2190      	movs	r1, #144	; 0x90
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f002 fa68 	bl	800b898 <VL53L0X_RdDWord>
 80093c8:	4603      	mov	r3, r0
 80093ca:	461a      	mov	r2, r3
 80093cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80093d0:	4313      	orrs	r3, r2
 80093d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80093d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d8:	0e1b      	lsrs	r3, r3, #24
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80093de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093e0:	0c1b      	lsrs	r3, r3, #16
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80093e6:	78fb      	ldrb	r3, [r7, #3]
 80093e8:	f003 0302 	and.w	r3, r3, #2
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f000 8189 	beq.w	8009704 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80093f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80093f6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f040 8182 	bne.w	8009704 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8009400:	2202      	movs	r2, #2
 8009402:	2194      	movs	r1, #148	; 0x94
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f002 f963 	bl	800b6d0 <VL53L0X_WrByte>
 800940a:	4603      	mov	r3, r0
 800940c:	461a      	mov	r2, r3
 800940e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009412:	4313      	orrs	r3, r2
 8009414:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f7ff fe5b 	bl	80090d4 <VL53L0X_device_read_strobe>
 800941e:	4603      	mov	r3, r0
 8009420:	461a      	mov	r2, r3
 8009422:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009426:	4313      	orrs	r3, r2
 8009428:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800942c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8009430:	461a      	mov	r2, r3
 8009432:	2190      	movs	r1, #144	; 0x90
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f002 f9cd 	bl	800b7d4 <VL53L0X_RdByte>
 800943a:	4603      	mov	r3, r0
 800943c:	461a      	mov	r2, r3
 800943e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009442:	4313      	orrs	r3, r2
 8009444:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009448:	227b      	movs	r2, #123	; 0x7b
 800944a:	2194      	movs	r1, #148	; 0x94
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f002 f93f 	bl	800b6d0 <VL53L0X_WrByte>
 8009452:	4603      	mov	r3, r0
 8009454:	461a      	mov	r2, r3
 8009456:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800945a:	4313      	orrs	r3, r2
 800945c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7ff fe37 	bl	80090d4 <VL53L0X_device_read_strobe>
 8009466:	4603      	mov	r3, r0
 8009468:	461a      	mov	r2, r3
 800946a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800946e:	4313      	orrs	r3, r2
 8009470:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8009474:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8009478:	461a      	mov	r2, r3
 800947a:	2190      	movs	r1, #144	; 0x90
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f002 f9a9 	bl	800b7d4 <VL53L0X_RdByte>
 8009482:	4603      	mov	r3, r0
 8009484:	461a      	mov	r2, r3
 8009486:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800948a:	4313      	orrs	r3, r2
 800948c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8009490:	2277      	movs	r2, #119	; 0x77
 8009492:	2194      	movs	r1, #148	; 0x94
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f002 f91b 	bl	800b6d0 <VL53L0X_WrByte>
 800949a:	4603      	mov	r3, r0
 800949c:	461a      	mov	r2, r3
 800949e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80094a2:	4313      	orrs	r3, r2
 80094a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f7ff fe13 	bl	80090d4 <VL53L0X_device_read_strobe>
 80094ae:	4603      	mov	r3, r0
 80094b0:	461a      	mov	r2, r3
 80094b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80094b6:	4313      	orrs	r3, r2
 80094b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80094bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80094c0:	461a      	mov	r2, r3
 80094c2:	2190      	movs	r1, #144	; 0x90
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f002 f9e7 	bl	800b898 <VL53L0X_RdDWord>
 80094ca:	4603      	mov	r3, r0
 80094cc:	461a      	mov	r2, r3
 80094ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80094d2:	4313      	orrs	r3, r2
 80094d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80094d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094da:	0e5b      	lsrs	r3, r3, #25
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80094e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e8:	0c9b      	lsrs	r3, r3, #18
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80094f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f6:	0adb      	lsrs	r3, r3, #11
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8009502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009504:	091b      	lsrs	r3, r3, #4
 8009506:	b2db      	uxtb	r3, r3
 8009508:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800950c:	b2db      	uxtb	r3, r3
 800950e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8009510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009512:	b2db      	uxtb	r3, r3
 8009514:	00db      	lsls	r3, r3, #3
 8009516:	b2db      	uxtb	r3, r3
 8009518:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800951c:	b2db      	uxtb	r3, r3
 800951e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8009522:	2278      	movs	r2, #120	; 0x78
 8009524:	2194      	movs	r1, #148	; 0x94
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f002 f8d2 	bl	800b6d0 <VL53L0X_WrByte>
 800952c:	4603      	mov	r3, r0
 800952e:	461a      	mov	r2, r3
 8009530:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009534:	4313      	orrs	r3, r2
 8009536:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f7ff fdca 	bl	80090d4 <VL53L0X_device_read_strobe>
 8009540:	4603      	mov	r3, r0
 8009542:	461a      	mov	r2, r3
 8009544:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009548:	4313      	orrs	r3, r2
 800954a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800954e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009552:	461a      	mov	r2, r3
 8009554:	2190      	movs	r1, #144	; 0x90
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f002 f99e 	bl	800b898 <VL53L0X_RdDWord>
 800955c:	4603      	mov	r3, r0
 800955e:	461a      	mov	r2, r3
 8009560:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009564:	4313      	orrs	r3, r2
 8009566:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800956a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800956c:	0f5b      	lsrs	r3, r3, #29
 800956e:	b2db      	uxtb	r3, r3
 8009570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009574:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8009576:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800957a:	4413      	add	r3, r2
 800957c:	b2db      	uxtb	r3, r3
 800957e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8009580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009582:	0d9b      	lsrs	r3, r3, #22
 8009584:	b2db      	uxtb	r3, r3
 8009586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800958a:	b2db      	uxtb	r3, r3
 800958c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800958e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009590:	0bdb      	lsrs	r3, r3, #15
 8009592:	b2db      	uxtb	r3, r3
 8009594:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009598:	b2db      	uxtb	r3, r3
 800959a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800959c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959e:	0a1b      	lsrs	r3, r3, #8
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 80095aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ac:	085b      	lsrs	r3, r3, #1
 80095ae:	b2db      	uxtb	r3, r3
 80095b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80095b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	019b      	lsls	r3, r3, #6
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095c4:	b2db      	uxtb	r3, r3
 80095c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80095ca:	2279      	movs	r2, #121	; 0x79
 80095cc:	2194      	movs	r1, #148	; 0x94
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f002 f87e 	bl	800b6d0 <VL53L0X_WrByte>
 80095d4:	4603      	mov	r3, r0
 80095d6:	461a      	mov	r2, r3
 80095d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095dc:	4313      	orrs	r3, r2
 80095de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f7ff fd76 	bl	80090d4 <VL53L0X_device_read_strobe>
 80095e8:	4603      	mov	r3, r0
 80095ea:	461a      	mov	r2, r3
 80095ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095f0:	4313      	orrs	r3, r2
 80095f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80095f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80095fa:	461a      	mov	r2, r3
 80095fc:	2190      	movs	r1, #144	; 0x90
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f002 f94a 	bl	800b898 <VL53L0X_RdDWord>
 8009604:	4603      	mov	r3, r0
 8009606:	461a      	mov	r2, r3
 8009608:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800960c:	4313      	orrs	r3, r2
 800960e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8009612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009614:	0e9b      	lsrs	r3, r3, #26
 8009616:	b2db      	uxtb	r3, r3
 8009618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800961c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800961e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009622:	4413      	add	r3, r2
 8009624:	b2db      	uxtb	r3, r3
 8009626:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8009628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800962a:	0cdb      	lsrs	r3, r3, #19
 800962c:	b2db      	uxtb	r3, r3
 800962e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009632:	b2db      	uxtb	r3, r3
 8009634:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8009636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009638:	0b1b      	lsrs	r3, r3, #12
 800963a:	b2db      	uxtb	r3, r3
 800963c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009640:	b2db      	uxtb	r3, r3
 8009642:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8009644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009646:	095b      	lsrs	r3, r3, #5
 8009648:	b2db      	uxtb	r3, r3
 800964a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800964e:	b2db      	uxtb	r3, r3
 8009650:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8009652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009654:	b2db      	uxtb	r3, r3
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	b2db      	uxtb	r3, r3
 800965a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800965e:	b2db      	uxtb	r3, r3
 8009660:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8009664:	227a      	movs	r2, #122	; 0x7a
 8009666:	2194      	movs	r1, #148	; 0x94
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f002 f831 	bl	800b6d0 <VL53L0X_WrByte>
 800966e:	4603      	mov	r3, r0
 8009670:	461a      	mov	r2, r3
 8009672:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009676:	4313      	orrs	r3, r2
 8009678:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f7ff fd29 	bl	80090d4 <VL53L0X_device_read_strobe>
 8009682:	4603      	mov	r3, r0
 8009684:	461a      	mov	r2, r3
 8009686:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800968a:	4313      	orrs	r3, r2
 800968c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009690:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009694:	461a      	mov	r2, r3
 8009696:	2190      	movs	r1, #144	; 0x90
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f002 f8fd 	bl	800b898 <VL53L0X_RdDWord>
 800969e:	4603      	mov	r3, r0
 80096a0:	461a      	mov	r2, r3
 80096a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80096a6:	4313      	orrs	r3, r2
 80096a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 80096ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ae:	0f9b      	lsrs	r3, r3, #30
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096b6:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 80096b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80096bc:	4413      	add	r3, r2
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80096c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c4:	0ddb      	lsrs	r3, r3, #23
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80096d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d2:	0c1b      	lsrs	r3, r3, #16
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80096de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096e0:	0a5b      	lsrs	r3, r3, #9
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096e8:	b2db      	uxtb	r3, r3
 80096ea:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80096ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f0:	089b      	lsrs	r3, r3, #2
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 80096fe:	2300      	movs	r3, #0
 8009700:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8009704:	78fb      	ldrb	r3, [r7, #3]
 8009706:	f003 0304 	and.w	r3, r3, #4
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 80f1 	beq.w	80098f2 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009710:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009714:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009718:	2b00      	cmp	r3, #0
 800971a:	f040 80ea 	bne.w	80098f2 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800971e:	227b      	movs	r2, #123	; 0x7b
 8009720:	2194      	movs	r1, #148	; 0x94
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f001 ffd4 	bl	800b6d0 <VL53L0X_WrByte>
 8009728:	4603      	mov	r3, r0
 800972a:	461a      	mov	r2, r3
 800972c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009730:	4313      	orrs	r3, r2
 8009732:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7ff fccc 	bl	80090d4 <VL53L0X_device_read_strobe>
 800973c:	4603      	mov	r3, r0
 800973e:	461a      	mov	r2, r3
 8009740:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009744:	4313      	orrs	r3, r2
 8009746:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800974a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800974e:	461a      	mov	r2, r3
 8009750:	2190      	movs	r1, #144	; 0x90
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f002 f8a0 	bl	800b898 <VL53L0X_RdDWord>
 8009758:	4603      	mov	r3, r0
 800975a:	461a      	mov	r2, r3
 800975c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009760:	4313      	orrs	r3, r2
 8009762:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8009766:	227c      	movs	r2, #124	; 0x7c
 8009768:	2194      	movs	r1, #148	; 0x94
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f001 ffb0 	bl	800b6d0 <VL53L0X_WrByte>
 8009770:	4603      	mov	r3, r0
 8009772:	461a      	mov	r2, r3
 8009774:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009778:	4313      	orrs	r3, r2
 800977a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f7ff fca8 	bl	80090d4 <VL53L0X_device_read_strobe>
 8009784:	4603      	mov	r3, r0
 8009786:	461a      	mov	r2, r3
 8009788:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800978c:	4313      	orrs	r3, r2
 800978e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8009792:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009796:	461a      	mov	r2, r3
 8009798:	2190      	movs	r1, #144	; 0x90
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f002 f87c 	bl	800b898 <VL53L0X_RdDWord>
 80097a0:	4603      	mov	r3, r0
 80097a2:	461a      	mov	r2, r3
 80097a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097a8:	4313      	orrs	r3, r2
 80097aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 80097ae:	2273      	movs	r2, #115	; 0x73
 80097b0:	2194      	movs	r1, #148	; 0x94
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f001 ff8c 	bl	800b6d0 <VL53L0X_WrByte>
 80097b8:	4603      	mov	r3, r0
 80097ba:	461a      	mov	r2, r3
 80097bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097c0:	4313      	orrs	r3, r2
 80097c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f7ff fc84 	bl	80090d4 <VL53L0X_device_read_strobe>
 80097cc:	4603      	mov	r3, r0
 80097ce:	461a      	mov	r2, r3
 80097d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097d4:	4313      	orrs	r3, r2
 80097d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80097da:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097de:	461a      	mov	r2, r3
 80097e0:	2190      	movs	r1, #144	; 0x90
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f002 f858 	bl	800b898 <VL53L0X_RdDWord>
 80097e8:	4603      	mov	r3, r0
 80097ea:	461a      	mov	r2, r3
 80097ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80097f0:	4313      	orrs	r3, r2
 80097f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 80097f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097f8:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80097fa:	b29b      	uxth	r3, r3
 80097fc:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80097fe:	2274      	movs	r2, #116	; 0x74
 8009800:	2194      	movs	r1, #148	; 0x94
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f001 ff64 	bl	800b6d0 <VL53L0X_WrByte>
 8009808:	4603      	mov	r3, r0
 800980a:	461a      	mov	r2, r3
 800980c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009810:	4313      	orrs	r3, r2
 8009812:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7ff fc5c 	bl	80090d4 <VL53L0X_device_read_strobe>
 800981c:	4603      	mov	r3, r0
 800981e:	461a      	mov	r2, r3
 8009820:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009824:	4313      	orrs	r3, r2
 8009826:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800982a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800982e:	461a      	mov	r2, r3
 8009830:	2190      	movs	r1, #144	; 0x90
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f002 f830 	bl	800b898 <VL53L0X_RdDWord>
 8009838:	4603      	mov	r3, r0
 800983a:	461a      	mov	r2, r3
 800983c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009840:	4313      	orrs	r3, r2
 8009842:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8009846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009848:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800984a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800984c:	4313      	orrs	r3, r2
 800984e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8009850:	2275      	movs	r2, #117	; 0x75
 8009852:	2194      	movs	r1, #148	; 0x94
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f001 ff3b 	bl	800b6d0 <VL53L0X_WrByte>
 800985a:	4603      	mov	r3, r0
 800985c:	461a      	mov	r2, r3
 800985e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009862:	4313      	orrs	r3, r2
 8009864:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7ff fc33 	bl	80090d4 <VL53L0X_device_read_strobe>
 800986e:	4603      	mov	r3, r0
 8009870:	461a      	mov	r2, r3
 8009872:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009876:	4313      	orrs	r3, r2
 8009878:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800987c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009880:	461a      	mov	r2, r3
 8009882:	2190      	movs	r1, #144	; 0x90
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f002 f807 	bl	800b898 <VL53L0X_RdDWord>
 800988a:	4603      	mov	r3, r0
 800988c:	461a      	mov	r2, r3
 800988e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009892:	4313      	orrs	r3, r2
 8009894:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8009898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800989a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800989c:	b29b      	uxth	r3, r3
 800989e:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80098a0:	2276      	movs	r2, #118	; 0x76
 80098a2:	2194      	movs	r1, #148	; 0x94
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 ff13 	bl	800b6d0 <VL53L0X_WrByte>
 80098aa:	4603      	mov	r3, r0
 80098ac:	461a      	mov	r2, r3
 80098ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098b2:	4313      	orrs	r3, r2
 80098b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7ff fc0b 	bl	80090d4 <VL53L0X_device_read_strobe>
 80098be:	4603      	mov	r3, r0
 80098c0:	461a      	mov	r2, r3
 80098c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098c6:	4313      	orrs	r3, r2
 80098c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80098cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80098d0:	461a      	mov	r2, r3
 80098d2:	2190      	movs	r1, #144	; 0x90
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f001 ffdf 	bl	800b898 <VL53L0X_RdDWord>
 80098da:	4603      	mov	r3, r0
 80098dc:	461a      	mov	r2, r3
 80098de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098e2:	4313      	orrs	r3, r2
 80098e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80098e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ea:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80098ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80098ee:	4313      	orrs	r3, r2
 80098f0:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80098f2:	2200      	movs	r2, #0
 80098f4:	2181      	movs	r1, #129	; 0x81
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f001 feea 	bl	800b6d0 <VL53L0X_WrByte>
 80098fc:	4603      	mov	r3, r0
 80098fe:	461a      	mov	r2, r3
 8009900:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009904:	4313      	orrs	r3, r2
 8009906:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800990a:	2206      	movs	r2, #6
 800990c:	21ff      	movs	r1, #255	; 0xff
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f001 fede 	bl	800b6d0 <VL53L0X_WrByte>
 8009914:	4603      	mov	r3, r0
 8009916:	461a      	mov	r2, r3
 8009918:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800991c:	4313      	orrs	r3, r2
 800991e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009922:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009926:	461a      	mov	r2, r3
 8009928:	2183      	movs	r1, #131	; 0x83
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f001 ff52 	bl	800b7d4 <VL53L0X_RdByte>
 8009930:	4603      	mov	r3, r0
 8009932:	461a      	mov	r2, r3
 8009934:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009938:	4313      	orrs	r3, r2
 800993a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800993e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009942:	f023 0304 	bic.w	r3, r3, #4
 8009946:	b2db      	uxtb	r3, r3
 8009948:	461a      	mov	r2, r3
 800994a:	2183      	movs	r1, #131	; 0x83
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f001 febf 	bl	800b6d0 <VL53L0X_WrByte>
 8009952:	4603      	mov	r3, r0
 8009954:	461a      	mov	r2, r3
 8009956:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800995a:	4313      	orrs	r3, r2
 800995c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009960:	2201      	movs	r2, #1
 8009962:	21ff      	movs	r1, #255	; 0xff
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f001 feb3 	bl	800b6d0 <VL53L0X_WrByte>
 800996a:	4603      	mov	r3, r0
 800996c:	461a      	mov	r2, r3
 800996e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009972:	4313      	orrs	r3, r2
 8009974:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009978:	2201      	movs	r2, #1
 800997a:	2100      	movs	r1, #0
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f001 fea7 	bl	800b6d0 <VL53L0X_WrByte>
 8009982:	4603      	mov	r3, r0
 8009984:	461a      	mov	r2, r3
 8009986:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800998a:	4313      	orrs	r3, r2
 800998c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009990:	2200      	movs	r2, #0
 8009992:	21ff      	movs	r1, #255	; 0xff
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f001 fe9b 	bl	800b6d0 <VL53L0X_WrByte>
 800999a:	4603      	mov	r3, r0
 800999c:	461a      	mov	r2, r3
 800999e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099a2:	4313      	orrs	r3, r2
 80099a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80099a8:	2200      	movs	r2, #0
 80099aa:	2180      	movs	r1, #128	; 0x80
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f001 fe8f 	bl	800b6d0 <VL53L0X_WrByte>
 80099b2:	4603      	mov	r3, r0
 80099b4:	461a      	mov	r2, r3
 80099b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099ba:	4313      	orrs	r3, r2
 80099bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80099c0:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	f040 808f 	bne.w	8009ae8 <VL53L0X_get_info_from_device+0x98e>
 80099ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80099ce:	2b07      	cmp	r3, #7
 80099d0:	f000 808a 	beq.w	8009ae8 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80099d4:	78fb      	ldrb	r3, [r7, #3]
 80099d6:	f003 0301 	and.w	r3, r3, #1
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d024      	beq.n	8009a28 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80099de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80099e2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d11e      	bne.n	8009a28 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80099f0:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80099fa:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80099fe:	2300      	movs	r3, #0
 8009a00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a02:	e00e      	b.n	8009a22 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8009a04:	f107 0208 	add.w	r2, r7, #8
 8009a08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a0a:	4413      	add	r3, r2
 8009a0c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a12:	4413      	add	r3, r2
 8009a14:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8009a18:	460a      	mov	r2, r1
 8009a1a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009a1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a1e:	3301      	adds	r3, #1
 8009a20:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a24:	2b05      	cmp	r3, #5
 8009a26:	dded      	ble.n	8009a04 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009a28:	78fb      	ldrb	r3, [r7, #3]
 8009a2a:	f003 0302 	and.w	r3, r3, #2
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d018      	beq.n	8009a64 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009a32:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009a36:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d112      	bne.n	8009a64 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a3e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a48:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	33f3      	adds	r3, #243	; 0xf3
 8009a56:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009a58:	f107 0310 	add.w	r3, r7, #16
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009a60:	f005 ff26 	bl	800f8b0 <strcpy>

		}

		if (((option & 4) == 4) &&
 8009a64:	78fb      	ldrb	r3, [r7, #3]
 8009a66:	f003 0304 	and.w	r3, r3, #4
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d030      	beq.n	8009ad0 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009a6e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009a72:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d12a      	bne.n	8009ad0 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009a8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a8c:	025b      	lsls	r3, r3, #9
 8009a8e:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a94:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8009a9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d011      	beq.n	8009ac8 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009aa4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009aa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009aa8:	1ad3      	subs	r3, r2, r3
 8009aaa:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8009aac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009aae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009ab2:	fb02 f303 	mul.w	r3, r2, r3
 8009ab6:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8009ab8:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8009abc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8009ac0:	425b      	negs	r3, r3
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8009ac8:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8009ad0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8009ad4:	78fb      	ldrb	r3, [r7, #3]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8009ade:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009ae8:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3760      	adds	r7, #96	; 0x60
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b087      	sub	sp, #28
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	460b      	mov	r3, r1
 8009afe:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8009b00:	f240 6277 	movw	r2, #1655	; 0x677
 8009b04:	f04f 0300 	mov.w	r3, #0
 8009b08:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8009b0c:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8009b10:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009b12:	78fb      	ldrb	r3, [r7, #3]
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009b1a:	693a      	ldr	r2, [r7, #16]
 8009b1c:	fb02 f303 	mul.w	r3, r2, r3
 8009b20:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009b22:	68bb      	ldr	r3, [r7, #8]
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	371c      	adds	r7, #28
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr

08009b30 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b087      	sub	sp, #28
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8009b40:	2300      	movs	r3, #0
 8009b42:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d017      	beq.n	8009b7a <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	3b01      	subs	r3, #1
 8009b4e:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009b50:	e005      	b.n	8009b5e <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	085b      	lsrs	r3, r3, #1
 8009b56:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009b58:	89fb      	ldrh	r3, [r7, #14]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d1f4      	bne.n	8009b52 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009b68:	89fb      	ldrh	r3, [r7, #14]
 8009b6a:	021b      	lsls	r3, r3, #8
 8009b6c:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009b76:	4413      	add	r3, r2
 8009b78:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009b7a:	8afb      	ldrh	r3, [r7, #22]

}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	371c      	adds	r7, #28
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	4603      	mov	r3, r0
 8009b90:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009b92:	2300      	movs	r3, #0
 8009b94:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009b96:	88fb      	ldrh	r3, [r7, #6]
 8009b98:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009b9a:	88fa      	ldrh	r2, [r7, #6]
 8009b9c:	0a12      	lsrs	r2, r2, #8
 8009b9e:	b292      	uxth	r2, r2
 8009ba0:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3714      	adds	r7, #20
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr

08009bb4 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b088      	sub	sp, #32
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009bc6:	79fb      	ldrb	r3, [r7, #7]
 8009bc8:	4619      	mov	r1, r3
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f7ff ff92 	bl	8009af4 <VL53L0X_calc_macro_period_ps>
 8009bd0:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009bd8:	4a0a      	ldr	r2, [pc, #40]	; (8009c04 <VL53L0X_calc_timeout_mclks+0x50>)
 8009bda:	fba2 2303 	umull	r2, r3, r2, r3
 8009bde:	099b      	lsrs	r3, r3, #6
 8009be0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009be8:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	085b      	lsrs	r3, r3, #1
 8009bf0:	441a      	add	r2, r3
	timeout_period_mclks =
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bf8:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8009bfa:	69fb      	ldr	r3, [r7, #28]
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3720      	adds	r7, #32
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	10624dd3 	.word	0x10624dd3

08009c08 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b086      	sub	sp, #24
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	460b      	mov	r3, r1
 8009c12:	807b      	strh	r3, [r7, #2]
 8009c14:	4613      	mov	r3, r2
 8009c16:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8009c18:	2300      	movs	r3, #0
 8009c1a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009c1c:	787b      	ldrb	r3, [r7, #1]
 8009c1e:	4619      	mov	r1, r3
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f7ff ff67 	bl	8009af4 <VL53L0X_calc_macro_period_ps>
 8009c26:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009c28:	693b      	ldr	r3, [r7, #16]
 8009c2a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009c2e:	4a0a      	ldr	r2, [pc, #40]	; (8009c58 <VL53L0X_calc_timeout_us+0x50>)
 8009c30:	fba2 2303 	umull	r2, r3, r2, r3
 8009c34:	099b      	lsrs	r3, r3, #6
 8009c36:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8009c38:	887b      	ldrh	r3, [r7, #2]
 8009c3a:	68fa      	ldr	r2, [r7, #12]
 8009c3c:	fb02 f303 	mul.w	r3, r2, r3
 8009c40:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8009c44:	4a04      	ldr	r2, [pc, #16]	; (8009c58 <VL53L0X_calc_timeout_us+0x50>)
 8009c46:	fba2 2303 	umull	r2, r3, r2, r3
 8009c4a:	099b      	lsrs	r3, r3, #6
 8009c4c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8009c4e:	697b      	ldr	r3, [r7, #20]
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3718      	adds	r7, #24
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}
 8009c58:	10624dd3 	.word	0x10624dd3

08009c5c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b08c      	sub	sp, #48	; 0x30
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	60f8      	str	r0, [r7, #12]
 8009c64:	460b      	mov	r3, r1
 8009c66:	607a      	str	r2, [r7, #4]
 8009c68:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8009c70:	2300      	movs	r3, #0
 8009c72:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8009c76:	2300      	movs	r3, #0
 8009c78:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009c82:	7afb      	ldrb	r3, [r7, #11]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d005      	beq.n	8009c94 <get_sequence_step_timeout+0x38>
 8009c88:	7afb      	ldrb	r3, [r7, #11]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d002      	beq.n	8009c94 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009c8e:	7afb      	ldrb	r3, [r7, #11]
 8009c90:	2b02      	cmp	r3, #2
 8009c92:	d128      	bne.n	8009ce6 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009c94:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009c98:	461a      	mov	r2, r3
 8009c9a:	2100      	movs	r1, #0
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	f7fd fa4d 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8009ca8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d109      	bne.n	8009cc4 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8009cb0:	f107 0320 	add.w	r3, r7, #32
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	2146      	movs	r1, #70	; 0x46
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f001 fd8b 	bl	800b7d4 <VL53L0X_RdByte>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8009cc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7ff ff5c 	bl	8009b88 <VL53L0X_decode_timeout>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8009cd4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009cd8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009cda:	4619      	mov	r1, r3
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f7ff ff93 	bl	8009c08 <VL53L0X_calc_timeout_us>
 8009ce2:	62b8      	str	r0, [r7, #40]	; 0x28
 8009ce4:	e092      	b.n	8009e0c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8009ce6:	7afb      	ldrb	r3, [r7, #11]
 8009ce8:	2b03      	cmp	r3, #3
 8009cea:	d135      	bne.n	8009d58 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009cec:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f7fd fa21 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8009d00:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	f040 8081 	bne.w	8009e0c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009d0a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009d0e:	461a      	mov	r2, r3
 8009d10:	2100      	movs	r1, #0
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f7fd fa12 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8009d1e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d109      	bne.n	8009d3a <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8009d26:	f107 031e 	add.w	r3, r7, #30
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	2151      	movs	r1, #81	; 0x51
 8009d2e:	68f8      	ldr	r0, [r7, #12]
 8009d30:	f001 fd7a 	bl	800b828 <VL53L0X_RdWord>
 8009d34:	4603      	mov	r3, r0
 8009d36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009d3a:	8bfb      	ldrh	r3, [r7, #30]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7ff ff23 	bl	8009b88 <VL53L0X_decode_timeout>
 8009d42:	4603      	mov	r3, r0
 8009d44:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8009d46:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009d4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	68f8      	ldr	r0, [r7, #12]
 8009d50:	f7ff ff5a 	bl	8009c08 <VL53L0X_calc_timeout_us>
 8009d54:	62b8      	str	r0, [r7, #40]	; 0x28
 8009d56:	e059      	b.n	8009e0c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8009d58:	7afb      	ldrb	r3, [r7, #11]
 8009d5a:	2b04      	cmp	r3, #4
 8009d5c:	d156      	bne.n	8009e0c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009d5e:	f107 0314 	add.w	r3, r7, #20
 8009d62:	4619      	mov	r1, r3
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f7fd faf5 	bl	8007354 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8009d6e:	7dfb      	ldrb	r3, [r7, #23]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d01d      	beq.n	8009db0 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009d74:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009d78:	461a      	mov	r2, r3
 8009d7a:	2100      	movs	r1, #0
 8009d7c:	68f8      	ldr	r0, [r7, #12]
 8009d7e:	f7fd f9dd 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009d82:	4603      	mov	r3, r0
 8009d84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8009d88:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d10f      	bne.n	8009db0 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8009d90:	f107 031e 	add.w	r3, r7, #30
 8009d94:	461a      	mov	r2, r3
 8009d96:	2151      	movs	r1, #81	; 0x51
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f001 fd45 	bl	800b828 <VL53L0X_RdWord>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009da4:	8bfb      	ldrh	r3, [r7, #30]
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff feee 	bl	8009b88 <VL53L0X_decode_timeout>
 8009dac:	4603      	mov	r3, r0
 8009dae:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009db0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d109      	bne.n	8009dcc <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009db8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	2101      	movs	r1, #1
 8009dc0:	68f8      	ldr	r0, [r7, #12]
 8009dc2:	f7fd f9bb 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8009dcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d10f      	bne.n	8009df4 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8009dd4:	f107 031c 	add.w	r3, r7, #28
 8009dd8:	461a      	mov	r2, r3
 8009dda:	2171      	movs	r1, #113	; 0x71
 8009ddc:	68f8      	ldr	r0, [r7, #12]
 8009dde:	f001 fd23 	bl	800b828 <VL53L0X_RdWord>
 8009de2:	4603      	mov	r3, r0
 8009de4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009de8:	8bbb      	ldrh	r3, [r7, #28]
 8009dea:	4618      	mov	r0, r3
 8009dec:	f7ff fecc 	bl	8009b88 <VL53L0X_decode_timeout>
 8009df0:	4603      	mov	r3, r0
 8009df2:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8009df4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009df6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009df8:	1ad3      	subs	r3, r2, r3
 8009dfa:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8009dfc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8009e00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e02:	4619      	mov	r1, r3
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f7ff feff 	bl	8009c08 <VL53L0X_calc_timeout_us>
 8009e0a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e10:	601a      	str	r2, [r3, #0]

	return Status;
 8009e12:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3730      	adds	r7, #48	; 0x30
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8009e1e:	b580      	push	{r7, lr}
 8009e20:	b08a      	sub	sp, #40	; 0x28
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	60f8      	str	r0, [r7, #12]
 8009e26:	460b      	mov	r3, r1
 8009e28:	607a      	str	r2, [r7, #4]
 8009e2a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009e32:	7afb      	ldrb	r3, [r7, #11]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d005      	beq.n	8009e44 <set_sequence_step_timeout+0x26>
 8009e38:	7afb      	ldrb	r3, [r7, #11]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d002      	beq.n	8009e44 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009e3e:	7afb      	ldrb	r3, [r7, #11]
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	d138      	bne.n	8009eb6 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009e44:	f107 031b 	add.w	r3, r7, #27
 8009e48:	461a      	mov	r2, r3
 8009e4a:	2100      	movs	r1, #0
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f7fd f975 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009e52:	4603      	mov	r3, r0
 8009e54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8009e58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d11a      	bne.n	8009e96 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8009e60:	7efb      	ldrb	r3, [r7, #27]
 8009e62:	461a      	mov	r2, r3
 8009e64:	6879      	ldr	r1, [r7, #4]
 8009e66:	68f8      	ldr	r0, [r7, #12]
 8009e68:	f7ff fea4 	bl	8009bb4 <VL53L0X_calc_timeout_mclks>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8009e70:	8bbb      	ldrh	r3, [r7, #28]
 8009e72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e76:	d903      	bls.n	8009e80 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8009e78:	23ff      	movs	r3, #255	; 0xff
 8009e7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009e7e:	e004      	b.n	8009e8a <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8009e80:	8bbb      	ldrh	r3, [r7, #28]
 8009e82:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8009e84:	3b01      	subs	r3, #1
 8009e86:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e8a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e8e:	b29a      	uxth	r2, r3
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8009e96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f040 80ab 	bne.w	8009ff6 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8009ea0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	2146      	movs	r1, #70	; 0x46
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f001 fc11 	bl	800b6d0 <VL53L0X_WrByte>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8009eb4:	e09f      	b.n	8009ff6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8009eb6:	7afb      	ldrb	r3, [r7, #11]
 8009eb8:	2b03      	cmp	r3, #3
 8009eba:	d135      	bne.n	8009f28 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8009ebc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d11b      	bne.n	8009efc <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009ec4:	f107 031b 	add.w	r3, r7, #27
 8009ec8:	461a      	mov	r2, r3
 8009eca:	2100      	movs	r1, #0
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f7fd f935 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009ed8:	7efb      	ldrb	r3, [r7, #27]
 8009eda:	461a      	mov	r2, r3
 8009edc:	6879      	ldr	r1, [r7, #4]
 8009ede:	68f8      	ldr	r0, [r7, #12]
 8009ee0:	f7ff fe68 	bl	8009bb4 <VL53L0X_calc_timeout_mclks>
 8009ee4:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8009ee6:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8009ee8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7ff fe20 	bl	8009b30 <VL53L0X_encode_timeout>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009ef4:	8b3a      	ldrh	r2, [r7, #24]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8009efc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d108      	bne.n	8009f16 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8009f04:	8b3b      	ldrh	r3, [r7, #24]
 8009f06:	461a      	mov	r2, r3
 8009f08:	2151      	movs	r1, #81	; 0x51
 8009f0a:	68f8      	ldr	r0, [r7, #12]
 8009f0c:	f001 fc04 	bl	800b718 <VL53L0X_WrWord>
 8009f10:	4603      	mov	r3, r0
 8009f12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8009f16:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d16b      	bne.n	8009ff6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8009f26:	e066      	b.n	8009ff6 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8009f28:	7afb      	ldrb	r3, [r7, #11]
 8009f2a:	2b04      	cmp	r3, #4
 8009f2c:	d160      	bne.n	8009ff0 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8009f2e:	f107 0310 	add.w	r3, r7, #16
 8009f32:	4619      	mov	r1, r3
 8009f34:	68f8      	ldr	r0, [r7, #12]
 8009f36:	f7fd fa0d 	bl	8007354 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8009f3e:	7cfb      	ldrb	r3, [r7, #19]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d01d      	beq.n	8009f80 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009f44:	f107 031b 	add.w	r3, r7, #27
 8009f48:	461a      	mov	r2, r3
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	68f8      	ldr	r0, [r7, #12]
 8009f4e:	f7fd f8f5 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009f52:	4603      	mov	r3, r0
 8009f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8009f58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10f      	bne.n	8009f80 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8009f60:	f107 0318 	add.w	r3, r7, #24
 8009f64:	461a      	mov	r2, r3
 8009f66:	2151      	movs	r1, #81	; 0x51
 8009f68:	68f8      	ldr	r0, [r7, #12]
 8009f6a:	f001 fc5d 	bl	800b828 <VL53L0X_RdWord>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8009f74:	8b3b      	ldrh	r3, [r7, #24]
 8009f76:	4618      	mov	r0, r3
 8009f78:	f7ff fe06 	bl	8009b88 <VL53L0X_decode_timeout>
 8009f7c:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8009f7e:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8009f80:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d109      	bne.n	8009f9c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009f88:	f107 031b 	add.w	r3, r7, #27
 8009f8c:	461a      	mov	r2, r3
 8009f8e:	2101      	movs	r1, #1
 8009f90:	68f8      	ldr	r0, [r7, #12]
 8009f92:	f7fd f8d3 	bl	800713c <VL53L0X_GetVcselPulsePeriod>
 8009f96:	4603      	mov	r3, r0
 8009f98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8009f9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d128      	bne.n	8009ff6 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009fa4:	7efb      	ldrb	r3, [r7, #27]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	6879      	ldr	r1, [r7, #4]
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f7ff fe02 	bl	8009bb4 <VL53L0X_calc_timeout_mclks>
 8009fb0:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8009fb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fb4:	6a3a      	ldr	r2, [r7, #32]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8009fba:	6a38      	ldr	r0, [r7, #32]
 8009fbc:	f7ff fdb8 	bl	8009b30 <VL53L0X_encode_timeout>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8009fc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d108      	bne.n	8009fde <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8009fcc:	8bfb      	ldrh	r3, [r7, #30]
 8009fce:	461a      	mov	r2, r3
 8009fd0:	2171      	movs	r1, #113	; 0x71
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f001 fba0 	bl	800b718 <VL53L0X_WrWord>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8009fde:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d107      	bne.n	8009ff6 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8009fee:	e002      	b.n	8009ff6 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009ff0:	23fc      	movs	r3, #252	; 0xfc
 8009ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8009ff6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3728      	adds	r7, #40	; 0x28
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b08a      	sub	sp, #40	; 0x28
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	460b      	mov	r3, r1
 800a00c:	70fb      	strb	r3, [r7, #3]
 800a00e:	4613      	mov	r3, r2
 800a010:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a012:	2300      	movs	r3, #0
 800a014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800a018:	230c      	movs	r3, #12
 800a01a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800a01e:	2312      	movs	r3, #18
 800a020:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800a024:	2308      	movs	r3, #8
 800a026:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800a02a:	230e      	movs	r3, #14
 800a02c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800a030:	2300      	movs	r3, #0
 800a032:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800a034:	78bb      	ldrb	r3, [r7, #2]
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	b2db      	uxtb	r3, r3
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d003      	beq.n	800a048 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a040:	23fc      	movs	r3, #252	; 0xfc
 800a042:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a046:	e020      	b.n	800a08a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800a048:	78fb      	ldrb	r3, [r7, #3]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d10d      	bne.n	800a06a <VL53L0X_set_vcsel_pulse_period+0x68>
 800a04e:	78ba      	ldrb	r2, [r7, #2]
 800a050:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a054:	429a      	cmp	r2, r3
 800a056:	d304      	bcc.n	800a062 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800a058:	78ba      	ldrb	r2, [r7, #2]
 800a05a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a05e:	429a      	cmp	r2, r3
 800a060:	d903      	bls.n	800a06a <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a062:	23fc      	movs	r3, #252	; 0xfc
 800a064:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a068:	e00f      	b.n	800a08a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800a06a:	78fb      	ldrb	r3, [r7, #3]
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d10c      	bne.n	800a08a <VL53L0X_set_vcsel_pulse_period+0x88>
 800a070:	78ba      	ldrb	r2, [r7, #2]
 800a072:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a076:	429a      	cmp	r2, r3
 800a078:	d304      	bcc.n	800a084 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800a07a:	78ba      	ldrb	r2, [r7, #2]
 800a07c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a080:	429a      	cmp	r2, r3
 800a082:	d902      	bls.n	800a08a <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a084:	23fc      	movs	r3, #252	; 0xfc
 800a086:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800a08a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d002      	beq.n	800a098 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800a092:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a096:	e239      	b.n	800a50c <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800a098:	78fb      	ldrb	r3, [r7, #3]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d150      	bne.n	800a140 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800a09e:	78bb      	ldrb	r3, [r7, #2]
 800a0a0:	2b0c      	cmp	r3, #12
 800a0a2:	d110      	bne.n	800a0c6 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800a0a4:	2218      	movs	r2, #24
 800a0a6:	2157      	movs	r1, #87	; 0x57
 800a0a8:	6878      	ldr	r0, [r7, #4]
 800a0aa:	f001 fb11 	bl	800b6d0 <VL53L0X_WrByte>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800a0b4:	2208      	movs	r2, #8
 800a0b6:	2156      	movs	r1, #86	; 0x56
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f001 fb09 	bl	800b6d0 <VL53L0X_WrByte>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a0c4:	e17f      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a0c6:	78bb      	ldrb	r3, [r7, #2]
 800a0c8:	2b0e      	cmp	r3, #14
 800a0ca:	d110      	bne.n	800a0ee <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800a0cc:	2230      	movs	r2, #48	; 0x30
 800a0ce:	2157      	movs	r1, #87	; 0x57
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f001 fafd 	bl	800b6d0 <VL53L0X_WrByte>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800a0dc:	2208      	movs	r2, #8
 800a0de:	2156      	movs	r1, #86	; 0x56
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f001 faf5 	bl	800b6d0 <VL53L0X_WrByte>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a0ec:	e16b      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800a0ee:	78bb      	ldrb	r3, [r7, #2]
 800a0f0:	2b10      	cmp	r3, #16
 800a0f2:	d110      	bne.n	800a116 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800a0f4:	2240      	movs	r2, #64	; 0x40
 800a0f6:	2157      	movs	r1, #87	; 0x57
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f001 fae9 	bl	800b6d0 <VL53L0X_WrByte>
 800a0fe:	4603      	mov	r3, r0
 800a100:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800a104:	2208      	movs	r2, #8
 800a106:	2156      	movs	r1, #86	; 0x56
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f001 fae1 	bl	800b6d0 <VL53L0X_WrByte>
 800a10e:	4603      	mov	r3, r0
 800a110:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a114:	e157      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800a116:	78bb      	ldrb	r3, [r7, #2]
 800a118:	2b12      	cmp	r3, #18
 800a11a:	f040 8154 	bne.w	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a11e:	2250      	movs	r2, #80	; 0x50
 800a120:	2157      	movs	r1, #87	; 0x57
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f001 fad4 	bl	800b6d0 <VL53L0X_WrByte>
 800a128:	4603      	mov	r3, r0
 800a12a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800a12e:	2208      	movs	r2, #8
 800a130:	2156      	movs	r1, #86	; 0x56
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f001 facc 	bl	800b6d0 <VL53L0X_WrByte>
 800a138:	4603      	mov	r3, r0
 800a13a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a13e:	e142      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800a140:	78fb      	ldrb	r3, [r7, #3]
 800a142:	2b01      	cmp	r3, #1
 800a144:	f040 813f 	bne.w	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800a148:	78bb      	ldrb	r3, [r7, #2]
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d14c      	bne.n	800a1e8 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800a14e:	2210      	movs	r2, #16
 800a150:	2148      	movs	r1, #72	; 0x48
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f001 fabc 	bl	800b6d0 <VL53L0X_WrByte>
 800a158:	4603      	mov	r3, r0
 800a15a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800a15e:	2208      	movs	r2, #8
 800a160:	2147      	movs	r1, #71	; 0x47
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f001 fab4 	bl	800b6d0 <VL53L0X_WrByte>
 800a168:	4603      	mov	r3, r0
 800a16a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a16e:	2202      	movs	r2, #2
 800a170:	2132      	movs	r1, #50	; 0x32
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f001 faac 	bl	800b6d0 <VL53L0X_WrByte>
 800a178:	4603      	mov	r3, r0
 800a17a:	461a      	mov	r2, r3
 800a17c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a180:	4313      	orrs	r3, r2
 800a182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800a186:	220c      	movs	r2, #12
 800a188:	2130      	movs	r1, #48	; 0x30
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f001 faa0 	bl	800b6d0 <VL53L0X_WrByte>
 800a190:	4603      	mov	r3, r0
 800a192:	461a      	mov	r2, r3
 800a194:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a198:	4313      	orrs	r3, r2
 800a19a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a19e:	2201      	movs	r2, #1
 800a1a0:	21ff      	movs	r1, #255	; 0xff
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f001 fa94 	bl	800b6d0 <VL53L0X_WrByte>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a1b6:	2230      	movs	r2, #48	; 0x30
 800a1b8:	2130      	movs	r1, #48	; 0x30
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f001 fa88 	bl	800b6d0 <VL53L0X_WrByte>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	21ff      	movs	r1, #255	; 0xff
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f001 fa7c 	bl	800b6d0 <VL53L0X_WrByte>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	461a      	mov	r2, r3
 800a1dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a1e6:	e0ee      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800a1e8:	78bb      	ldrb	r3, [r7, #2]
 800a1ea:	2b0a      	cmp	r3, #10
 800a1ec:	d14c      	bne.n	800a288 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800a1ee:	2228      	movs	r2, #40	; 0x28
 800a1f0:	2148      	movs	r1, #72	; 0x48
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f001 fa6c 	bl	800b6d0 <VL53L0X_WrByte>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800a1fe:	2208      	movs	r2, #8
 800a200:	2147      	movs	r1, #71	; 0x47
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f001 fa64 	bl	800b6d0 <VL53L0X_WrByte>
 800a208:	4603      	mov	r3, r0
 800a20a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a20e:	2203      	movs	r2, #3
 800a210:	2132      	movs	r1, #50	; 0x32
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f001 fa5c 	bl	800b6d0 <VL53L0X_WrByte>
 800a218:	4603      	mov	r3, r0
 800a21a:	461a      	mov	r2, r3
 800a21c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a220:	4313      	orrs	r3, r2
 800a222:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a226:	2209      	movs	r2, #9
 800a228:	2130      	movs	r1, #48	; 0x30
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f001 fa50 	bl	800b6d0 <VL53L0X_WrByte>
 800a230:	4603      	mov	r3, r0
 800a232:	461a      	mov	r2, r3
 800a234:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a238:	4313      	orrs	r3, r2
 800a23a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a23e:	2201      	movs	r2, #1
 800a240:	21ff      	movs	r1, #255	; 0xff
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f001 fa44 	bl	800b6d0 <VL53L0X_WrByte>
 800a248:	4603      	mov	r3, r0
 800a24a:	461a      	mov	r2, r3
 800a24c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a250:	4313      	orrs	r3, r2
 800a252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a256:	2220      	movs	r2, #32
 800a258:	2130      	movs	r1, #48	; 0x30
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f001 fa38 	bl	800b6d0 <VL53L0X_WrByte>
 800a260:	4603      	mov	r3, r0
 800a262:	461a      	mov	r2, r3
 800a264:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a268:	4313      	orrs	r3, r2
 800a26a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a26e:	2200      	movs	r2, #0
 800a270:	21ff      	movs	r1, #255	; 0xff
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f001 fa2c 	bl	800b6d0 <VL53L0X_WrByte>
 800a278:	4603      	mov	r3, r0
 800a27a:	461a      	mov	r2, r3
 800a27c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a280:	4313      	orrs	r3, r2
 800a282:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a286:	e09e      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800a288:	78bb      	ldrb	r3, [r7, #2]
 800a28a:	2b0c      	cmp	r3, #12
 800a28c:	d14c      	bne.n	800a328 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800a28e:	2238      	movs	r2, #56	; 0x38
 800a290:	2148      	movs	r1, #72	; 0x48
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f001 fa1c 	bl	800b6d0 <VL53L0X_WrByte>
 800a298:	4603      	mov	r3, r0
 800a29a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800a29e:	2208      	movs	r2, #8
 800a2a0:	2147      	movs	r1, #71	; 0x47
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f001 fa14 	bl	800b6d0 <VL53L0X_WrByte>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a2ae:	2203      	movs	r2, #3
 800a2b0:	2132      	movs	r1, #50	; 0x32
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f001 fa0c 	bl	800b6d0 <VL53L0X_WrByte>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a2c6:	2208      	movs	r2, #8
 800a2c8:	2130      	movs	r1, #48	; 0x30
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f001 fa00 	bl	800b6d0 <VL53L0X_WrByte>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a2de:	2201      	movs	r2, #1
 800a2e0:	21ff      	movs	r1, #255	; 0xff
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f001 f9f4 	bl	800b6d0 <VL53L0X_WrByte>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a2f6:	2220      	movs	r2, #32
 800a2f8:	2130      	movs	r1, #48	; 0x30
 800a2fa:	6878      	ldr	r0, [r7, #4]
 800a2fc:	f001 f9e8 	bl	800b6d0 <VL53L0X_WrByte>
 800a300:	4603      	mov	r3, r0
 800a302:	461a      	mov	r2, r3
 800a304:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a308:	4313      	orrs	r3, r2
 800a30a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a30e:	2200      	movs	r2, #0
 800a310:	21ff      	movs	r1, #255	; 0xff
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f001 f9dc 	bl	800b6d0 <VL53L0X_WrByte>
 800a318:	4603      	mov	r3, r0
 800a31a:	461a      	mov	r2, r3
 800a31c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a320:	4313      	orrs	r3, r2
 800a322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a326:	e04e      	b.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a328:	78bb      	ldrb	r3, [r7, #2]
 800a32a:	2b0e      	cmp	r3, #14
 800a32c:	d14b      	bne.n	800a3c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a32e:	2248      	movs	r2, #72	; 0x48
 800a330:	2148      	movs	r1, #72	; 0x48
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f001 f9cc 	bl	800b6d0 <VL53L0X_WrByte>
 800a338:	4603      	mov	r3, r0
 800a33a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800a33e:	2208      	movs	r2, #8
 800a340:	2147      	movs	r1, #71	; 0x47
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f001 f9c4 	bl	800b6d0 <VL53L0X_WrByte>
 800a348:	4603      	mov	r3, r0
 800a34a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a34e:	2203      	movs	r2, #3
 800a350:	2132      	movs	r1, #50	; 0x32
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f001 f9bc 	bl	800b6d0 <VL53L0X_WrByte>
 800a358:	4603      	mov	r3, r0
 800a35a:	461a      	mov	r2, r3
 800a35c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a360:	4313      	orrs	r3, r2
 800a362:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a366:	2207      	movs	r2, #7
 800a368:	2130      	movs	r1, #48	; 0x30
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f001 f9b0 	bl	800b6d0 <VL53L0X_WrByte>
 800a370:	4603      	mov	r3, r0
 800a372:	461a      	mov	r2, r3
 800a374:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a378:	4313      	orrs	r3, r2
 800a37a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a37e:	2201      	movs	r2, #1
 800a380:	21ff      	movs	r1, #255	; 0xff
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f001 f9a4 	bl	800b6d0 <VL53L0X_WrByte>
 800a388:	4603      	mov	r3, r0
 800a38a:	461a      	mov	r2, r3
 800a38c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a390:	4313      	orrs	r3, r2
 800a392:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a396:	2220      	movs	r2, #32
 800a398:	2130      	movs	r1, #48	; 0x30
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f001 f998 	bl	800b6d0 <VL53L0X_WrByte>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	21ff      	movs	r1, #255	; 0xff
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f001 f98c 	bl	800b6d0 <VL53L0X_WrByte>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800a3c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d17f      	bne.n	800a4ce <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800a3ce:	78bb      	ldrb	r3, [r7, #2]
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f7fe fe38 	bl	8009046 <VL53L0X_encode_vcsel_period>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800a3dc:	78fb      	ldrb	r3, [r7, #3]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d002      	beq.n	800a3e8 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d045      	beq.n	800a472 <VL53L0X_set_vcsel_pulse_period+0x470>
 800a3e6:	e06e      	b.n	800a4c6 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a3e8:	f107 0314 	add.w	r3, r7, #20
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	2103      	movs	r1, #3
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f7ff fc33 	bl	8009c5c <get_sequence_step_timeout>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a3fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a400:	2b00      	cmp	r3, #0
 800a402:	d109      	bne.n	800a418 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800a404:	f107 0310 	add.w	r3, r7, #16
 800a408:	461a      	mov	r2, r3
 800a40a:	2102      	movs	r1, #2
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f7ff fc25 	bl	8009c5c <get_sequence_step_timeout>
 800a412:	4603      	mov	r3, r0
 800a414:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a418:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d109      	bne.n	800a434 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800a420:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a424:	461a      	mov	r2, r3
 800a426:	2150      	movs	r1, #80	; 0x50
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f001 f951 	bl	800b6d0 <VL53L0X_WrByte>
 800a42e:	4603      	mov	r3, r0
 800a430:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a434:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d108      	bne.n	800a44e <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	461a      	mov	r2, r3
 800a440:	2103      	movs	r1, #3
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f7ff fceb 	bl	8009e1e <set_sequence_step_timeout>
 800a448:	4603      	mov	r3, r0
 800a44a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800a44e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a452:	2b00      	cmp	r3, #0
 800a454:	d108      	bne.n	800a468 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800a456:	693b      	ldr	r3, [r7, #16]
 800a458:	461a      	mov	r2, r3
 800a45a:	2102      	movs	r1, #2
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f7ff fcde 	bl	8009e1e <set_sequence_step_timeout>
 800a462:	4603      	mov	r3, r0
 800a464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	78ba      	ldrb	r2, [r7, #2]
 800a46c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a470:	e02e      	b.n	800a4d0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a472:	f107 0318 	add.w	r3, r7, #24
 800a476:	461a      	mov	r2, r3
 800a478:	2104      	movs	r1, #4
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f7ff fbee 	bl	8009c5c <get_sequence_step_timeout>
 800a480:	4603      	mov	r3, r0
 800a482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a486:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d109      	bne.n	800a4a2 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800a48e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a492:	461a      	mov	r2, r3
 800a494:	2170      	movs	r1, #112	; 0x70
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f001 f91a 	bl	800b6d0 <VL53L0X_WrByte>
 800a49c:	4603      	mov	r3, r0
 800a49e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a4a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d108      	bne.n	800a4bc <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800a4aa:	69bb      	ldr	r3, [r7, #24]
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	2104      	movs	r1, #4
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f7ff fcb4 	bl	8009e1e <set_sequence_step_timeout>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	78ba      	ldrb	r2, [r7, #2]
 800a4c0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a4c4:	e004      	b.n	800a4d0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a4c6:	23fc      	movs	r3, #252	; 0xfc
 800a4c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a4cc:	e000      	b.n	800a4d0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800a4ce:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800a4d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d109      	bne.n	800a4ec <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a4de:	69f9      	ldr	r1, [r7, #28]
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f7fc fded 	bl	80070c0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800a4ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d109      	bne.n	800a508 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800a4f4:	f107 010f 	add.w	r1, r7, #15
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f7fe fcbd 	bl	8008e7c <VL53L0X_perform_phase_calibration>
 800a502:	4603      	mov	r3, r0
 800a504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800a508:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3728      	adds	r7, #40	; 0x28
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	60f8      	str	r0, [r7, #12]
 800a51c:	460b      	mov	r3, r1
 800a51e:	607a      	str	r2, [r7, #4]
 800a520:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a522:	2300      	movs	r3, #0
 800a524:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800a526:	7afb      	ldrb	r3, [r7, #11]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d002      	beq.n	800a532 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d00a      	beq.n	800a546 <VL53L0X_get_vcsel_pulse_period+0x32>
 800a530:	e013      	b.n	800a55a <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a532:	f107 0316 	add.w	r3, r7, #22
 800a536:	461a      	mov	r2, r3
 800a538:	2150      	movs	r1, #80	; 0x50
 800a53a:	68f8      	ldr	r0, [r7, #12]
 800a53c:	f001 f94a 	bl	800b7d4 <VL53L0X_RdByte>
 800a540:	4603      	mov	r3, r0
 800a542:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a544:	e00b      	b.n	800a55e <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a546:	f107 0316 	add.w	r3, r7, #22
 800a54a:	461a      	mov	r2, r3
 800a54c:	2170      	movs	r1, #112	; 0x70
 800a54e:	68f8      	ldr	r0, [r7, #12]
 800a550:	f001 f940 	bl	800b7d4 <VL53L0X_RdByte>
 800a554:	4603      	mov	r3, r0
 800a556:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a558:	e001      	b.n	800a55e <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a55a:	23fc      	movs	r3, #252	; 0xfc
 800a55c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a55e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d107      	bne.n	800a576 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800a566:	7dbb      	ldrb	r3, [r7, #22]
 800a568:	4618      	mov	r0, r3
 800a56a:	f7fe fd59 	bl	8009020 <VL53L0X_decode_vcsel_period>
 800a56e:	4603      	mov	r3, r0
 800a570:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	701a      	strb	r2, [r3, #0]

	return Status;
 800a576:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3718      	adds	r7, #24
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b092      	sub	sp, #72	; 0x48
 800a586:	af00      	add	r7, sp, #0
 800a588:	6078      	str	r0, [r7, #4]
 800a58a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a58c:	2300      	movs	r3, #0
 800a58e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a592:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a596:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a598:	f240 7376 	movw	r3, #1910	; 0x776
 800a59c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800a59e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800a5a2:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a5a4:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a5a8:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800a5aa:	f240 234e 	movw	r3, #590	; 0x24e
 800a5ae:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800a5b0:	f240 23b2 	movw	r3, #690	; 0x2b2
 800a5b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a5b6:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a5ba:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a5bc:	f240 2326 	movw	r3, #550	; 0x226
 800a5c0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800a5c6:	f644 6320 	movw	r3, #20000	; 0x4e20
 800a5ca:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800a5d0:	683a      	ldr	r2, [r7, #0]
 800a5d2:	6a3b      	ldr	r3, [r7, #32]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d205      	bcs.n	800a5e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a5d8:	23fc      	movs	r3, #252	; 0xfc
 800a5da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800a5de:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a5e2:	e0aa      	b.n	800a73a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800a5e4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a5e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5e8:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800a5ea:	683a      	ldr	r2, [r7, #0]
 800a5ec:	1ad3      	subs	r3, r2, r3
 800a5ee:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a5f0:	f107 0314 	add.w	r3, r7, #20
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f7fc feac 	bl	8007354 <VL53L0X_GetSequenceStepEnables>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800a602:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a606:	2b00      	cmp	r3, #0
 800a608:	d15b      	bne.n	800a6c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800a60a:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d105      	bne.n	800a61c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800a610:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800a612:	2b00      	cmp	r3, #0
 800a614:	d102      	bne.n	800a61c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800a616:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d052      	beq.n	800a6c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800a61c:	f107 0310 	add.w	r3, r7, #16
 800a620:	461a      	mov	r2, r3
 800a622:	2102      	movs	r1, #2
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f7ff fb19 	bl	8009c5c <get_sequence_step_timeout>
 800a62a:	4603      	mov	r3, r0
 800a62c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800a630:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a634:	2b00      	cmp	r3, #0
 800a636:	d002      	beq.n	800a63e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800a638:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a63c:	e07d      	b.n	800a73a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800a63e:	7d3b      	ldrb	r3, [r7, #20]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00f      	beq.n	800a664 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800a644:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800a646:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a648:	4413      	add	r3, r2
 800a64a:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800a64c:	69fa      	ldr	r2, [r7, #28]
 800a64e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a650:	429a      	cmp	r2, r3
 800a652:	d204      	bcs.n	800a65e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800a654:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	1ad3      	subs	r3, r2, r3
 800a65a:	643b      	str	r3, [r7, #64]	; 0x40
 800a65c:	e002      	b.n	800a664 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a65e:	23fc      	movs	r3, #252	; 0xfc
 800a660:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800a664:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d002      	beq.n	800a672 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800a66c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a670:	e063      	b.n	800a73a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800a672:	7dbb      	ldrb	r3, [r7, #22]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d011      	beq.n	800a69c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a67c:	4413      	add	r3, r2
 800a67e:	005b      	lsls	r3, r3, #1
 800a680:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a682:	69fa      	ldr	r2, [r7, #28]
 800a684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a686:	429a      	cmp	r2, r3
 800a688:	d204      	bcs.n	800a694 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800a68a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a68c:	69fb      	ldr	r3, [r7, #28]
 800a68e:	1ad3      	subs	r3, r2, r3
 800a690:	643b      	str	r3, [r7, #64]	; 0x40
 800a692:	e016      	b.n	800a6c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a694:	23fc      	movs	r3, #252	; 0xfc
 800a696:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a69a:	e012      	b.n	800a6c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800a69c:	7d7b      	ldrb	r3, [r7, #21]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d00f      	beq.n	800a6c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6a6:	4413      	add	r3, r2
 800a6a8:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a6aa:	69fa      	ldr	r2, [r7, #28]
 800a6ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d204      	bcs.n	800a6bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800a6b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	1ad3      	subs	r3, r2, r3
 800a6b8:	643b      	str	r3, [r7, #64]	; 0x40
 800a6ba:	e002      	b.n	800a6c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a6bc:	23fc      	movs	r3, #252	; 0xfc
 800a6be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800a6c2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d002      	beq.n	800a6d0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800a6ca:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a6ce:	e034      	b.n	800a73a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800a6d0:	7dfb      	ldrb	r3, [r7, #23]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d019      	beq.n	800a70a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800a6d6:	f107 030c 	add.w	r3, r7, #12
 800a6da:	461a      	mov	r2, r3
 800a6dc:	2103      	movs	r1, #3
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f7ff fabc 	bl	8009c5c <get_sequence_step_timeout>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a6ee:	4413      	add	r3, r2
 800a6f0:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800a6f2:	69fa      	ldr	r2, [r7, #28]
 800a6f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d204      	bcs.n	800a704 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800a6fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	1ad3      	subs	r3, r2, r3
 800a700:	643b      	str	r3, [r7, #64]	; 0x40
 800a702:	e002      	b.n	800a70a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a704:	23fc      	movs	r3, #252	; 0xfc
 800a706:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800a70a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d111      	bne.n	800a736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800a712:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00e      	beq.n	800a736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800a718:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71c:	1ad3      	subs	r3, r2, r3
 800a71e:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800a720:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a722:	2104      	movs	r1, #4
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f7ff fb7a 	bl	8009e1e <set_sequence_step_timeout>
 800a72a:	4603      	mov	r3, r0
 800a72c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	683a      	ldr	r2, [r7, #0]
 800a734:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800a736:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3748      	adds	r7, #72	; 0x48
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800a742:	b580      	push	{r7, lr}
 800a744:	b090      	sub	sp, #64	; 0x40
 800a746:	af00      	add	r7, sp, #0
 800a748:	6078      	str	r0, [r7, #4]
 800a74a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a74c:	2300      	movs	r3, #0
 800a74e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a752:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800a756:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a758:	f240 7376 	movw	r3, #1910	; 0x776
 800a75c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800a75e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800a762:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a764:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a768:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800a76a:	f240 234e 	movw	r3, #590	; 0x24e
 800a76e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800a770:	f240 23b2 	movw	r3, #690	; 0x2b2
 800a774:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a776:	f44f 7325 	mov.w	r3, #660	; 0x294
 800a77a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a77c:	f240 2326 	movw	r3, #550	; 0x226
 800a780:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a782:	2300      	movs	r3, #0
 800a784:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800a786:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a78a:	441a      	add	r2, r3
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a790:	f107 0318 	add.w	r3, r7, #24
 800a794:	4619      	mov	r1, r3
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7fc fddc 	bl	8007354 <VL53L0X_GetSequenceStepEnables>
 800a79c:	4603      	mov	r3, r0
 800a79e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800a7a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d002      	beq.n	800a7b0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800a7aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a7ae:	e075      	b.n	800a89c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800a7b0:	7e3b      	ldrb	r3, [r7, #24]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d105      	bne.n	800a7c2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800a7b6:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d102      	bne.n	800a7c2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800a7bc:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d030      	beq.n	800a824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800a7c2:	f107 0310 	add.w	r3, r7, #16
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	2102      	movs	r1, #2
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f7ff fa46 	bl	8009c5c <get_sequence_step_timeout>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800a7d6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d122      	bne.n	800a824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800a7de:	7e3b      	ldrb	r3, [r7, #24]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d007      	beq.n	800a7f4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800a7e8:	6939      	ldr	r1, [r7, #16]
 800a7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ec:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a7ee:	441a      	add	r2, r3
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800a7f4:	7ebb      	ldrb	r3, [r7, #26]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d009      	beq.n	800a80e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800a7fe:	6939      	ldr	r1, [r7, #16]
 800a800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a802:	440b      	add	r3, r1
 800a804:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a806:	441a      	add	r2, r3
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	601a      	str	r2, [r3, #0]
 800a80c:	e00a      	b.n	800a824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800a80e:	7e7b      	ldrb	r3, [r7, #25]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d007      	beq.n	800a824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800a818:	6939      	ldr	r1, [r7, #16]
 800a81a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a81e:	441a      	add	r2, r3
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a824:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d114      	bne.n	800a856 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800a82c:	7efb      	ldrb	r3, [r7, #27]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d011      	beq.n	800a856 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800a832:	f107 030c 	add.w	r3, r7, #12
 800a836:	461a      	mov	r2, r3
 800a838:	2103      	movs	r1, #3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f7ff fa0e 	bl	8009c5c <get_sequence_step_timeout>
 800a840:	4603      	mov	r3, r0
 800a842:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800a84a:	68f9      	ldr	r1, [r7, #12]
 800a84c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800a850:	441a      	add	r2, r3
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a856:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d114      	bne.n	800a888 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800a85e:	7f3b      	ldrb	r3, [r7, #28]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d011      	beq.n	800a888 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800a864:	f107 0314 	add.w	r3, r7, #20
 800a868:	461a      	mov	r2, r3
 800a86a:	2104      	movs	r1, #4
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f7ff f9f5 	bl	8009c5c <get_sequence_step_timeout>
 800a872:	4603      	mov	r3, r0
 800a874:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800a87c:	6979      	ldr	r1, [r7, #20]
 800a87e:	6a3b      	ldr	r3, [r7, #32]
 800a880:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800a882:	441a      	add	r2, r3
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a888:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d103      	bne.n	800a898 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a898:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3740      	adds	r7, #64	; 0x40
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b088      	sub	sp, #32
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800a8b6:	e0c6      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800a8b8:	697b      	ldr	r3, [r7, #20]
 800a8ba:	683a      	ldr	r2, [r7, #0]
 800a8bc:	4413      	add	r3, r2
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800a8c2:	697b      	ldr	r3, [r7, #20]
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800a8c8:	7cfb      	ldrb	r3, [r7, #19]
 800a8ca:	2bff      	cmp	r3, #255	; 0xff
 800a8cc:	f040 808d 	bne.w	800a9ea <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	683a      	ldr	r2, [r7, #0]
 800a8d4:	4413      	add	r3, r2
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	747b      	strb	r3, [r7, #17]
			Index++;
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	3301      	adds	r3, #1
 800a8de:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800a8e0:	7c7b      	ldrb	r3, [r7, #17]
 800a8e2:	2b03      	cmp	r3, #3
 800a8e4:	d87e      	bhi.n	800a9e4 <VL53L0X_load_tuning_settings+0x140>
 800a8e6:	a201      	add	r2, pc, #4	; (adr r2, 800a8ec <VL53L0X_load_tuning_settings+0x48>)
 800a8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ec:	0800a8fd 	.word	0x0800a8fd
 800a8f0:	0800a937 	.word	0x0800a937
 800a8f4:	0800a971 	.word	0x0800a971
 800a8f8:	0800a9ab 	.word	0x0800a9ab
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	683a      	ldr	r2, [r7, #0]
 800a900:	4413      	add	r3, r2
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	743b      	strb	r3, [r7, #16]
				Index++;
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	3301      	adds	r3, #1
 800a90a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	683a      	ldr	r2, [r7, #0]
 800a910:	4413      	add	r3, r2
 800a912:	781b      	ldrb	r3, [r3, #0]
 800a914:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	3301      	adds	r3, #1
 800a91a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a91c:	7c3b      	ldrb	r3, [r7, #16]
 800a91e:	b29b      	uxth	r3, r3
 800a920:	021b      	lsls	r3, r3, #8
 800a922:	b29a      	uxth	r2, r3
 800a924:	7bfb      	ldrb	r3, [r7, #15]
 800a926:	b29b      	uxth	r3, r3
 800a928:	4413      	add	r3, r2
 800a92a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	89ba      	ldrh	r2, [r7, #12]
 800a930:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800a934:	e087      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	683a      	ldr	r2, [r7, #0]
 800a93a:	4413      	add	r3, r2
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	743b      	strb	r3, [r7, #16]
				Index++;
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	3301      	adds	r3, #1
 800a944:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	683a      	ldr	r2, [r7, #0]
 800a94a:	4413      	add	r3, r2
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	3301      	adds	r3, #1
 800a954:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a956:	7c3b      	ldrb	r3, [r7, #16]
 800a958:	b29b      	uxth	r3, r3
 800a95a:	021b      	lsls	r3, r3, #8
 800a95c:	b29a      	uxth	r2, r3
 800a95e:	7bfb      	ldrb	r3, [r7, #15]
 800a960:	b29b      	uxth	r3, r3
 800a962:	4413      	add	r3, r2
 800a964:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	89ba      	ldrh	r2, [r7, #12]
 800a96a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800a96e:	e06a      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	683a      	ldr	r2, [r7, #0]
 800a974:	4413      	add	r3, r2
 800a976:	781b      	ldrb	r3, [r3, #0]
 800a978:	743b      	strb	r3, [r7, #16]
				Index++;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	3301      	adds	r3, #1
 800a97e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	683a      	ldr	r2, [r7, #0]
 800a984:	4413      	add	r3, r2
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	3301      	adds	r3, #1
 800a98e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a990:	7c3b      	ldrb	r3, [r7, #16]
 800a992:	b29b      	uxth	r3, r3
 800a994:	021b      	lsls	r3, r3, #8
 800a996:	b29a      	uxth	r2, r3
 800a998:	7bfb      	ldrb	r3, [r7, #15]
 800a99a:	b29b      	uxth	r3, r3
 800a99c:	4413      	add	r3, r2
 800a99e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	89ba      	ldrh	r2, [r7, #12]
 800a9a4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800a9a8:	e04d      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	683a      	ldr	r2, [r7, #0]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	743b      	strb	r3, [r7, #16]
				Index++;
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	4413      	add	r3, r2
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a9ca:	7c3b      	ldrb	r3, [r7, #16]
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	021b      	lsls	r3, r3, #8
 800a9d0:	b29a      	uxth	r2, r3
 800a9d2:	7bfb      	ldrb	r3, [r7, #15]
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	4413      	add	r3, r2
 800a9d8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	89ba      	ldrh	r2, [r7, #12]
 800a9de:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800a9e2:	e030      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9e4:	23fc      	movs	r3, #252	; 0xfc
 800a9e6:	77fb      	strb	r3, [r7, #31]
 800a9e8:	e02d      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800a9ea:	7cfb      	ldrb	r3, [r7, #19]
 800a9ec:	2b04      	cmp	r3, #4
 800a9ee:	d828      	bhi.n	800aa42 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800a9f0:	697b      	ldr	r3, [r7, #20]
 800a9f2:	683a      	ldr	r2, [r7, #0]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	781b      	ldrb	r3, [r3, #0]
 800a9f8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	3301      	adds	r3, #1
 800a9fe:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800aa00:	2300      	movs	r3, #0
 800aa02:	61bb      	str	r3, [r7, #24]
 800aa04:	e00f      	b.n	800aa26 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	683a      	ldr	r2, [r7, #0]
 800aa0a:	4413      	add	r3, r2
 800aa0c:	7819      	ldrb	r1, [r3, #0]
 800aa0e:	f107 0208 	add.w	r2, r7, #8
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	4413      	add	r3, r2
 800aa16:	460a      	mov	r2, r1
 800aa18:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	3301      	adds	r3, #1
 800aa1e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800aa20:	69bb      	ldr	r3, [r7, #24]
 800aa22:	3301      	adds	r3, #1
 800aa24:	61bb      	str	r3, [r7, #24]
 800aa26:	7cfb      	ldrb	r3, [r7, #19]
 800aa28:	69ba      	ldr	r2, [r7, #24]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	dbeb      	blt.n	800aa06 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800aa2e:	7cfb      	ldrb	r3, [r7, #19]
 800aa30:	f107 0208 	add.w	r2, r7, #8
 800aa34:	7cb9      	ldrb	r1, [r7, #18]
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 fdee 	bl	800b618 <VL53L0X_WriteMulti>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	77fb      	strb	r3, [r7, #31]
 800aa40:	e001      	b.n	800aa46 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa42:	23fc      	movs	r3, #252	; 0xfc
 800aa44:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	683a      	ldr	r2, [r7, #0]
 800aa4a:	4413      	add	r3, r2
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d004      	beq.n	800aa5c <VL53L0X_load_tuning_settings+0x1b8>
 800aa52:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	f43f af2e 	beq.w	800a8b8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aa5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	3720      	adds	r7, #32
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}

0800aa68 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b088      	sub	sp, #32
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	60b9      	str	r1, [r7, #8]
 800aa72:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa74:	2300      	movs	r3, #0
 800aa76:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800aa7e:	f107 0313 	add.w	r3, r7, #19
 800aa82:	4619      	mov	r1, r3
 800aa84:	68f8      	ldr	r0, [r7, #12]
 800aa86:	f7fc fcf1 	bl	800746c <VL53L0X_GetXTalkCompensationEnable>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800aa8e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d111      	bne.n	800aaba <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800aa96:	7cfb      	ldrb	r3, [r7, #19]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d00e      	beq.n	800aaba <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	6a1b      	ldr	r3, [r3, #32]
 800aaa0:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	8a9b      	ldrh	r3, [r3, #20]
 800aaa6:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	fb02 f303 	mul.w	r3, r2, r3
 800aaae:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	3380      	adds	r3, #128	; 0x80
 800aab4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800aaba:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3720      	adds	r7, #32
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b086      	sub	sp, #24
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	60f8      	str	r0, [r7, #12]
 800aace:	60b9      	str	r1, [r7, #8]
 800aad0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aad2:	2300      	movs	r3, #0
 800aad4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800aade:	f107 0310 	add.w	r3, r7, #16
 800aae2:	461a      	mov	r2, r3
 800aae4:	68b9      	ldr	r1, [r7, #8]
 800aae6:	68f8      	ldr	r0, [r7, #12]
 800aae8:	f7ff ffbe 	bl	800aa68 <VL53L0X_get_total_xtalk_rate>
 800aaec:	4603      	mov	r3, r0
 800aaee:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800aaf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d105      	bne.n	800ab04 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	441a      	add	r2, r3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	601a      	str	r2, [r3, #0]

	return Status;
 800ab04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3718      	adds	r7, #24
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}

0800ab10 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b09a      	sub	sp, #104	; 0x68
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	607a      	str	r2, [r7, #4]
 800ab1c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800ab1e:	2312      	movs	r3, #18
 800ab20:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800ab22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ab26:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800ab28:	2342      	movs	r3, #66	; 0x42
 800ab2a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800ab2c:	2306      	movs	r3, #6
 800ab2e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800ab30:	2307      	movs	r3, #7
 800ab32:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab34:	2300      	movs	r3, #0
 800ab36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800ab40:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800ab48:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800ab4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab4e:	fb02 f303 	mul.w	r3, r2, r3
 800ab52:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800ab54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab56:	3380      	adds	r3, #128	; 0x80
 800ab58:	0a1b      	lsrs	r3, r3, #8
 800ab5a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800ab5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ab60:	fb02 f303 	mul.w	r3, r2, r3
 800ab64:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800ab66:	2300      	movs	r3, #0
 800ab68:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d01a      	beq.n	800aba6 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	029b      	lsls	r3, r3, #10
 800ab74:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800ab7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab7c:	4413      	add	r3, r2
 800ab7e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800ab80:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab88:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800ab8a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ab8c:	4613      	mov	r3, r2
 800ab8e:	005b      	lsls	r3, r3, #1
 800ab90:	4413      	add	r3, r2
 800ab92:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800ab94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab96:	fb03 f303 	mul.w	r3, r3, r3
 800ab9a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800ab9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab9e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800aba2:	0c1b      	lsrs	r3, r3, #16
 800aba4:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800abaa:	fb02 f303 	mul.w	r3, r2, r3
 800abae:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800abb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abb2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800abb6:	0c1b      	lsrs	r3, r3, #16
 800abb8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800abba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abbc:	fb03 f303 	mul.w	r3, r3, r3
 800abc0:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800abc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800abc4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800abc8:	0c1b      	lsrs	r3, r3, #16
 800abca:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800abcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abce:	085a      	lsrs	r2, r3, #1
 800abd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd2:	441a      	add	r2, r3
 800abd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800abda:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800abdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800abe0:	fb02 f303 	mul.w	r3, r2, r3
 800abe4:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800abe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abec:	d302      	bcc.n	800abf4 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800abee:	4b54      	ldr	r3, [pc, #336]	; (800ad40 <VL53L0X_calc_dmax+0x230>)
 800abf0:	663b      	str	r3, [r7, #96]	; 0x60
 800abf2:	e015      	b.n	800ac20 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800abf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abf6:	085a      	lsrs	r2, r3, #1
 800abf8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800abfa:	441a      	add	r2, r3
 800abfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800abfe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac02:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800ac04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ac08:	fb02 f303 	mul.w	r3, r2, r3
 800ac0c:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800ac0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac10:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800ac14:	0c1b      	lsrs	r3, r3, #16
 800ac16:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800ac18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac1a:	fb03 f303 	mul.w	r3, r3, r3
 800ac1e:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800ac20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac22:	039b      	lsls	r3, r3, #14
 800ac24:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ac28:	4a46      	ldr	r2, [pc, #280]	; (800ad44 <VL53L0X_calc_dmax+0x234>)
 800ac2a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac2e:	099b      	lsrs	r3, r3, #6
 800ac30:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800ac32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac34:	fb03 f303 	mul.w	r3, r3, r3
 800ac38:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800ac3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac3c:	fb03 f303 	mul.w	r3, r3, r3
 800ac40:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800ac42:	6a3b      	ldr	r3, [r7, #32]
 800ac44:	3308      	adds	r3, #8
 800ac46:	091b      	lsrs	r3, r3, #4
 800ac48:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800ac4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac4c:	6a3b      	ldr	r3, [r7, #32]
 800ac4e:	1ad3      	subs	r3, r2, r3
 800ac50:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800ac52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac54:	4613      	mov	r3, r2
 800ac56:	005b      	lsls	r3, r3, #1
 800ac58:	4413      	add	r3, r2
 800ac5a:	011b      	lsls	r3, r3, #4
 800ac5c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800ac5e:	69fb      	ldr	r3, [r7, #28]
 800ac60:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800ac64:	0b9b      	lsrs	r3, r3, #14
 800ac66:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800ac68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac6c:	4413      	add	r3, r2
 800ac6e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800ac70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ac72:	085b      	lsrs	r3, r3, #1
 800ac74:	69ba      	ldr	r2, [r7, #24]
 800ac76:	4413      	add	r3, r2
 800ac78:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800ac7a:	69ba      	ldr	r2, [r7, #24]
 800ac7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ac7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac82:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800ac84:	69bb      	ldr	r3, [r7, #24]
 800ac86:	039b      	lsls	r3, r3, #14
 800ac88:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800ac8a:	69fb      	ldr	r3, [r7, #28]
 800ac8c:	085b      	lsrs	r3, r3, #1
 800ac8e:	69ba      	ldr	r2, [r7, #24]
 800ac90:	4413      	add	r3, r2
 800ac92:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800ac94:	69ba      	ldr	r2, [r7, #24]
 800ac96:	69fb      	ldr	r3, [r7, #28]
 800ac98:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac9c:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800ac9e:	69bb      	ldr	r3, [r7, #24]
 800aca0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aca2:	fb02 f303 	mul.w	r3, r2, r3
 800aca6:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800acae:	4a25      	ldr	r2, [pc, #148]	; (800ad44 <VL53L0X_calc_dmax+0x234>)
 800acb0:	fba2 2303 	umull	r2, r3, r2, r3
 800acb4:	099b      	lsrs	r3, r3, #6
 800acb6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	011b      	lsls	r3, r3, #4
 800acbc:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800acc4:	4a1f      	ldr	r2, [pc, #124]	; (800ad44 <VL53L0X_calc_dmax+0x234>)
 800acc6:	fba2 2303 	umull	r2, r3, r2, r3
 800acca:	099b      	lsrs	r3, r3, #6
 800accc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800acce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800acd0:	3380      	adds	r3, #128	; 0x80
 800acd2:	0a1b      	lsrs	r3, r3, #8
 800acd4:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d008      	beq.n	800acee <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	085a      	lsrs	r2, r3, #1
 800ace0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ace2:	441a      	add	r2, r3
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	fbb2 f3f3 	udiv	r3, r2, r3
 800acea:	65bb      	str	r3, [r7, #88]	; 0x58
 800acec:	e001      	b.n	800acf2 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800acee:	2300      	movs	r3, #0
 800acf0:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800acf2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800acf4:	f7fe f9ba 	bl	800906c <VL53L0X_isqrt>
 800acf8:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800acfa:	69bb      	ldr	r3, [r7, #24]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d008      	beq.n	800ad12 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	085a      	lsrs	r2, r3, #1
 800ad04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad06:	441a      	add	r2, r3
 800ad08:	69bb      	ldr	r3, [r7, #24]
 800ad0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad10:	e001      	b.n	800ad16 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800ad12:	2300      	movs	r3, #0
 800ad14:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800ad16:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ad18:	f7fe f9a8 	bl	800906c <VL53L0X_isqrt>
 800ad1c:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800ad1e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ad20:	693a      	ldr	r2, [r7, #16]
 800ad22:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800ad24:	693a      	ldr	r2, [r7, #16]
 800ad26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d902      	bls.n	800ad32 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800ad2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ad2e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ad30:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800ad32:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3768      	adds	r7, #104	; 0x68
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	fff00000 	.word	0xfff00000
 800ad44:	10624dd3 	.word	0x10624dd3

0800ad48 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b0b4      	sub	sp, #208	; 0xd0
 800ad4c:	af04      	add	r7, sp, #16
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	607a      	str	r2, [r7, #4]
 800ad54:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800ad56:	f44f 7348 	mov.w	r3, #800	; 0x320
 800ad5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800ad5e:	f44f 7316 	mov.w	r3, #600	; 0x258
 800ad62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800ad66:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800ad6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800ad6e:	f241 235c 	movw	r3, #4700	; 0x125c
 800ad72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800ad76:	4b9e      	ldr	r3, [pc, #632]	; (800aff0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800ad78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800ad7c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800ad80:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800ad82:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800ad86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ad8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad8e:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800ad90:	4b98      	ldr	r3, [pc, #608]	; (800aff4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800ad92:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800ad94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ad98:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800ad9a:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800ad9e:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800ada0:	f240 6377 	movw	r3, #1655	; 0x677
 800ada4:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ada6:	2300      	movs	r3, #0
 800ada8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	6a1b      	ldr	r3, [r3, #32]
 800adb0:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	691b      	ldr	r3, [r3, #16]
 800adb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800adba:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800adbe:	0c1b      	lsrs	r3, r3, #16
 800adc0:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	68db      	ldr	r3, [r3, #12]
 800adc6:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800adc8:	f107 0310 	add.w	r3, r7, #16
 800adcc:	461a      	mov	r2, r3
 800adce:	68b9      	ldr	r1, [r7, #8]
 800add0:	68f8      	ldr	r0, [r7, #12]
 800add2:	f7ff fe78 	bl	800aac6 <VL53L0X_get_total_signal_rate>
 800add6:	4603      	mov	r3, r0
 800add8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800addc:	f107 0314 	add.w	r3, r7, #20
 800ade0:	461a      	mov	r2, r3
 800ade2:	68b9      	ldr	r1, [r7, #8]
 800ade4:	68f8      	ldr	r0, [r7, #12]
 800ade6:	f7ff fe3f 	bl	800aa68 <VL53L0X_get_total_xtalk_rate>
 800adea:	4603      	mov	r3, r0
 800adec:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800adf6:	fb02 f303 	mul.w	r3, r2, r3
 800adfa:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800adfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800adfe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800ae02:	0c1b      	lsrs	r3, r3, #16
 800ae04:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ae0c:	fb02 f303 	mul.w	r3, r2, r3
 800ae10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800ae14:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800ae18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d902      	bls.n	800ae24 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800ae1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae20:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800ae24:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d168      	bne.n	800aefe <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800ae32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800ae3c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ae40:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ae44:	461a      	mov	r2, r3
 800ae46:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	f7fe feb2 	bl	8009bb4 <VL53L0X_calc_timeout_mclks>
 800ae50:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ae58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800ae62:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ae66:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800ae70:	68f8      	ldr	r0, [r7, #12]
 800ae72:	f7fe fe9f 	bl	8009bb4 <VL53L0X_calc_timeout_mclks>
 800ae76:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800ae7e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ae82:	2b08      	cmp	r3, #8
 800ae84:	d102      	bne.n	800ae8c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800ae86:	2302      	movs	r3, #2
 800ae88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800ae8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ae8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ae90:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800ae92:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800ae96:	fb02 f303 	mul.w	r3, r2, r3
 800ae9a:	02db      	lsls	r3, r3, #11
 800ae9c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800aea0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800aea4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800aea8:	4a53      	ldr	r2, [pc, #332]	; (800aff8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800aeaa:	fba2 2303 	umull	r2, r3, r2, r3
 800aeae:	099b      	lsrs	r3, r3, #6
 800aeb0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800aeb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800aeb8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800aeba:	fb02 f303 	mul.w	r3, r2, r3
 800aebe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800aec2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800aec6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800aeca:	4a4b      	ldr	r2, [pc, #300]	; (800aff8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800aecc:	fba2 2303 	umull	r2, r3, r2, r3
 800aed0:	099b      	lsrs	r3, r3, #6
 800aed2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	3380      	adds	r3, #128	; 0x80
 800aeda:	0a1b      	lsrs	r3, r3, #8
 800aedc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800aede:	693a      	ldr	r2, [r7, #16]
 800aee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800aee4:	fb02 f303 	mul.w	r3, r2, r3
 800aee8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800aeec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800aef0:	3380      	adds	r3, #128	; 0x80
 800aef2:	0a1b      	lsrs	r3, r3, #8
 800aef4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	021b      	lsls	r3, r3, #8
 800aefc:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800aefe:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800af02:	2b00      	cmp	r3, #0
 800af04:	d002      	beq.n	800af0c <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800af06:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800af0a:	e15e      	b.n	800b1ca <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800af0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d10c      	bne.n	800af2c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800af18:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800af20:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	2200      	movs	r2, #0
 800af28:	601a      	str	r2, [r3, #0]
 800af2a:	e14c      	b.n	800b1c6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800af2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800af30:	2b00      	cmp	r3, #0
 800af32:	d102      	bne.n	800af3a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800af34:	2301      	movs	r3, #1
 800af36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800af3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af3e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800af40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800af42:	041a      	lsls	r2, r3, #16
 800af44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800af46:	fbb2 f3f3 	udiv	r3, r2, r3
 800af4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800af4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800af52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af54:	429a      	cmp	r2, r3
 800af56:	d902      	bls.n	800af5e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800af58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800af5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800af62:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800af66:	fb02 f303 	mul.w	r3, r2, r3
 800af6a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800af6e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800af72:	4613      	mov	r3, r2
 800af74:	005b      	lsls	r3, r3, #1
 800af76:	4413      	add	r3, r2
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	4618      	mov	r0, r3
 800af7c:	f7fe f876 	bl	800906c <VL53L0X_isqrt>
 800af80:	4603      	mov	r3, r0
 800af82:	005b      	lsls	r3, r3, #1
 800af84:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	891b      	ldrh	r3, [r3, #8]
 800af8a:	461a      	mov	r2, r3
 800af8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800af8e:	fb02 f303 	mul.w	r3, r2, r3
 800af92:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800af94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800af96:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800af98:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800af9c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800af9e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800afa0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800afa4:	4a14      	ldr	r2, [pc, #80]	; (800aff8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800afa6:	fba2 2303 	umull	r2, r3, r2, r3
 800afaa:	099b      	lsrs	r3, r3, #6
 800afac:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800afae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800afb0:	041b      	lsls	r3, r3, #16
 800afb2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800afb6:	4a10      	ldr	r2, [pc, #64]	; (800aff8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800afb8:	fba2 2303 	umull	r2, r3, r2, r3
 800afbc:	099b      	lsrs	r3, r3, #6
 800afbe:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800afc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afc2:	021b      	lsls	r3, r3, #8
 800afc4:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800afc6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800afc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afca:	fbb2 f3f3 	udiv	r3, r2, r3
 800afce:	2b00      	cmp	r3, #0
 800afd0:	bfb8      	it	lt
 800afd2:	425b      	neglt	r3, r3
 800afd4:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800afd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afd8:	021b      	lsls	r3, r3, #8
 800afda:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	7e1b      	ldrb	r3, [r3, #24]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00b      	beq.n	800affc <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800afe4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800afe8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800afec:	e033      	b.n	800b056 <VL53L0X_calc_sigma_estimate+0x30e>
 800afee:	bf00      	nop
 800aff0:	028f87ae 	.word	0x028f87ae
 800aff4:	0006999a 	.word	0x0006999a
 800aff8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800affc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800affe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b002:	fbb2 f3f3 	udiv	r3, r2, r3
 800b006:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800b00a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b00c:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800b010:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b014:	fb02 f303 	mul.w	r3, r2, r3
 800b018:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800b01c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b020:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b022:	4413      	add	r3, r2
 800b024:	0c1b      	lsrs	r3, r3, #16
 800b026:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800b02a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b02e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800b032:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800b036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b03a:	085b      	lsrs	r3, r3, #1
 800b03c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800b040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b044:	fb03 f303 	mul.w	r3, r3, r3
 800b048:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800b04c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b050:	0b9b      	lsrs	r3, r3, #14
 800b052:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800b056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b05a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b05c:	fb02 f303 	mul.w	r3, r2, r3
 800b060:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800b062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b064:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b068:	0c1b      	lsrs	r3, r3, #16
 800b06a:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800b06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b06e:	fb03 f303 	mul.w	r3, r3, r3
 800b072:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800b074:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b078:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800b07a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b07c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b080:	0c1b      	lsrs	r3, r3, #16
 800b082:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800b084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b086:	fb03 f303 	mul.w	r3, r3, r3
 800b08a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800b08c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b08e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b090:	4413      	add	r3, r2
 800b092:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800b094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b096:	f7fd ffe9 	bl	800906c <VL53L0X_isqrt>
 800b09a:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800b09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b09e:	041b      	lsls	r3, r3, #16
 800b0a0:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800b0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a4:	3332      	adds	r3, #50	; 0x32
 800b0a6:	4a4b      	ldr	r2, [pc, #300]	; (800b1d4 <VL53L0X_calc_sigma_estimate+0x48c>)
 800b0a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ac:	095a      	lsrs	r2, r3, #5
 800b0ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b0b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0bc:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800b0c0:	fb02 f303 	mul.w	r3, r2, r3
 800b0c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800b0c8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b0cc:	f241 3388 	movw	r3, #5000	; 0x1388
 800b0d0:	4413      	add	r3, r2
 800b0d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800b0d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b0da:	4a3f      	ldr	r2, [pc, #252]	; (800b1d8 <VL53L0X_calc_sigma_estimate+0x490>)
 800b0dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b0e0:	0b5b      	lsrs	r3, r3, #13
 800b0e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b0e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b0ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d902      	bls.n	800b0f6 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800b0f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b0f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800b0f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b0fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800b0fe:	4413      	add	r3, r2
 800b100:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800b104:	4a35      	ldr	r2, [pc, #212]	; (800b1dc <VL53L0X_calc_sigma_estimate+0x494>)
 800b106:	fba2 2303 	umull	r2, r3, r2, r3
 800b10a:	099b      	lsrs	r3, r3, #6
 800b10c:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800b10e:	6a3b      	ldr	r3, [r7, #32]
 800b110:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800b112:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b116:	441a      	add	r2, r3
 800b118:	6a3b      	ldr	r3, [r7, #32]
 800b11a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b11e:	4618      	mov	r0, r3
 800b120:	f7fd ffa4 	bl	800906c <VL53L0X_isqrt>
 800b124:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800b126:	69fb      	ldr	r3, [r7, #28]
 800b128:	021b      	lsls	r3, r3, #8
 800b12a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b132:	4a2a      	ldr	r2, [pc, #168]	; (800b1dc <VL53L0X_calc_sigma_estimate+0x494>)
 800b134:	fba2 2303 	umull	r2, r3, r2, r3
 800b138:	099b      	lsrs	r3, r3, #6
 800b13a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800b13c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800b140:	fb03 f303 	mul.w	r3, r3, r3
 800b144:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800b146:	69fb      	ldr	r3, [r7, #28]
 800b148:	fb03 f303 	mul.w	r3, r3, r3
 800b14c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b14e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b152:	4413      	add	r3, r2
 800b154:	4618      	mov	r0, r3
 800b156:	f7fd ff89 	bl	800906c <VL53L0X_isqrt>
 800b15a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b162:	fb02 f303 	mul.w	r3, r2, r3
 800b166:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b16a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d009      	beq.n	800b184 <VL53L0X_calc_sigma_estimate+0x43c>
 800b170:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b174:	2b00      	cmp	r3, #0
 800b176:	d005      	beq.n	800b184 <VL53L0X_calc_sigma_estimate+0x43c>
 800b178:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800b17c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b180:	429a      	cmp	r2, r3
 800b182:	d903      	bls.n	800b18c <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800b184:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800b188:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800b192:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800b19e:	6939      	ldr	r1, [r7, #16]
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	9303      	str	r3, [sp, #12]
 800b1a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800b1a8:	9302      	str	r3, [sp, #8]
 800b1aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800b1b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b1ba:	68f8      	ldr	r0, [r7, #12]
 800b1bc:	f7ff fca8 	bl	800ab10 <VL53L0X_calc_dmax>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b1c6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	37c0      	adds	r7, #192	; 0xc0
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	51eb851f 	.word	0x51eb851f
 800b1d8:	d1b71759 	.word	0xd1b71759
 800b1dc:	10624dd3 	.word	0x10624dd3

0800b1e0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b090      	sub	sp, #64	; 0x40
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	607a      	str	r2, [r7, #4]
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	460b      	mov	r3, r1
 800b1ee:	72fb      	strb	r3, [r7, #11]
 800b1f0:	4613      	mov	r3, r2
 800b1f2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800b200:	2300      	movs	r3, #0
 800b202:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800b206:	2300      	movs	r3, #0
 800b208:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800b20c:	2300      	movs	r3, #0
 800b20e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b212:	2300      	movs	r3, #0
 800b214:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b21e:	2300      	movs	r3, #0
 800b220:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800b224:	2300      	movs	r3, #0
 800b226:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800b22a:	2300      	movs	r3, #0
 800b22c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800b22e:	2300      	movs	r3, #0
 800b230:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b232:	7afb      	ldrb	r3, [r7, #11]
 800b234:	10db      	asrs	r3, r3, #3
 800b236:	b2db      	uxtb	r3, r3
 800b238:	f003 030f 	and.w	r3, r3, #15
 800b23c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800b240:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b244:	2b00      	cmp	r3, #0
 800b246:	d017      	beq.n	800b278 <VL53L0X_get_pal_range_status+0x98>
 800b248:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b24c:	2b05      	cmp	r3, #5
 800b24e:	d013      	beq.n	800b278 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800b250:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b254:	2b07      	cmp	r3, #7
 800b256:	d00f      	beq.n	800b278 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800b258:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b25c:	2b0c      	cmp	r3, #12
 800b25e:	d00b      	beq.n	800b278 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800b260:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b264:	2b0d      	cmp	r3, #13
 800b266:	d007      	beq.n	800b278 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800b268:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b26c:	2b0e      	cmp	r3, #14
 800b26e:	d003      	beq.n	800b278 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800b270:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b274:	2b0f      	cmp	r3, #15
 800b276:	d103      	bne.n	800b280 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800b278:	2301      	movs	r3, #1
 800b27a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800b27e:	e002      	b.n	800b286 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800b280:	2300      	movs	r3, #0
 800b282:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b286:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d109      	bne.n	800b2a2 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b28e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800b292:	461a      	mov	r2, r3
 800b294:	2100      	movs	r1, #0
 800b296:	68f8      	ldr	r0, [r7, #12]
 800b298:	f7fc f9bc 	bl	8007614 <VL53L0X_GetLimitCheckEnable>
 800b29c:	4603      	mov	r3, r0
 800b29e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b2a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d02e      	beq.n	800b308 <VL53L0X_get_pal_range_status+0x128>
 800b2aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d12a      	bne.n	800b308 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800b2b2:	f107 0310 	add.w	r3, r7, #16
 800b2b6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800b2ba:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b2bc:	68f8      	ldr	r0, [r7, #12]
 800b2be:	f7ff fd43 	bl	800ad48 <VL53L0X_calc_sigma_estimate>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800b2c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d103      	bne.n	800b2d8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b2d0:	693b      	ldr	r3, [r7, #16]
 800b2d2:	b29a      	uxth	r2, r3
 800b2d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2d6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800b2d8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d113      	bne.n	800b308 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800b2e0:	f107 0320 	add.w	r3, r7, #32
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	2100      	movs	r1, #0
 800b2e8:	68f8      	ldr	r0, [r7, #12]
 800b2ea:	f7fc fa19 	bl	8007720 <VL53L0X_GetLimitCheckValue>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800b2f4:	6a3b      	ldr	r3, [r7, #32]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d006      	beq.n	800b308 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800b2fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2fc:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d902      	bls.n	800b308 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800b302:	2301      	movs	r3, #1
 800b304:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b308:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d109      	bne.n	800b324 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b310:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800b314:	461a      	mov	r2, r3
 800b316:	2102      	movs	r1, #2
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f7fc f97b 	bl	8007614 <VL53L0X_GetLimitCheckEnable>
 800b31e:	4603      	mov	r3, r0
 800b320:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800b324:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d044      	beq.n	800b3b6 <VL53L0X_get_pal_range_status+0x1d6>
 800b32c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b330:	2b00      	cmp	r3, #0
 800b332:	d140      	bne.n	800b3b6 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b334:	f107 031c 	add.w	r3, r7, #28
 800b338:	461a      	mov	r2, r3
 800b33a:	2102      	movs	r1, #2
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f7fc f9ef 	bl	8007720 <VL53L0X_GetLimitCheckValue>
 800b342:	4603      	mov	r3, r0
 800b344:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800b348:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d107      	bne.n	800b360 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b350:	2201      	movs	r2, #1
 800b352:	21ff      	movs	r1, #255	; 0xff
 800b354:	68f8      	ldr	r0, [r7, #12]
 800b356:	f000 f9bb 	bl	800b6d0 <VL53L0X_WrByte>
 800b35a:	4603      	mov	r3, r0
 800b35c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800b360:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b364:	2b00      	cmp	r3, #0
 800b366:	d109      	bne.n	800b37c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800b368:	f107 0316 	add.w	r3, r7, #22
 800b36c:	461a      	mov	r2, r3
 800b36e:	21b6      	movs	r1, #182	; 0xb6
 800b370:	68f8      	ldr	r0, [r7, #12]
 800b372:	f000 fa59 	bl	800b828 <VL53L0X_RdWord>
 800b376:	4603      	mov	r3, r0
 800b378:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800b37c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b380:	2b00      	cmp	r3, #0
 800b382:	d107      	bne.n	800b394 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b384:	2200      	movs	r2, #0
 800b386:	21ff      	movs	r1, #255	; 0xff
 800b388:	68f8      	ldr	r0, [r7, #12]
 800b38a:	f000 f9a1 	bl	800b6d0 <VL53L0X_WrByte>
 800b38e:	4603      	mov	r3, r0
 800b390:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b394:	8afb      	ldrh	r3, [r7, #22]
 800b396:	025b      	lsls	r3, r3, #9
 800b398:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b39e:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800b3a2:	69fb      	ldr	r3, [r7, #28]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d006      	beq.n	800b3b6 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800b3a8:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800b3aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d902      	bls.n	800b3b6 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b3b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d109      	bne.n	800b3d2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b3be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	2103      	movs	r1, #3
 800b3c6:	68f8      	ldr	r0, [r7, #12]
 800b3c8:	f7fc f924 	bl	8007614 <VL53L0X_GetLimitCheckEnable>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b3d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d023      	beq.n	800b422 <VL53L0X_get_pal_range_status+0x242>
 800b3da:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d11f      	bne.n	800b422 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800b3e2:	893b      	ldrh	r3, [r7, #8]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d102      	bne.n	800b3ee <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	637b      	str	r3, [r7, #52]	; 0x34
 800b3ec:	e005      	b.n	800b3fa <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	021a      	lsls	r2, r3, #8
 800b3f2:	893b      	ldrh	r3, [r7, #8]
 800b3f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3f8:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b3fa:	f107 0318 	add.w	r3, r7, #24
 800b3fe:	461a      	mov	r2, r3
 800b400:	2103      	movs	r1, #3
 800b402:	68f8      	ldr	r0, [r7, #12]
 800b404:	f7fc f98c 	bl	8007720 <VL53L0X_GetLimitCheckValue>
 800b408:	4603      	mov	r3, r0
 800b40a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800b40e:	69bb      	ldr	r3, [r7, #24]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d006      	beq.n	800b422 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800b414:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800b416:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b418:	429a      	cmp	r2, r3
 800b41a:	d202      	bcs.n	800b422 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800b41c:	2301      	movs	r3, #1
 800b41e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b422:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b426:	2b00      	cmp	r3, #0
 800b428:	d14a      	bne.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800b42a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d103      	bne.n	800b43a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800b432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b434:	22ff      	movs	r2, #255	; 0xff
 800b436:	701a      	strb	r2, [r3, #0]
 800b438:	e042      	b.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800b43a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d007      	beq.n	800b452 <VL53L0X_get_pal_range_status+0x272>
 800b442:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b446:	2b02      	cmp	r3, #2
 800b448:	d003      	beq.n	800b452 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800b44a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b44e:	2b03      	cmp	r3, #3
 800b450:	d103      	bne.n	800b45a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800b452:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b454:	2205      	movs	r2, #5
 800b456:	701a      	strb	r2, [r3, #0]
 800b458:	e032      	b.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800b45a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b45e:	2b06      	cmp	r3, #6
 800b460:	d003      	beq.n	800b46a <VL53L0X_get_pal_range_status+0x28a>
 800b462:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b466:	2b09      	cmp	r3, #9
 800b468:	d103      	bne.n	800b472 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800b46a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b46c:	2204      	movs	r2, #4
 800b46e:	701a      	strb	r2, [r3, #0]
 800b470:	e026      	b.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800b472:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b476:	2b08      	cmp	r3, #8
 800b478:	d007      	beq.n	800b48a <VL53L0X_get_pal_range_status+0x2aa>
 800b47a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b47e:	2b0a      	cmp	r3, #10
 800b480:	d003      	beq.n	800b48a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800b482:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b486:	2b01      	cmp	r3, #1
 800b488:	d103      	bne.n	800b492 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800b48a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b48c:	2203      	movs	r2, #3
 800b48e:	701a      	strb	r2, [r3, #0]
 800b490:	e016      	b.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800b492:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b496:	2b04      	cmp	r3, #4
 800b498:	d003      	beq.n	800b4a2 <VL53L0X_get_pal_range_status+0x2c2>
 800b49a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d103      	bne.n	800b4aa <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800b4a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4a4:	2202      	movs	r2, #2
 800b4a6:	701a      	strb	r2, [r3, #0]
 800b4a8:	e00a      	b.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800b4aa:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800b4ae:	2b01      	cmp	r3, #1
 800b4b0:	d103      	bne.n	800b4ba <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800b4b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4b4:	2201      	movs	r2, #1
 800b4b6:	701a      	strb	r2, [r3, #0]
 800b4b8:	e002      	b.n	800b4c0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800b4ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4bc:	2200      	movs	r2, #0
 800b4be:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800b4c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d102      	bne.n	800b4ce <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b4c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b4ce:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800b4d2:	461a      	mov	r2, r3
 800b4d4:	2101      	movs	r1, #1
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f7fc f89c 	bl	8007614 <VL53L0X_GetLimitCheckEnable>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800b4e2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d14f      	bne.n	800b58a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b4ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d003      	beq.n	800b4fa <VL53L0X_get_pal_range_status+0x31a>
 800b4f2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	d103      	bne.n	800b502 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b500:	e002      	b.n	800b508 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800b502:	2300      	movs	r3, #0
 800b504:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b50e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800b512:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800b516:	2b04      	cmp	r3, #4
 800b518:	d003      	beq.n	800b522 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800b51a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d103      	bne.n	800b52a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800b522:	2301      	movs	r3, #1
 800b524:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b528:	e002      	b.n	800b530 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800b52a:	2300      	movs	r3, #0
 800b52c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b536:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800b53a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d003      	beq.n	800b54a <VL53L0X_get_pal_range_status+0x36a>
 800b542:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800b546:	2b01      	cmp	r3, #1
 800b548:	d103      	bne.n	800b552 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800b54a:	2301      	movs	r3, #1
 800b54c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b550:	e002      	b.n	800b558 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800b552:	2300      	movs	r3, #0
 800b554:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b55e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b562:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b566:	2b00      	cmp	r3, #0
 800b568:	d003      	beq.n	800b572 <VL53L0X_get_pal_range_status+0x392>
 800b56a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b56e:	2b01      	cmp	r3, #1
 800b570:	d103      	bne.n	800b57a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800b572:	2301      	movs	r3, #1
 800b574:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800b578:	e002      	b.n	800b580 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800b57a:	2300      	movs	r3, #0
 800b57c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800b586:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b58a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800b58e:	4618      	mov	r0, r3
 800b590:	3740      	adds	r7, #64	; 0x40
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}

0800b596 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b596:	b580      	push	{r7, lr}
 800b598:	b088      	sub	sp, #32
 800b59a:	af02      	add	r7, sp, #8
 800b59c:	60f8      	str	r0, [r7, #12]
 800b59e:	60b9      	str	r1, [r7, #8]
 800b5a0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	330a      	adds	r3, #10
 800b5a6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b5b4:	b299      	uxth	r1, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	b29a      	uxth	r2, r3
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	9300      	str	r3, [sp, #0]
 800b5be:	4613      	mov	r3, r2
 800b5c0:	68ba      	ldr	r2, [r7, #8]
 800b5c2:	f7f7 fced 	bl	8002fa0 <HAL_I2C_Master_Transmit>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b5ca:	693b      	ldr	r3, [r7, #16]
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3718      	adds	r7, #24
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b088      	sub	sp, #32
 800b5d8:	af02      	add	r7, sp, #8
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	330a      	adds	r3, #10
 800b5e4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b5f2:	f043 0301 	orr.w	r3, r3, #1
 800b5f6:	b2db      	uxtb	r3, r3
 800b5f8:	b299      	uxth	r1, r3
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	b29a      	uxth	r2, r3
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	9300      	str	r3, [sp, #0]
 800b602:	4613      	mov	r3, r2
 800b604:	68ba      	ldr	r2, [r7, #8]
 800b606:	f7f7 fdbf 	bl	8003188 <HAL_I2C_Master_Receive>
 800b60a:	4603      	mov	r3, r0
 800b60c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b60e:	693b      	ldr	r3, [r7, #16]
}
 800b610:	4618      	mov	r0, r3
 800b612:	3718      	adds	r7, #24
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800b618:	b580      	push	{r7, lr}
 800b61a:	b086      	sub	sp, #24
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	607a      	str	r2, [r7, #4]
 800b622:	603b      	str	r3, [r7, #0]
 800b624:	460b      	mov	r3, r1
 800b626:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b628:	2300      	movs	r3, #0
 800b62a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	2b3f      	cmp	r3, #63	; 0x3f
 800b630:	d902      	bls.n	800b638 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800b632:	f06f 0303 	mvn.w	r3, #3
 800b636:	e016      	b.n	800b666 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800b638:	4a0d      	ldr	r2, [pc, #52]	; (800b670 <VL53L0X_WriteMulti+0x58>)
 800b63a:	7afb      	ldrb	r3, [r7, #11]
 800b63c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800b63e:	683a      	ldr	r2, [r7, #0]
 800b640:	6879      	ldr	r1, [r7, #4]
 800b642:	480c      	ldr	r0, [pc, #48]	; (800b674 <VL53L0X_WriteMulti+0x5c>)
 800b644:	f003 fba4 	bl	800ed90 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	3301      	adds	r3, #1
 800b64c:	461a      	mov	r2, r3
 800b64e:	4908      	ldr	r1, [pc, #32]	; (800b670 <VL53L0X_WriteMulti+0x58>)
 800b650:	68f8      	ldr	r0, [r7, #12]
 800b652:	f7ff ffa0 	bl	800b596 <_I2CWrite>
 800b656:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d001      	beq.n	800b662 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b65e:	23ec      	movs	r3, #236	; 0xec
 800b660:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800b662:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b666:	4618      	mov	r0, r3
 800b668:	3718      	adds	r7, #24
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}
 800b66e:	bf00      	nop
 800b670:	200054a0 	.word	0x200054a0
 800b674:	200054a1 	.word	0x200054a1

0800b678 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800b678:	b580      	push	{r7, lr}
 800b67a:	b086      	sub	sp, #24
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	60f8      	str	r0, [r7, #12]
 800b680:	607a      	str	r2, [r7, #4]
 800b682:	603b      	str	r3, [r7, #0]
 800b684:	460b      	mov	r3, r1
 800b686:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b688:	2300      	movs	r3, #0
 800b68a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800b68c:	f107 030b 	add.w	r3, r7, #11
 800b690:	2201      	movs	r2, #1
 800b692:	4619      	mov	r1, r3
 800b694:	68f8      	ldr	r0, [r7, #12]
 800b696:	f7ff ff7e 	bl	800b596 <_I2CWrite>
 800b69a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d002      	beq.n	800b6a8 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b6a2:	23ec      	movs	r3, #236	; 0xec
 800b6a4:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b6a6:	e00c      	b.n	800b6c2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800b6a8:	683a      	ldr	r2, [r7, #0]
 800b6aa:	6879      	ldr	r1, [r7, #4]
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f7ff ff91 	bl	800b5d4 <_I2CRead>
 800b6b2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d002      	beq.n	800b6c0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b6ba:	23ec      	movs	r3, #236	; 0xec
 800b6bc:	75fb      	strb	r3, [r7, #23]
 800b6be:	e000      	b.n	800b6c2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800b6c0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800b6c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3718      	adds	r7, #24
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
	...

0800b6d0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	460b      	mov	r3, r1
 800b6da:	70fb      	strb	r3, [r7, #3]
 800b6dc:	4613      	mov	r3, r2
 800b6de:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800b6e4:	4a0b      	ldr	r2, [pc, #44]	; (800b714 <VL53L0X_WrByte+0x44>)
 800b6e6:	78fb      	ldrb	r3, [r7, #3]
 800b6e8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800b6ea:	4a0a      	ldr	r2, [pc, #40]	; (800b714 <VL53L0X_WrByte+0x44>)
 800b6ec:	78bb      	ldrb	r3, [r7, #2]
 800b6ee:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800b6f0:	2202      	movs	r2, #2
 800b6f2:	4908      	ldr	r1, [pc, #32]	; (800b714 <VL53L0X_WrByte+0x44>)
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f7ff ff4e 	bl	800b596 <_I2CWrite>
 800b6fa:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d001      	beq.n	800b706 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b702:	23ec      	movs	r3, #236	; 0xec
 800b704:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800b706:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3710      	adds	r7, #16
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}
 800b712:	bf00      	nop
 800b714:	200054a0 	.word	0x200054a0

0800b718 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
 800b720:	460b      	mov	r3, r1
 800b722:	70fb      	strb	r3, [r7, #3]
 800b724:	4613      	mov	r3, r2
 800b726:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b728:	2300      	movs	r3, #0
 800b72a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800b72c:	4a0e      	ldr	r2, [pc, #56]	; (800b768 <VL53L0X_WrWord+0x50>)
 800b72e:	78fb      	ldrb	r3, [r7, #3]
 800b730:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800b732:	883b      	ldrh	r3, [r7, #0]
 800b734:	0a1b      	lsrs	r3, r3, #8
 800b736:	b29b      	uxth	r3, r3
 800b738:	b2da      	uxtb	r2, r3
 800b73a:	4b0b      	ldr	r3, [pc, #44]	; (800b768 <VL53L0X_WrWord+0x50>)
 800b73c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800b73e:	883b      	ldrh	r3, [r7, #0]
 800b740:	b2da      	uxtb	r2, r3
 800b742:	4b09      	ldr	r3, [pc, #36]	; (800b768 <VL53L0X_WrWord+0x50>)
 800b744:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800b746:	2203      	movs	r2, #3
 800b748:	4907      	ldr	r1, [pc, #28]	; (800b768 <VL53L0X_WrWord+0x50>)
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	f7ff ff23 	bl	800b596 <_I2CWrite>
 800b750:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d001      	beq.n	800b75c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b758:	23ec      	movs	r3, #236	; 0xec
 800b75a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800b75c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b760:	4618      	mov	r0, r3
 800b762:	3710      	adds	r7, #16
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}
 800b768:	200054a0 	.word	0x200054a0

0800b76c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	4608      	mov	r0, r1
 800b776:	4611      	mov	r1, r2
 800b778:	461a      	mov	r2, r3
 800b77a:	4603      	mov	r3, r0
 800b77c:	70fb      	strb	r3, [r7, #3]
 800b77e:	460b      	mov	r3, r1
 800b780:	70bb      	strb	r3, [r7, #2]
 800b782:	4613      	mov	r3, r2
 800b784:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b786:	2300      	movs	r3, #0
 800b788:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800b78a:	f107 020e 	add.w	r2, r7, #14
 800b78e:	78fb      	ldrb	r3, [r7, #3]
 800b790:	4619      	mov	r1, r3
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f000 f81e 	bl	800b7d4 <VL53L0X_RdByte>
 800b798:	4603      	mov	r3, r0
 800b79a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800b79c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d110      	bne.n	800b7c6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800b7a4:	7bba      	ldrb	r2, [r7, #14]
 800b7a6:	78bb      	ldrb	r3, [r7, #2]
 800b7a8:	4013      	ands	r3, r2
 800b7aa:	b2da      	uxtb	r2, r3
 800b7ac:	787b      	ldrb	r3, [r7, #1]
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	b2db      	uxtb	r3, r3
 800b7b2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800b7b4:	7bba      	ldrb	r2, [r7, #14]
 800b7b6:	78fb      	ldrb	r3, [r7, #3]
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f7ff ff88 	bl	800b6d0 <VL53L0X_WrByte>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	73fb      	strb	r3, [r7, #15]
 800b7c4:	e000      	b.n	800b7c8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800b7c6:	bf00      	nop
done:
    return Status;
 800b7c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3710      	adds	r7, #16
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}

0800b7d4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b086      	sub	sp, #24
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	460b      	mov	r3, r1
 800b7de:	607a      	str	r2, [r7, #4]
 800b7e0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800b7e6:	f107 030b 	add.w	r3, r7, #11
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	4619      	mov	r1, r3
 800b7ee:	68f8      	ldr	r0, [r7, #12]
 800b7f0:	f7ff fed1 	bl	800b596 <_I2CWrite>
 800b7f4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800b7f6:	693b      	ldr	r3, [r7, #16]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d002      	beq.n	800b802 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b7fc:	23ec      	movs	r3, #236	; 0xec
 800b7fe:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b800:	e00c      	b.n	800b81c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800b802:	2201      	movs	r2, #1
 800b804:	6879      	ldr	r1, [r7, #4]
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f7ff fee4 	bl	800b5d4 <_I2CRead>
 800b80c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d002      	beq.n	800b81a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b814:	23ec      	movs	r3, #236	; 0xec
 800b816:	75fb      	strb	r3, [r7, #23]
 800b818:	e000      	b.n	800b81c <VL53L0X_RdByte+0x48>
    }
done:
 800b81a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800b81c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b820:	4618      	mov	r0, r3
 800b822:	3718      	adds	r7, #24
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}

0800b828 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800b828:	b580      	push	{r7, lr}
 800b82a:	b086      	sub	sp, #24
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	460b      	mov	r3, r1
 800b832:	607a      	str	r2, [r7, #4]
 800b834:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b836:	2300      	movs	r3, #0
 800b838:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800b83a:	f107 030b 	add.w	r3, r7, #11
 800b83e:	2201      	movs	r2, #1
 800b840:	4619      	mov	r1, r3
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	f7ff fea7 	bl	800b596 <_I2CWrite>
 800b848:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d002      	beq.n	800b856 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b850:	23ec      	movs	r3, #236	; 0xec
 800b852:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b854:	e017      	b.n	800b886 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800b856:	2202      	movs	r2, #2
 800b858:	490e      	ldr	r1, [pc, #56]	; (800b894 <VL53L0X_RdWord+0x6c>)
 800b85a:	68f8      	ldr	r0, [r7, #12]
 800b85c:	f7ff feba 	bl	800b5d4 <_I2CRead>
 800b860:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b862:	693b      	ldr	r3, [r7, #16]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d002      	beq.n	800b86e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b868:	23ec      	movs	r3, #236	; 0xec
 800b86a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b86c:	e00b      	b.n	800b886 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800b86e:	4b09      	ldr	r3, [pc, #36]	; (800b894 <VL53L0X_RdWord+0x6c>)
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	b29b      	uxth	r3, r3
 800b874:	021b      	lsls	r3, r3, #8
 800b876:	b29a      	uxth	r2, r3
 800b878:	4b06      	ldr	r3, [pc, #24]	; (800b894 <VL53L0X_RdWord+0x6c>)
 800b87a:	785b      	ldrb	r3, [r3, #1]
 800b87c:	b29b      	uxth	r3, r3
 800b87e:	4413      	add	r3, r2
 800b880:	b29a      	uxth	r2, r3
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800b886:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3718      	adds	r7, #24
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	200054a0 	.word	0x200054a0

0800b898 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800b898:	b580      	push	{r7, lr}
 800b89a:	b086      	sub	sp, #24
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	607a      	str	r2, [r7, #4]
 800b8a4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800b8aa:	f107 030b 	add.w	r3, r7, #11
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	68f8      	ldr	r0, [r7, #12]
 800b8b4:	f7ff fe6f 	bl	800b596 <_I2CWrite>
 800b8b8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d002      	beq.n	800b8c6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b8c0:	23ec      	movs	r3, #236	; 0xec
 800b8c2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b8c4:	e01b      	b.n	800b8fe <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800b8c6:	2204      	movs	r2, #4
 800b8c8:	4910      	ldr	r1, [pc, #64]	; (800b90c <VL53L0X_RdDWord+0x74>)
 800b8ca:	68f8      	ldr	r0, [r7, #12]
 800b8cc:	f7ff fe82 	bl	800b5d4 <_I2CRead>
 800b8d0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d002      	beq.n	800b8de <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b8d8:	23ec      	movs	r3, #236	; 0xec
 800b8da:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b8dc:	e00f      	b.n	800b8fe <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800b8de:	4b0b      	ldr	r3, [pc, #44]	; (800b90c <VL53L0X_RdDWord+0x74>)
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	061a      	lsls	r2, r3, #24
 800b8e4:	4b09      	ldr	r3, [pc, #36]	; (800b90c <VL53L0X_RdDWord+0x74>)
 800b8e6:	785b      	ldrb	r3, [r3, #1]
 800b8e8:	041b      	lsls	r3, r3, #16
 800b8ea:	441a      	add	r2, r3
 800b8ec:	4b07      	ldr	r3, [pc, #28]	; (800b90c <VL53L0X_RdDWord+0x74>)
 800b8ee:	789b      	ldrb	r3, [r3, #2]
 800b8f0:	021b      	lsls	r3, r3, #8
 800b8f2:	4413      	add	r3, r2
 800b8f4:	4a05      	ldr	r2, [pc, #20]	; (800b90c <VL53L0X_RdDWord+0x74>)
 800b8f6:	78d2      	ldrb	r2, [r2, #3]
 800b8f8:	441a      	add	r2, r3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800b8fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b902:	4618      	mov	r0, r3
 800b904:	3718      	adds	r7, #24
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}
 800b90a:	bf00      	nop
 800b90c:	200054a0 	.word	0x200054a0

0800b910 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b918:	2300      	movs	r3, #0
 800b91a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800b91c:	2002      	movs	r0, #2
 800b91e:	f7f6 fe43 	bl	80025a8 <HAL_Delay>
    return status;
 800b922:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <threeline_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool threeline_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b082      	sub	sp, #8
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_threeline_activations_map, 1, params)) {
 800b93a:	683a      	ldr	r2, [r7, #0]
 800b93c:	2101      	movs	r1, #1
 800b93e:	484b      	ldr	r0, [pc, #300]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b940:	f000 fb7e 	bl	800c040 <ai_platform_get_activations_map>
 800b944:	4603      	mov	r3, r0
 800b946:	2b00      	cmp	r3, #0
 800b948:	f000 8086 	beq.w	800ba58 <threeline_configure_activations+0x128>
    /* Updating activations (byte) offsets */
    
    serving_default_dense_5_input0_output_array.data = AI_PTR(g_threeline_activations_map[0] + 916);
 800b94c:	4b47      	ldr	r3, [pc, #284]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f503 7365 	add.w	r3, r3, #916	; 0x394
 800b954:	4a46      	ldr	r2, [pc, #280]	; (800ba70 <threeline_configure_activations+0x140>)
 800b956:	6093      	str	r3, [r2, #8]
    serving_default_dense_5_input0_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 916);
 800b958:	4b44      	ldr	r3, [pc, #272]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f503 7365 	add.w	r3, r3, #916	; 0x394
 800b960:	4a43      	ldr	r2, [pc, #268]	; (800ba70 <threeline_configure_activations+0x140>)
 800b962:	60d3      	str	r3, [r2, #12]
    
    conversion_0_output_array.data = AI_PTR(g_threeline_activations_map[0] + 916);
 800b964:	4b41      	ldr	r3, [pc, #260]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f503 7365 	add.w	r3, r3, #916	; 0x394
 800b96c:	4a41      	ldr	r2, [pc, #260]	; (800ba74 <threeline_configure_activations+0x144>)
 800b96e:	6093      	str	r3, [r2, #8]
    conversion_0_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 916);
 800b970:	4b3e      	ldr	r3, [pc, #248]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f503 7365 	add.w	r3, r3, #916	; 0x394
 800b978:	4a3e      	ldr	r2, [pc, #248]	; (800ba74 <threeline_configure_activations+0x144>)
 800b97a:	60d3      	str	r3, [r2, #12]
    
    gemm_1_scratch0_array.data = AI_PTR(g_threeline_activations_map[0] + 952);
 800b97c:	4b3b      	ldr	r3, [pc, #236]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f503 736e 	add.w	r3, r3, #952	; 0x3b8
 800b984:	4a3c      	ldr	r2, [pc, #240]	; (800ba78 <threeline_configure_activations+0x148>)
 800b986:	6093      	str	r3, [r2, #8]
    gemm_1_scratch0_array.data_start = AI_PTR(g_threeline_activations_map[0] + 952);
 800b988:	4b38      	ldr	r3, [pc, #224]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f503 736e 	add.w	r3, r3, #952	; 0x3b8
 800b990:	4a39      	ldr	r2, [pc, #228]	; (800ba78 <threeline_configure_activations+0x148>)
 800b992:	60d3      	str	r3, [r2, #12]
    
    gemm_1_output_array.data = AI_PTR(g_threeline_activations_map[0] + 1024);
 800b994:	4b35      	ldr	r3, [pc, #212]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b99c:	4a37      	ldr	r2, [pc, #220]	; (800ba7c <threeline_configure_activations+0x14c>)
 800b99e:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 1024);
 800b9a0:	4b32      	ldr	r3, [pc, #200]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b9a8:	4a34      	ldr	r2, [pc, #208]	; (800ba7c <threeline_configure_activations+0x14c>)
 800b9aa:	60d3      	str	r3, [r2, #12]
    
    gemm_2_scratch0_array.data = AI_PTR(g_threeline_activations_map[0] + 0);
 800b9ac:	4b2f      	ldr	r3, [pc, #188]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	4a33      	ldr	r2, [pc, #204]	; (800ba80 <threeline_configure_activations+0x150>)
 800b9b2:	6093      	str	r3, [r2, #8]
    gemm_2_scratch0_array.data_start = AI_PTR(g_threeline_activations_map[0] + 0);
 800b9b4:	4b2d      	ldr	r3, [pc, #180]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	4a31      	ldr	r2, [pc, #196]	; (800ba80 <threeline_configure_activations+0x150>)
 800b9ba:	60d3      	str	r3, [r2, #12]
    
    gemm_2_output_array.data = AI_PTR(g_threeline_activations_map[0] + 1536);
 800b9bc:	4b2b      	ldr	r3, [pc, #172]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800b9c4:	4a2f      	ldr	r2, [pc, #188]	; (800ba84 <threeline_configure_activations+0x154>)
 800b9c6:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 1536);
 800b9c8:	4b28      	ldr	r3, [pc, #160]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800b9d0:	4a2c      	ldr	r2, [pc, #176]	; (800ba84 <threeline_configure_activations+0x154>)
 800b9d2:	60d3      	str	r3, [r2, #12]
    
    gemm_3_scratch0_array.data = AI_PTR(g_threeline_activations_map[0] + 0);
 800b9d4:	4b25      	ldr	r3, [pc, #148]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	4a2b      	ldr	r2, [pc, #172]	; (800ba88 <threeline_configure_activations+0x158>)
 800b9da:	6093      	str	r3, [r2, #8]
    gemm_3_scratch0_array.data_start = AI_PTR(g_threeline_activations_map[0] + 0);
 800b9dc:	4b23      	ldr	r3, [pc, #140]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a29      	ldr	r2, [pc, #164]	; (800ba88 <threeline_configure_activations+0x158>)
 800b9e2:	60d3      	str	r3, [r2, #12]
    
    gemm_3_output_array.data = AI_PTR(g_threeline_activations_map[0] + 256);
 800b9e4:	4b21      	ldr	r3, [pc, #132]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800b9ec:	4a27      	ldr	r2, [pc, #156]	; (800ba8c <threeline_configure_activations+0x15c>)
 800b9ee:	6093      	str	r3, [r2, #8]
    gemm_3_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 256);
 800b9f0:	4b1e      	ldr	r3, [pc, #120]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800b9f8:	4a24      	ldr	r2, [pc, #144]	; (800ba8c <threeline_configure_activations+0x15c>)
 800b9fa:	60d3      	str	r3, [r2, #12]
    
    gemm_4_scratch0_array.data = AI_PTR(g_threeline_activations_map[0] + 0);
 800b9fc:	4b1b      	ldr	r3, [pc, #108]	; (800ba6c <threeline_configure_activations+0x13c>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	4a23      	ldr	r2, [pc, #140]	; (800ba90 <threeline_configure_activations+0x160>)
 800ba02:	6093      	str	r3, [r2, #8]
    gemm_4_scratch0_array.data_start = AI_PTR(g_threeline_activations_map[0] + 0);
 800ba04:	4b19      	ldr	r3, [pc, #100]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	4a21      	ldr	r2, [pc, #132]	; (800ba90 <threeline_configure_activations+0x160>)
 800ba0a:	60d3      	str	r3, [r2, #12]
    
    gemm_4_output_array.data = AI_PTR(g_threeline_activations_map[0] + 128);
 800ba0c:	4b17      	ldr	r3, [pc, #92]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	3380      	adds	r3, #128	; 0x80
 800ba12:	4a20      	ldr	r2, [pc, #128]	; (800ba94 <threeline_configure_activations+0x164>)
 800ba14:	6093      	str	r3, [r2, #8]
    gemm_4_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 128);
 800ba16:	4b15      	ldr	r3, [pc, #84]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	3380      	adds	r3, #128	; 0x80
 800ba1c:	4a1d      	ldr	r2, [pc, #116]	; (800ba94 <threeline_configure_activations+0x164>)
 800ba1e:	60d3      	str	r3, [r2, #12]
    
    gemm_5_scratch0_array.data = AI_PTR(g_threeline_activations_map[0] + 0);
 800ba20:	4b12      	ldr	r3, [pc, #72]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	4a1c      	ldr	r2, [pc, #112]	; (800ba98 <threeline_configure_activations+0x168>)
 800ba26:	6093      	str	r3, [r2, #8]
    gemm_5_scratch0_array.data_start = AI_PTR(g_threeline_activations_map[0] + 0);
 800ba28:	4b10      	ldr	r3, [pc, #64]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a1a      	ldr	r2, [pc, #104]	; (800ba98 <threeline_configure_activations+0x168>)
 800ba2e:	60d3      	str	r3, [r2, #12]
    
    gemm_5_output_array.data = AI_PTR(g_threeline_activations_map[0] + 192);
 800ba30:	4b0e      	ldr	r3, [pc, #56]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	33c0      	adds	r3, #192	; 0xc0
 800ba36:	4a19      	ldr	r2, [pc, #100]	; (800ba9c <threeline_configure_activations+0x16c>)
 800ba38:	6093      	str	r3, [r2, #8]
    gemm_5_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 192);
 800ba3a:	4b0c      	ldr	r3, [pc, #48]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	33c0      	adds	r3, #192	; 0xc0
 800ba40:	4a16      	ldr	r2, [pc, #88]	; (800ba9c <threeline_configure_activations+0x16c>)
 800ba42:	60d3      	str	r3, [r2, #12]
    
    conversion_6_output_array.data = AI_PTR(g_threeline_activations_map[0] + 0);
 800ba44:	4b09      	ldr	r3, [pc, #36]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a15      	ldr	r2, [pc, #84]	; (800baa0 <threeline_configure_activations+0x170>)
 800ba4a:	6093      	str	r3, [r2, #8]
    conversion_6_output_array.data_start = AI_PTR(g_threeline_activations_map[0] + 0);
 800ba4c:	4b07      	ldr	r3, [pc, #28]	; (800ba6c <threeline_configure_activations+0x13c>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4a13      	ldr	r2, [pc, #76]	; (800baa0 <threeline_configure_activations+0x170>)
 800ba52:	60d3      	str	r3, [r2, #12]
    
    return true;
 800ba54:	2301      	movs	r3, #1
 800ba56:	e005      	b.n	800ba64 <threeline_configure_activations+0x134>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800ba58:	2213      	movs	r2, #19
 800ba5a:	2130      	movs	r1, #48	; 0x30
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f000 fc6d 	bl	800c33c <ai_platform_network_set_error>
  return false;
 800ba62:	2300      	movs	r3, #0
}
 800ba64:	4618      	mov	r0, r3
 800ba66:	3708      	adds	r7, #8
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}
 800ba6c:	200054e0 	.word	0x200054e0
 800ba70:	20000524 	.word	0x20000524
 800ba74:	20000534 	.word	0x20000534
 800ba78:	200004d4 	.word	0x200004d4
 800ba7c:	20000544 	.word	0x20000544
 800ba80:	200004e4 	.word	0x200004e4
 800ba84:	20000554 	.word	0x20000554
 800ba88:	200004f4 	.word	0x200004f4
 800ba8c:	20000564 	.word	0x20000564
 800ba90:	20000504 	.word	0x20000504
 800ba94:	20000574 	.word	0x20000574
 800ba98:	20000514 	.word	0x20000514
 800ba9c:	20000414 	.word	0x20000414
 800baa0:	20000424 	.word	0x20000424

0800baa4 <threeline_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool threeline_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b082      	sub	sp, #8
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
 800baac:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_threeline_weights_map, 1, params)) {
 800baae:	683a      	ldr	r2, [r7, #0]
 800bab0:	2101      	movs	r1, #1
 800bab2:	4861      	ldr	r0, [pc, #388]	; (800bc38 <threeline_configure_weights+0x194>)
 800bab4:	f000 fa6c 	bl	800bf90 <ai_platform_get_weights_map>
 800bab8:	4603      	mov	r3, r0
 800baba:	2b00      	cmp	r3, #0
 800babc:	f000 80b2 	beq.w	800bc24 <threeline_configure_weights+0x180>
    /* Updating weights (byte) offsets */
    
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800bac0:	4b5e      	ldr	r3, [pc, #376]	; (800bc3c <threeline_configure_weights+0x198>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bac8:	4a5c      	ldr	r2, [pc, #368]	; (800bc3c <threeline_configure_weights+0x198>)
 800baca:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_threeline_weights_map[0] + 0);
 800bacc:	4b5a      	ldr	r3, [pc, #360]	; (800bc38 <threeline_configure_weights+0x194>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4a5a      	ldr	r2, [pc, #360]	; (800bc3c <threeline_configure_weights+0x198>)
 800bad2:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_threeline_weights_map[0] + 0);
 800bad4:	4b58      	ldr	r3, [pc, #352]	; (800bc38 <threeline_configure_weights+0x194>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a58      	ldr	r2, [pc, #352]	; (800bc3c <threeline_configure_weights+0x198>)
 800bada:	60d3      	str	r3, [r2, #12]
    
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800badc:	4b58      	ldr	r3, [pc, #352]	; (800bc40 <threeline_configure_weights+0x19c>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bae4:	4a56      	ldr	r2, [pc, #344]	; (800bc40 <threeline_configure_weights+0x19c>)
 800bae6:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_threeline_weights_map[0] + 18432);
 800bae8:	4b53      	ldr	r3, [pc, #332]	; (800bc38 <threeline_configure_weights+0x194>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800baf0:	4a53      	ldr	r2, [pc, #332]	; (800bc40 <threeline_configure_weights+0x19c>)
 800baf2:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_threeline_weights_map[0] + 18432);
 800baf4:	4b50      	ldr	r3, [pc, #320]	; (800bc38 <threeline_configure_weights+0x194>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800bafc:	4a50      	ldr	r2, [pc, #320]	; (800bc40 <threeline_configure_weights+0x19c>)
 800bafe:	60d3      	str	r3, [r2, #12]
    
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 800bb00:	4b50      	ldr	r3, [pc, #320]	; (800bc44 <threeline_configure_weights+0x1a0>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb08:	4a4e      	ldr	r2, [pc, #312]	; (800bc44 <threeline_configure_weights+0x1a0>)
 800bb0a:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_threeline_weights_map[0] + 20480);
 800bb0c:	4b4a      	ldr	r3, [pc, #296]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f503 43a0 	add.w	r3, r3, #20480	; 0x5000
 800bb14:	4a4b      	ldr	r2, [pc, #300]	; (800bc44 <threeline_configure_weights+0x1a0>)
 800bb16:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_threeline_weights_map[0] + 20480);
 800bb18:	4b47      	ldr	r3, [pc, #284]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f503 43a0 	add.w	r3, r3, #20480	; 0x5000
 800bb20:	4a48      	ldr	r2, [pc, #288]	; (800bc44 <threeline_configure_weights+0x1a0>)
 800bb22:	60d3      	str	r3, [r2, #12]
    
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 800bb24:	4b48      	ldr	r3, [pc, #288]	; (800bc48 <threeline_configure_weights+0x1a4>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb2c:	4a46      	ldr	r2, [pc, #280]	; (800bc48 <threeline_configure_weights+0x1a4>)
 800bb2e:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_threeline_weights_map[0] + 86016);
 800bb30:	4b41      	ldr	r3, [pc, #260]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800bb38:	4a43      	ldr	r2, [pc, #268]	; (800bc48 <threeline_configure_weights+0x1a4>)
 800bb3a:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_threeline_weights_map[0] + 86016);
 800bb3c:	4b3e      	ldr	r3, [pc, #248]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800bb44:	4a40      	ldr	r2, [pc, #256]	; (800bc48 <threeline_configure_weights+0x1a4>)
 800bb46:	60d3      	str	r3, [r2, #12]
    
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
 800bb48:	4b40      	ldr	r3, [pc, #256]	; (800bc4c <threeline_configure_weights+0x1a8>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb50:	4a3e      	ldr	r2, [pc, #248]	; (800bc4c <threeline_configure_weights+0x1a8>)
 800bb52:	6013      	str	r3, [r2, #0]
    gemm_3_weights_array.data = AI_PTR(g_threeline_weights_map[0] + 86528);
 800bb54:	4b38      	ldr	r3, [pc, #224]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 800bb5c:	4a3b      	ldr	r2, [pc, #236]	; (800bc4c <threeline_configure_weights+0x1a8>)
 800bb5e:	6093      	str	r3, [r2, #8]
    gemm_3_weights_array.data_start = AI_PTR(g_threeline_weights_map[0] + 86528);
 800bb60:	4b35      	ldr	r3, [pc, #212]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f503 33a9 	add.w	r3, r3, #86528	; 0x15200
 800bb68:	4a38      	ldr	r2, [pc, #224]	; (800bc4c <threeline_configure_weights+0x1a8>)
 800bb6a:	60d3      	str	r3, [r2, #12]
    
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 800bb6c:	4b38      	ldr	r3, [pc, #224]	; (800bc50 <threeline_configure_weights+0x1ac>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb74:	4a36      	ldr	r2, [pc, #216]	; (800bc50 <threeline_configure_weights+0x1ac>)
 800bb76:	6013      	str	r3, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_threeline_weights_map[0] + 94720);
 800bb78:	4b2f      	ldr	r3, [pc, #188]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f503 33b9 	add.w	r3, r3, #94720	; 0x17200
 800bb80:	4a33      	ldr	r2, [pc, #204]	; (800bc50 <threeline_configure_weights+0x1ac>)
 800bb82:	6093      	str	r3, [r2, #8]
    gemm_3_bias_array.data_start = AI_PTR(g_threeline_weights_map[0] + 94720);
 800bb84:	4b2c      	ldr	r3, [pc, #176]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f503 33b9 	add.w	r3, r3, #94720	; 0x17200
 800bb8c:	4a30      	ldr	r2, [pc, #192]	; (800bc50 <threeline_configure_weights+0x1ac>)
 800bb8e:	60d3      	str	r3, [r2, #12]
    
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 800bb90:	4b30      	ldr	r3, [pc, #192]	; (800bc54 <threeline_configure_weights+0x1b0>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bb98:	4a2e      	ldr	r2, [pc, #184]	; (800bc54 <threeline_configure_weights+0x1b0>)
 800bb9a:	6013      	str	r3, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_threeline_weights_map[0] + 94976);
 800bb9c:	4b26      	ldr	r3, [pc, #152]	; (800bc38 <threeline_configure_weights+0x194>)
 800bb9e:	681a      	ldr	r2, [r3, #0]
 800bba0:	4b2d      	ldr	r3, [pc, #180]	; (800bc58 <threeline_configure_weights+0x1b4>)
 800bba2:	4413      	add	r3, r2
 800bba4:	4a2b      	ldr	r2, [pc, #172]	; (800bc54 <threeline_configure_weights+0x1b0>)
 800bba6:	6093      	str	r3, [r2, #8]
    gemm_4_weights_array.data_start = AI_PTR(g_threeline_weights_map[0] + 94976);
 800bba8:	4b23      	ldr	r3, [pc, #140]	; (800bc38 <threeline_configure_weights+0x194>)
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	4b2a      	ldr	r3, [pc, #168]	; (800bc58 <threeline_configure_weights+0x1b4>)
 800bbae:	4413      	add	r3, r2
 800bbb0:	4a28      	ldr	r2, [pc, #160]	; (800bc54 <threeline_configure_weights+0x1b0>)
 800bbb2:	60d3      	str	r3, [r2, #12]
    
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 800bbb4:	4b29      	ldr	r3, [pc, #164]	; (800bc5c <threeline_configure_weights+0x1b8>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bbbc:	4a27      	ldr	r2, [pc, #156]	; (800bc5c <threeline_configure_weights+0x1b8>)
 800bbbe:	6013      	str	r3, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_threeline_weights_map[0] + 99072);
 800bbc0:	4b1d      	ldr	r3, [pc, #116]	; (800bc38 <threeline_configure_weights+0x194>)
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	4b26      	ldr	r3, [pc, #152]	; (800bc60 <threeline_configure_weights+0x1bc>)
 800bbc6:	4413      	add	r3, r2
 800bbc8:	4a24      	ldr	r2, [pc, #144]	; (800bc5c <threeline_configure_weights+0x1b8>)
 800bbca:	6093      	str	r3, [r2, #8]
    gemm_4_bias_array.data_start = AI_PTR(g_threeline_weights_map[0] + 99072);
 800bbcc:	4b1a      	ldr	r3, [pc, #104]	; (800bc38 <threeline_configure_weights+0x194>)
 800bbce:	681a      	ldr	r2, [r3, #0]
 800bbd0:	4b23      	ldr	r3, [pc, #140]	; (800bc60 <threeline_configure_weights+0x1bc>)
 800bbd2:	4413      	add	r3, r2
 800bbd4:	4a21      	ldr	r2, [pc, #132]	; (800bc5c <threeline_configure_weights+0x1b8>)
 800bbd6:	60d3      	str	r3, [r2, #12]
    
    gemm_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800bbd8:	4b22      	ldr	r3, [pc, #136]	; (800bc64 <threeline_configure_weights+0x1c0>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bbe0:	4a20      	ldr	r2, [pc, #128]	; (800bc64 <threeline_configure_weights+0x1c0>)
 800bbe2:	6013      	str	r3, [r2, #0]
    gemm_5_weights_array.data = AI_PTR(g_threeline_weights_map[0] + 99328);
 800bbe4:	4b14      	ldr	r3, [pc, #80]	; (800bc38 <threeline_configure_weights+0x194>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f503 33c2 	add.w	r3, r3, #99328	; 0x18400
 800bbec:	4a1d      	ldr	r2, [pc, #116]	; (800bc64 <threeline_configure_weights+0x1c0>)
 800bbee:	6093      	str	r3, [r2, #8]
    gemm_5_weights_array.data_start = AI_PTR(g_threeline_weights_map[0] + 99328);
 800bbf0:	4b11      	ldr	r3, [pc, #68]	; (800bc38 <threeline_configure_weights+0x194>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f503 33c2 	add.w	r3, r3, #99328	; 0x18400
 800bbf8:	4a1a      	ldr	r2, [pc, #104]	; (800bc64 <threeline_configure_weights+0x1c0>)
 800bbfa:	60d3      	str	r3, [r2, #12]
    
    gemm_5_bias_array.format |= AI_FMT_FLAG_CONST;
 800bbfc:	4b1a      	ldr	r3, [pc, #104]	; (800bc68 <threeline_configure_weights+0x1c4>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bc04:	4a18      	ldr	r2, [pc, #96]	; (800bc68 <threeline_configure_weights+0x1c4>)
 800bc06:	6013      	str	r3, [r2, #0]
    gemm_5_bias_array.data = AI_PTR(g_threeline_weights_map[0] + 99584);
 800bc08:	4b0b      	ldr	r3, [pc, #44]	; (800bc38 <threeline_configure_weights+0x194>)
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	4b17      	ldr	r3, [pc, #92]	; (800bc6c <threeline_configure_weights+0x1c8>)
 800bc0e:	4413      	add	r3, r2
 800bc10:	4a15      	ldr	r2, [pc, #84]	; (800bc68 <threeline_configure_weights+0x1c4>)
 800bc12:	6093      	str	r3, [r2, #8]
    gemm_5_bias_array.data_start = AI_PTR(g_threeline_weights_map[0] + 99584);
 800bc14:	4b08      	ldr	r3, [pc, #32]	; (800bc38 <threeline_configure_weights+0x194>)
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	4b14      	ldr	r3, [pc, #80]	; (800bc6c <threeline_configure_weights+0x1c8>)
 800bc1a:	4413      	add	r3, r2
 800bc1c:	4a12      	ldr	r2, [pc, #72]	; (800bc68 <threeline_configure_weights+0x1c4>)
 800bc1e:	60d3      	str	r3, [r2, #12]
    
    return true;
 800bc20:	2301      	movs	r3, #1
 800bc22:	e005      	b.n	800bc30 <threeline_configure_weights+0x18c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800bc24:	2212      	movs	r2, #18
 800bc26:	2130      	movs	r1, #48	; 0x30
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 fb87 	bl	800c33c <ai_platform_network_set_error>
  return false;
 800bc2e:	2300      	movs	r3, #0
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3708      	adds	r7, #8
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}
 800bc38:	200054e4 	.word	0x200054e4
 800bc3c:	20000434 	.word	0x20000434
 800bc40:	20000444 	.word	0x20000444
 800bc44:	20000454 	.word	0x20000454
 800bc48:	20000464 	.word	0x20000464
 800bc4c:	20000474 	.word	0x20000474
 800bc50:	20000484 	.word	0x20000484
 800bc54:	20000494 	.word	0x20000494
 800bc58:	00017300 	.word	0x00017300
 800bc5c:	200004a4 	.word	0x200004a4
 800bc60:	00018300 	.word	0x00018300
 800bc64:	200004b4 	.word	0x200004b4
 800bc68:	200004c4 	.word	0x200004c4
 800bc6c:	00018500 	.word	0x00018500

0800bc70 <ai_threeline_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_threeline_get_error(ai_handle network)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 fa53 	bl	800c124 <ai_platform_network_get_error>
 800bc7e:	4603      	mov	r3, r0
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3708      	adds	r7, #8
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <ai_threeline_create>:

AI_API_ENTRY
ai_error ai_threeline_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b084      	sub	sp, #16
 800bc8c:	af02      	add	r7, sp, #8
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800bc92:	2300      	movs	r3, #0
 800bc94:	9301      	str	r3, [sp, #4]
 800bc96:	2305      	movs	r3, #5
 800bc98:	9300      	str	r3, [sp, #0]
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	4a04      	ldr	r2, [pc, #16]	; (800bcb0 <ai_threeline_create+0x28>)
 800bc9e:	6839      	ldr	r1, [r7, #0]
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f000 fe65 	bl	800c970 <ai_platform_network_create>
 800bca6:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	3708      	adds	r7, #8
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd80      	pop	{r7, pc}
 800bcb0:	20000e08 	.word	0x20000e08

0800bcb4 <ai_threeline_create_and_init>:

AI_API_ENTRY
ai_error ai_threeline_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b096      	sub	sp, #88	; 0x58
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	60f8      	str	r0, [r7, #12]
 800bcbc:	60b9      	str	r1, [r7, #8]
 800bcbe:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_threeline_create(network, AI_THREELINE_DATA_CONFIG);
 800bcc0:	2100      	movs	r1, #0
 800bcc2:	68f8      	ldr	r0, [r7, #12]
 800bcc4:	f7ff ffe0 	bl	800bc88 <ai_threeline_create>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 800bccc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d001      	beq.n	800bcd8 <ai_threeline_create_and_init+0x24>
        return err;
 800bcd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bcd6:	e05d      	b.n	800bd94 <ai_threeline_create_and_init+0xe0>
    if (ai_threeline_data_params_get(&params) != true) {
 800bcd8:	f107 0314 	add.w	r3, r7, #20
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f000 f8dd 	bl	800be9c <ai_threeline_data_params_get>
 800bce2:	4603      	mov	r3, r0
 800bce4:	f083 0301 	eor.w	r3, r3, #1
 800bce8:	b2db      	uxtb	r3, r3
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d008      	beq.n	800bd00 <ai_threeline_create_and_init+0x4c>
        err = ai_threeline_get_error(*network);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7ff ffbc 	bl	800bc70 <ai_threeline_get_error>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 800bcfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bcfe:	e049      	b.n	800bd94 <ai_threeline_create_and_init+0xe0>
    }
#if defined(AI_THREELINE_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d016      	beq.n	800bd34 <ai_threeline_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 800bd06:	2300      	movs	r3, #0
 800bd08:	657b      	str	r3, [r7, #84]	; 0x54
 800bd0a:	e00e      	b.n	800bd2a <ai_threeline_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 800bd0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	68ba      	ldr	r2, [r7, #8]
 800bd14:	4413      	add	r3, r2
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	f107 0314 	add.w	r3, r7, #20
 800bd1c:	330c      	adds	r3, #12
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f000 f922 	bl	800bf68 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 800bd24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd26:	3301      	adds	r3, #1
 800bd28:	657b      	str	r3, [r7, #84]	; 0x54
 800bd2a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bd30:	4293      	cmp	r3, r2
 800bd32:	dbeb      	blt.n	800bd0c <ai_threeline_create_and_init+0x58>
    }
#endif
#if defined(AI_THREELINE_DATA_WEIGHTS_COUNT)
    if (weights) {
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d016      	beq.n	800bd68 <ai_threeline_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	653b      	str	r3, [r7, #80]	; 0x50
 800bd3e:	e00e      	b.n	800bd5e <ai_threeline_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800bd40:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd44:	009b      	lsls	r3, r3, #2
 800bd46:	687a      	ldr	r2, [r7, #4]
 800bd48:	4413      	add	r3, r2
 800bd4a:	681a      	ldr	r2, [r3, #0]
 800bd4c:	f107 0314 	add.w	r3, r7, #20
 800bd50:	3304      	adds	r3, #4
 800bd52:	4618      	mov	r0, r3
 800bd54:	f000 f908 	bl	800bf68 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 800bd58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	653b      	str	r3, [r7, #80]	; 0x50
 800bd5e:	8b7b      	ldrh	r3, [r7, #26]
 800bd60:	461a      	mov	r2, r3
 800bd62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd64:	4293      	cmp	r3, r2
 800bd66:	dbeb      	blt.n	800bd40 <ai_threeline_create_and_init+0x8c>
    }
#endif
    if (ai_threeline_init(*network, &params) != true) {
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f107 0214 	add.w	r2, r7, #20
 800bd70:	4611      	mov	r1, r2
 800bd72:	4618      	mov	r0, r3
 800bd74:	f000 f846 	bl	800be04 <ai_threeline_init>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	f083 0301 	eor.w	r3, r3, #1
 800bd7e:	b2db      	uxtb	r3, r3
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d006      	beq.n	800bd92 <ai_threeline_create_and_init+0xde>
        err = ai_threeline_get_error(*network);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f7ff ff71 	bl	800bc70 <ai_threeline_get_error>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 800bd92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3758      	adds	r7, #88	; 0x58
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <ai_threeline_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_threeline_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b082      	sub	sp, #8
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d104      	bne.n	800bdb6 <ai_threeline_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800bdac:	4b06      	ldr	r3, [pc, #24]	; (800bdc8 <ai_threeline_inputs_get+0x2c>)
 800bdae:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	4a06      	ldr	r2, [pc, #24]	; (800bdcc <ai_threeline_inputs_get+0x30>)
 800bdb4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800bdb6:	6839      	ldr	r1, [r7, #0]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 fac5 	bl	800c348 <ai_platform_inputs_get>
 800bdbe:	4603      	mov	r3, r0
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3708      	adds	r7, #8
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}
 800bdc8:	20000e08 	.word	0x20000e08
 800bdcc:	a1c00100 	.word	0xa1c00100

0800bdd0 <ai_threeline_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_threeline_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b082      	sub	sp, #8
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d104      	bne.n	800bdea <ai_threeline_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800bde0:	4b06      	ldr	r3, [pc, #24]	; (800bdfc <ai_threeline_outputs_get+0x2c>)
 800bde2:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	4a06      	ldr	r2, [pc, #24]	; (800be00 <ai_threeline_outputs_get+0x30>)
 800bde8:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800bdea:	6839      	ldr	r1, [r7, #0]
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f000 fc37 	bl	800c660 <ai_platform_outputs_get>
 800bdf2:	4603      	mov	r3, r0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3708      	adds	r7, #8
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}
 800bdfc:	20000e08 	.word	0x20000e08
 800be00:	a1c00100 	.word	0xa1c00100

0800be04 <ai_threeline_init>:
}

AI_API_ENTRY
ai_bool ai_threeline_init(
  ai_handle network, const ai_network_params* params)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800be0e:	6839      	ldr	r1, [r7, #0]
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f000 ff87 	bl	800cd24 <ai_platform_network_init>
 800be16:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d101      	bne.n	800be22 <ai_threeline_init+0x1e>
 800be1e:	2300      	movs	r3, #0
 800be20:	e028      	b.n	800be74 <ai_threeline_init+0x70>

  ai_bool ok = true;
 800be22:	2301      	movs	r3, #1
 800be24:	72fb      	strb	r3, [r7, #11]
  ok &= threeline_configure_weights(net_ctx, params);
 800be26:	6839      	ldr	r1, [r7, #0]
 800be28:	68f8      	ldr	r0, [r7, #12]
 800be2a:	f7ff fe3b 	bl	800baa4 <threeline_configure_weights>
 800be2e:	4603      	mov	r3, r0
 800be30:	461a      	mov	r2, r3
 800be32:	7afb      	ldrb	r3, [r7, #11]
 800be34:	4013      	ands	r3, r2
 800be36:	2b00      	cmp	r3, #0
 800be38:	bf14      	ite	ne
 800be3a:	2301      	movne	r3, #1
 800be3c:	2300      	moveq	r3, #0
 800be3e:	72fb      	strb	r3, [r7, #11]
  ok &= threeline_configure_activations(net_ctx, params);
 800be40:	6839      	ldr	r1, [r7, #0]
 800be42:	68f8      	ldr	r0, [r7, #12]
 800be44:	f7ff fd74 	bl	800b930 <threeline_configure_activations>
 800be48:	4603      	mov	r3, r0
 800be4a:	461a      	mov	r2, r3
 800be4c:	7afb      	ldrb	r3, [r7, #11]
 800be4e:	4013      	ands	r3, r2
 800be50:	2b00      	cmp	r3, #0
 800be52:	bf14      	ite	ne
 800be54:	2301      	movne	r3, #1
 800be56:	2300      	moveq	r3, #0
 800be58:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f001 f8fe 	bl	800d05c <ai_platform_network_post_init>
 800be60:	4603      	mov	r3, r0
 800be62:	461a      	mov	r2, r3
 800be64:	7afb      	ldrb	r3, [r7, #11]
 800be66:	4013      	ands	r3, r2
 800be68:	2b00      	cmp	r3, #0
 800be6a:	bf14      	ite	ne
 800be6c:	2301      	movne	r3, #1
 800be6e:	2300      	moveq	r3, #0
 800be70:	72fb      	strb	r3, [r7, #11]

  return ok;
 800be72:	7afb      	ldrb	r3, [r7, #11]
}
 800be74:	4618      	mov	r0, r3
 800be76:	3710      	adds	r7, #16
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <ai_threeline_run>:


AI_API_ENTRY
ai_i32 ai_threeline_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	60b9      	str	r1, [r7, #8]
 800be86:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800be88:	687a      	ldr	r2, [r7, #4]
 800be8a:	68b9      	ldr	r1, [r7, #8]
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f001 fa0f 	bl	800d2b0 <ai_platform_network_process>
 800be92:	4603      	mov	r3, r0
}
 800be94:	4618      	mov	r0, r3
 800be96:	3710      	adds	r7, #16
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <ai_threeline_data_params_get>:
 * @ingroup threeline_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_threeline_data_params_get(ai_network_params* params)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b086      	sub	sp, #24
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d101      	bne.n	800beae <ai_threeline_data_params_get+0x12>
 800beaa:	2300      	movs	r3, #0
 800beac:	e016      	b.n	800bedc <ai_threeline_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800beae:	4a0d      	ldr	r2, [pc, #52]	; (800bee4 <ai_threeline_data_params_get+0x48>)
 800beb0:	f107 0310 	add.w	r3, r7, #16
 800beb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800beb8:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_THREELINE_DATA_ACTIVATIONS_COUNT, g_threeline_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800bebc:	4a0a      	ldr	r2, [pc, #40]	; (800bee8 <ai_threeline_data_params_get+0x4c>)
 800bebe:	f107 0308 	add.w	r3, r7, #8
 800bec2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bec6:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_THREELINE_DATA_WEIGHTS_COUNT, g_threeline_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800beca:	f107 0210 	add.w	r2, r7, #16
 800bece:	f107 0308 	add.w	r3, r7, #8
 800bed2:	4619      	mov	r1, r3
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f000 f90b 	bl	800c0f0 <ai_platform_bind_network_params>
 800beda:	4603      	mov	r3, r0
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3718      	adds	r7, #24
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	080125c4 	.word	0x080125c4
 800bee8:	080125cc 	.word	0x080125cc

0800beec <ai_buffer_get_size>:
 800beec:	b368      	cbz	r0, 800bf4a <ai_buffer_get_size+0x5e>
 800beee:	4b17      	ldr	r3, [pc, #92]	; (800bf4c <ai_buffer_get_size+0x60>)
 800bef0:	4a17      	ldr	r2, [pc, #92]	; (800bf50 <ai_buffer_get_size+0x64>)
 800bef2:	b410      	push	{r4}
 800bef4:	6804      	ldr	r4, [r0, #0]
 800bef6:	4023      	ands	r3, r4
 800bef8:	4293      	cmp	r3, r2
 800befa:	d123      	bne.n	800bf44 <ai_buffer_get_size+0x58>
 800befc:	b311      	cbz	r1, 800bf44 <ai_buffer_get_size+0x58>
 800befe:	6984      	ldr	r4, [r0, #24]
 800bf00:	6862      	ldr	r2, [r4, #4]
 800bf02:	321f      	adds	r2, #31
 800bf04:	f022 021f 	bic.w	r2, r2, #31
 800bf08:	7d03      	ldrb	r3, [r0, #20]
 800bf0a:	6941      	ldr	r1, [r0, #20]
 800bf0c:	f1a3 0301 	sub.w	r3, r3, #1
 800bf10:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800bf14:	fab3 f383 	clz	r3, r3
 800bf18:	095b      	lsrs	r3, r3, #5
 800bf1a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800bf1e:	da0c      	bge.n	800bf3a <ai_buffer_get_size+0x4e>
 800bf20:	2b01      	cmp	r3, #1
 800bf22:	d103      	bne.n	800bf2c <ai_buffer_get_size+0x40>
 800bf24:	2802      	cmp	r0, #2
 800bf26:	f04f 0302 	mov.w	r3, #2
 800bf2a:	d006      	beq.n	800bf3a <ai_buffer_get_size+0x4e>
 800bf2c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800bf30:	3301      	adds	r3, #1
 800bf32:	4298      	cmp	r0, r3
 800bf34:	fb01 f202 	mul.w	r2, r1, r2
 800bf38:	d1f2      	bne.n	800bf20 <ai_buffer_get_size+0x34>
 800bf3a:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800bf3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf42:	4770      	bx	lr
 800bf44:	6984      	ldr	r4, [r0, #24]
 800bf46:	6862      	ldr	r2, [r4, #4]
 800bf48:	e7de      	b.n	800bf08 <ai_buffer_get_size+0x1c>
 800bf4a:	4770      	bx	lr
 800bf4c:	017fffff 	.word	0x017fffff
 800bf50:	000400c0 	.word	0x000400c0

0800bf54 <ai_buffer_array_sane>:
 800bf54:	b138      	cbz	r0, 800bf66 <ai_buffer_array_sane+0x12>
 800bf56:	6843      	ldr	r3, [r0, #4]
 800bf58:	b123      	cbz	r3, 800bf64 <ai_buffer_array_sane+0x10>
 800bf5a:	8840      	ldrh	r0, [r0, #2]
 800bf5c:	3800      	subs	r0, #0
 800bf5e:	bf18      	it	ne
 800bf60:	2001      	movne	r0, #1
 800bf62:	4770      	bx	lr
 800bf64:	4618      	mov	r0, r3
 800bf66:	4770      	bx	lr

0800bf68 <ai_buffer_array_item_set_address>:
 800bf68:	b150      	cbz	r0, 800bf80 <ai_buffer_array_item_set_address+0x18>
 800bf6a:	6843      	ldr	r3, [r0, #4]
 800bf6c:	b14b      	cbz	r3, 800bf82 <ai_buffer_array_item_set_address+0x1a>
 800bf6e:	8840      	ldrh	r0, [r0, #2]
 800bf70:	b900      	cbnz	r0, 800bf74 <ai_buffer_array_item_set_address+0xc>
 800bf72:	4770      	bx	lr
 800bf74:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bf78:	2001      	movs	r0, #1
 800bf7a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800bf7e:	604a      	str	r2, [r1, #4]
 800bf80:	4770      	bx	lr
 800bf82:	4618      	mov	r0, r3
 800bf84:	4770      	bx	lr
 800bf86:	bf00      	nop

0800bf88 <_ai_platform_acquire_crc>:
 800bf88:	2001      	movs	r0, #1
 800bf8a:	4770      	bx	lr

0800bf8c <_ai_platform_release_crc>:
 800bf8c:	4770      	bx	lr
 800bf8e:	bf00      	nop

0800bf90 <ai_platform_get_weights_map>:
 800bf90:	2900      	cmp	r1, #0
 800bf92:	bf18      	it	ne
 800bf94:	2800      	cmpne	r0, #0
 800bf96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf98:	bf0c      	ite	eq
 800bf9a:	2401      	moveq	r4, #1
 800bf9c:	2400      	movne	r4, #0
 800bf9e:	2a00      	cmp	r2, #0
 800bfa0:	bf08      	it	eq
 800bfa2:	f044 0401 	orreq.w	r4, r4, #1
 800bfa6:	b114      	cbz	r4, 800bfae <ai_platform_get_weights_map+0x1e>
 800bfa8:	2400      	movs	r4, #0
 800bfaa:	4620      	mov	r0, r4
 800bfac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfae:	4616      	mov	r6, r2
 800bfb0:	4b22      	ldr	r3, [pc, #136]	; (800c03c <ai_platform_get_weights_map+0xac>)
 800bfb2:	6812      	ldr	r2, [r2, #0]
 800bfb4:	4605      	mov	r5, r0
 800bfb6:	460f      	mov	r7, r1
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d022      	beq.n	800c002 <ai_platform_get_weights_map+0x72>
 800bfbc:	6870      	ldr	r0, [r6, #4]
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	d0f2      	beq.n	800bfa8 <ai_platform_get_weights_map+0x18>
 800bfc2:	6806      	ldr	r6, [r0, #0]
 800bfc4:	429e      	cmp	r6, r3
 800bfc6:	d006      	beq.n	800bfd6 <ai_platform_get_weights_map+0x46>
 800bfc8:	f1a1 0401 	sub.w	r4, r1, #1
 800bfcc:	6028      	str	r0, [r5, #0]
 800bfce:	fab4 f484 	clz	r4, r4
 800bfd2:	0964      	lsrs	r4, r4, #5
 800bfd4:	e7e9      	b.n	800bfaa <ai_platform_get_weights_map+0x1a>
 800bfd6:	3d04      	subs	r5, #4
 800bfd8:	4602      	mov	r2, r0
 800bfda:	4621      	mov	r1, r4
 800bfdc:	e000      	b.n	800bfe0 <ai_platform_get_weights_map+0x50>
 800bfde:	4619      	mov	r1, r3
 800bfe0:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800bfe4:	42b3      	cmp	r3, r6
 800bfe6:	d025      	beq.n	800c034 <ai_platform_get_weights_map+0xa4>
 800bfe8:	f845 3f04 	str.w	r3, [r5, #4]!
 800bfec:	1c4b      	adds	r3, r1, #1
 800bfee:	429f      	cmp	r7, r3
 800bff0:	d8f5      	bhi.n	800bfde <ai_platform_get_weights_map+0x4e>
 800bff2:	d1da      	bne.n	800bfaa <ai_platform_get_weights_map+0x1a>
 800bff4:	3102      	adds	r1, #2
 800bff6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800bffa:	42b3      	cmp	r3, r6
 800bffc:	d1d5      	bne.n	800bfaa <ai_platform_get_weights_map+0x1a>
 800bffe:	2401      	movs	r4, #1
 800c000:	e7d3      	b.n	800bfaa <ai_platform_get_weights_map+0x1a>
 800c002:	1d30      	adds	r0, r6, #4
 800c004:	f7ff ffa6 	bl	800bf54 <ai_buffer_array_sane>
 800c008:	2800      	cmp	r0, #0
 800c00a:	d0cd      	beq.n	800bfa8 <ai_platform_get_weights_map+0x18>
 800c00c:	88f3      	ldrh	r3, [r6, #6]
 800c00e:	429f      	cmp	r7, r3
 800c010:	d1ca      	bne.n	800bfa8 <ai_platform_get_weights_map+0x18>
 800c012:	3d04      	subs	r5, #4
 800c014:	4622      	mov	r2, r4
 800c016:	68b3      	ldr	r3, [r6, #8]
 800c018:	4423      	add	r3, r4
 800c01a:	341c      	adds	r4, #28
 800c01c:	685b      	ldr	r3, [r3, #4]
 800c01e:	b123      	cbz	r3, 800c02a <ai_platform_get_weights_map+0x9a>
 800c020:	3201      	adds	r2, #1
 800c022:	f845 3f04 	str.w	r3, [r5, #4]!
 800c026:	4297      	cmp	r7, r2
 800c028:	d8f5      	bhi.n	800c016 <ai_platform_get_weights_map+0x86>
 800c02a:	1abc      	subs	r4, r7, r2
 800c02c:	fab4 f484 	clz	r4, r4
 800c030:	0964      	lsrs	r4, r4, #5
 800c032:	e7ba      	b.n	800bfaa <ai_platform_get_weights_map+0x1a>
 800c034:	428f      	cmp	r7, r1
 800c036:	d1b8      	bne.n	800bfaa <ai_platform_get_weights_map+0x1a>
 800c038:	e7e1      	b.n	800bffe <ai_platform_get_weights_map+0x6e>
 800c03a:	bf00      	nop
 800c03c:	a1facade 	.word	0xa1facade

0800c040 <ai_platform_get_activations_map>:
 800c040:	2900      	cmp	r1, #0
 800c042:	bf18      	it	ne
 800c044:	2800      	cmpne	r0, #0
 800c046:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c048:	bf0c      	ite	eq
 800c04a:	2401      	moveq	r4, #1
 800c04c:	2400      	movne	r4, #0
 800c04e:	2a00      	cmp	r2, #0
 800c050:	bf08      	it	eq
 800c052:	f044 0401 	orreq.w	r4, r4, #1
 800c056:	b114      	cbz	r4, 800c05e <ai_platform_get_activations_map+0x1e>
 800c058:	2400      	movs	r4, #0
 800c05a:	4620      	mov	r0, r4
 800c05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c05e:	4616      	mov	r6, r2
 800c060:	4b22      	ldr	r3, [pc, #136]	; (800c0ec <ai_platform_get_activations_map+0xac>)
 800c062:	6812      	ldr	r2, [r2, #0]
 800c064:	4605      	mov	r5, r0
 800c066:	460f      	mov	r7, r1
 800c068:	429a      	cmp	r2, r3
 800c06a:	d022      	beq.n	800c0b2 <ai_platform_get_activations_map+0x72>
 800c06c:	6a30      	ldr	r0, [r6, #32]
 800c06e:	2800      	cmp	r0, #0
 800c070:	d0f2      	beq.n	800c058 <ai_platform_get_activations_map+0x18>
 800c072:	6806      	ldr	r6, [r0, #0]
 800c074:	429e      	cmp	r6, r3
 800c076:	d006      	beq.n	800c086 <ai_platform_get_activations_map+0x46>
 800c078:	f1a1 0401 	sub.w	r4, r1, #1
 800c07c:	6028      	str	r0, [r5, #0]
 800c07e:	fab4 f484 	clz	r4, r4
 800c082:	0964      	lsrs	r4, r4, #5
 800c084:	e7e9      	b.n	800c05a <ai_platform_get_activations_map+0x1a>
 800c086:	3d04      	subs	r5, #4
 800c088:	4602      	mov	r2, r0
 800c08a:	4621      	mov	r1, r4
 800c08c:	e000      	b.n	800c090 <ai_platform_get_activations_map+0x50>
 800c08e:	4619      	mov	r1, r3
 800c090:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800c094:	42b3      	cmp	r3, r6
 800c096:	d026      	beq.n	800c0e6 <ai_platform_get_activations_map+0xa6>
 800c098:	f845 3f04 	str.w	r3, [r5, #4]!
 800c09c:	1c4b      	adds	r3, r1, #1
 800c09e:	429f      	cmp	r7, r3
 800c0a0:	d8f5      	bhi.n	800c08e <ai_platform_get_activations_map+0x4e>
 800c0a2:	d1da      	bne.n	800c05a <ai_platform_get_activations_map+0x1a>
 800c0a4:	3102      	adds	r1, #2
 800c0a6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800c0aa:	42b3      	cmp	r3, r6
 800c0ac:	d1d5      	bne.n	800c05a <ai_platform_get_activations_map+0x1a>
 800c0ae:	2401      	movs	r4, #1
 800c0b0:	e7d3      	b.n	800c05a <ai_platform_get_activations_map+0x1a>
 800c0b2:	f106 000c 	add.w	r0, r6, #12
 800c0b6:	f7ff ff4d 	bl	800bf54 <ai_buffer_array_sane>
 800c0ba:	2800      	cmp	r0, #0
 800c0bc:	d0cc      	beq.n	800c058 <ai_platform_get_activations_map+0x18>
 800c0be:	89f3      	ldrh	r3, [r6, #14]
 800c0c0:	429f      	cmp	r7, r3
 800c0c2:	d1c9      	bne.n	800c058 <ai_platform_get_activations_map+0x18>
 800c0c4:	3d04      	subs	r5, #4
 800c0c6:	4622      	mov	r2, r4
 800c0c8:	6933      	ldr	r3, [r6, #16]
 800c0ca:	4423      	add	r3, r4
 800c0cc:	341c      	adds	r4, #28
 800c0ce:	685b      	ldr	r3, [r3, #4]
 800c0d0:	b123      	cbz	r3, 800c0dc <ai_platform_get_activations_map+0x9c>
 800c0d2:	3201      	adds	r2, #1
 800c0d4:	f845 3f04 	str.w	r3, [r5, #4]!
 800c0d8:	4297      	cmp	r7, r2
 800c0da:	d8f5      	bhi.n	800c0c8 <ai_platform_get_activations_map+0x88>
 800c0dc:	1abc      	subs	r4, r7, r2
 800c0de:	fab4 f484 	clz	r4, r4
 800c0e2:	0964      	lsrs	r4, r4, #5
 800c0e4:	e7b9      	b.n	800c05a <ai_platform_get_activations_map+0x1a>
 800c0e6:	428f      	cmp	r7, r1
 800c0e8:	d1b7      	bne.n	800c05a <ai_platform_get_activations_map+0x1a>
 800c0ea:	e7e0      	b.n	800c0ae <ai_platform_get_activations_map+0x6e>
 800c0ec:	a1facade 	.word	0xa1facade

0800c0f0 <ai_platform_bind_network_params>:
 800c0f0:	2a00      	cmp	r2, #0
 800c0f2:	bf18      	it	ne
 800c0f4:	2900      	cmpne	r1, #0
 800c0f6:	d010      	beq.n	800c11a <ai_platform_bind_network_params+0x2a>
 800c0f8:	b178      	cbz	r0, 800c11a <ai_platform_bind_network_params+0x2a>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	4808      	ldr	r0, [pc, #32]	; (800c120 <ai_platform_bind_network_params+0x30>)
 800c0fe:	f103 0c0c 	add.w	ip, r3, #12
 800c102:	f843 0b04 	str.w	r0, [r3], #4
 800c106:	c903      	ldmia	r1, {r0, r1}
 800c108:	e883 0003 	stmia.w	r3, {r0, r1}
 800c10c:	2301      	movs	r3, #1
 800c10e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c112:	e88c 0003 	stmia.w	ip, {r0, r1}
 800c116:	4618      	mov	r0, r3
 800c118:	4770      	bx	lr
 800c11a:	2300      	movs	r3, #0
 800c11c:	4618      	mov	r0, r3
 800c11e:	4770      	bx	lr
 800c120:	a1facade 	.word	0xa1facade

0800c124 <ai_platform_network_get_error>:
 800c124:	b510      	push	{r4, lr}
 800c126:	2800      	cmp	r0, #0
 800c128:	d03f      	beq.n	800c1aa <ai_platform_network_get_error+0x86>
 800c12a:	4b7d      	ldr	r3, [pc, #500]	; (800c320 <ai_platform_network_get_error+0x1fc>)
 800c12c:	4604      	mov	r4, r0
 800c12e:	6802      	ldr	r2, [r0, #0]
 800c130:	429a      	cmp	r2, r3
 800c132:	d13a      	bne.n	800c1aa <ai_platform_network_get_error+0x86>
 800c134:	f7ff ff28 	bl	800bf88 <_ai_platform_acquire_crc>
 800c138:	4b7a      	ldr	r3, [pc, #488]	; (800c324 <ai_platform_network_get_error+0x200>)
 800c13a:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c144:	189a      	adds	r2, r3, r2
 800c146:	2a01      	cmp	r2, #1
 800c148:	f240 8086 	bls.w	800c258 <ai_platform_network_get_error+0x134>
 800c14c:	f240 4249 	movw	r2, #1097	; 0x449
 800c150:	4293      	cmp	r3, r2
 800c152:	f000 8081 	beq.w	800c258 <ai_platform_network_get_error+0x134>
 800c156:	4a74      	ldr	r2, [pc, #464]	; (800c328 <ai_platform_network_get_error+0x204>)
 800c158:	6813      	ldr	r3, [r2, #0]
 800c15a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c15e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c162:	f000 8087 	beq.w	800c274 <ai_platform_network_get_error+0x150>
 800c166:	6813      	ldr	r3, [r2, #0]
 800c168:	f240 4183 	movw	r1, #1155	; 0x483
 800c16c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c170:	428b      	cmp	r3, r1
 800c172:	f000 80a9 	beq.w	800c2c8 <ai_platform_network_get_error+0x1a4>
 800c176:	6813      	ldr	r3, [r2, #0]
 800c178:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c17c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c180:	f000 80c0 	beq.w	800c304 <ai_platform_network_get_error+0x1e0>
 800c184:	6813      	ldr	r3, [r2, #0]
 800c186:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	f040 8082 	bne.w	800c294 <ai_platform_network_get_error+0x170>
 800c190:	4a66      	ldr	r2, [pc, #408]	; (800c32c <ai_platform_network_get_error+0x208>)
 800c192:	2301      	movs	r3, #1
 800c194:	6093      	str	r3, [r2, #8]
 800c196:	6893      	ldr	r3, [r2, #8]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d1fc      	bne.n	800c196 <ai_platform_network_get_error+0x72>
 800c19c:	4964      	ldr	r1, [pc, #400]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c19e:	4b65      	ldr	r3, [pc, #404]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c1a0:	6011      	str	r1, [r2, #0]
 800c1a2:	6812      	ldr	r2, [r2, #0]
 800c1a4:	429a      	cmp	r2, r3
 800c1a6:	d075      	beq.n	800c294 <ai_platform_network_get_error+0x170>
 800c1a8:	e7fe      	b.n	800c1a8 <ai_platform_network_get_error+0x84>
 800c1aa:	f7ff feed 	bl	800bf88 <_ai_platform_acquire_crc>
 800c1ae:	4b5d      	ldr	r3, [pc, #372]	; (800c324 <ai_platform_network_get_error+0x200>)
 800c1b0:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c1ba:	185a      	adds	r2, r3, r1
 800c1bc:	2a01      	cmp	r2, #1
 800c1be:	d929      	bls.n	800c214 <ai_platform_network_get_error+0xf0>
 800c1c0:	f240 4249 	movw	r2, #1097	; 0x449
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d025      	beq.n	800c214 <ai_platform_network_get_error+0xf0>
 800c1c8:	4a57      	ldr	r2, [pc, #348]	; (800c328 <ai_platform_network_get_error+0x204>)
 800c1ca:	6813      	ldr	r3, [r2, #0]
 800c1cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c1d0:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c1d4:	d02b      	beq.n	800c22e <ai_platform_network_get_error+0x10a>
 800c1d6:	6813      	ldr	r3, [r2, #0]
 800c1d8:	f240 4183 	movw	r1, #1155	; 0x483
 800c1dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c1e0:	428b      	cmp	r3, r1
 800c1e2:	d060      	beq.n	800c2a6 <ai_platform_network_get_error+0x182>
 800c1e4:	6813      	ldr	r3, [r2, #0]
 800c1e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c1ea:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c1ee:	d07c      	beq.n	800c2ea <ai_platform_network_get_error+0x1c6>
 800c1f0:	6813      	ldr	r3, [r2, #0]
 800c1f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d129      	bne.n	800c24e <ai_platform_network_get_error+0x12a>
 800c1fa:	4a4c      	ldr	r2, [pc, #304]	; (800c32c <ai_platform_network_get_error+0x208>)
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	6093      	str	r3, [r2, #8]
 800c200:	6893      	ldr	r3, [r2, #8]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1fc      	bne.n	800c200 <ai_platform_network_get_error+0xdc>
 800c206:	494a      	ldr	r1, [pc, #296]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c208:	4b4a      	ldr	r3, [pc, #296]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c20a:	6011      	str	r1, [r2, #0]
 800c20c:	6812      	ldr	r2, [r2, #0]
 800c20e:	429a      	cmp	r2, r3
 800c210:	d01d      	beq.n	800c24e <ai_platform_network_get_error+0x12a>
 800c212:	e7fe      	b.n	800c212 <ai_platform_network_get_error+0xee>
 800c214:	4a45      	ldr	r2, [pc, #276]	; (800c32c <ai_platform_network_get_error+0x208>)
 800c216:	2301      	movs	r3, #1
 800c218:	6093      	str	r3, [r2, #8]
 800c21a:	6893      	ldr	r3, [r2, #8]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d1fc      	bne.n	800c21a <ai_platform_network_get_error+0xf6>
 800c220:	4943      	ldr	r1, [pc, #268]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c222:	4b44      	ldr	r3, [pc, #272]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c224:	6011      	str	r1, [r2, #0]
 800c226:	6812      	ldr	r2, [r2, #0]
 800c228:	429a      	cmp	r2, r3
 800c22a:	d010      	beq.n	800c24e <ai_platform_network_get_error+0x12a>
 800c22c:	e7fe      	b.n	800c22c <ai_platform_network_get_error+0x108>
 800c22e:	4a42      	ldr	r2, [pc, #264]	; (800c338 <ai_platform_network_get_error+0x214>)
 800c230:	2301      	movs	r3, #1
 800c232:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c236:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d1fb      	bne.n	800c236 <ai_platform_network_get_error+0x112>
 800c23e:	493c      	ldr	r1, [pc, #240]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c240:	4b3c      	ldr	r3, [pc, #240]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c242:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c246:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c24a:	429a      	cmp	r2, r3
 800c24c:	d111      	bne.n	800c272 <ai_platform_network_get_error+0x14e>
 800c24e:	f7ff fe9d 	bl	800bf8c <_ai_platform_release_crc>
 800c252:	f241 0010 	movw	r0, #4112	; 0x1010
 800c256:	bd10      	pop	{r4, pc}
 800c258:	4a34      	ldr	r2, [pc, #208]	; (800c32c <ai_platform_network_get_error+0x208>)
 800c25a:	2301      	movs	r3, #1
 800c25c:	6093      	str	r3, [r2, #8]
 800c25e:	6893      	ldr	r3, [r2, #8]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d1fc      	bne.n	800c25e <ai_platform_network_get_error+0x13a>
 800c264:	4932      	ldr	r1, [pc, #200]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c266:	4b33      	ldr	r3, [pc, #204]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c268:	6011      	str	r1, [r2, #0]
 800c26a:	6812      	ldr	r2, [r2, #0]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d011      	beq.n	800c294 <ai_platform_network_get_error+0x170>
 800c270:	e7fe      	b.n	800c270 <ai_platform_network_get_error+0x14c>
 800c272:	e7fe      	b.n	800c272 <ai_platform_network_get_error+0x14e>
 800c274:	4a30      	ldr	r2, [pc, #192]	; (800c338 <ai_platform_network_get_error+0x214>)
 800c276:	2301      	movs	r3, #1
 800c278:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c27c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c280:	2b00      	cmp	r3, #0
 800c282:	d1fb      	bne.n	800c27c <ai_platform_network_get_error+0x158>
 800c284:	492a      	ldr	r1, [pc, #168]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c286:	4b2b      	ldr	r3, [pc, #172]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c288:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c28c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c290:	429a      	cmp	r2, r3
 800c292:	d107      	bne.n	800c2a4 <ai_platform_network_get_error+0x180>
 800c294:	f7ff fe7a 	bl	800bf8c <_ai_platform_release_crc>
 800c298:	f104 0010 	add.w	r0, r4, #16
 800c29c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2a0:	f001 bae4 	b.w	800d86c <core_get_error>
 800c2a4:	e7fe      	b.n	800c2a4 <ai_platform_network_get_error+0x180>
 800c2a6:	4a24      	ldr	r2, [pc, #144]	; (800c338 <ai_platform_network_get_error+0x214>)
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c2ae:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d1fb      	bne.n	800c2ae <ai_platform_network_get_error+0x18a>
 800c2b6:	491e      	ldr	r1, [pc, #120]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c2b8:	4b1e      	ldr	r3, [pc, #120]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c2ba:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c2be:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d0c3      	beq.n	800c24e <ai_platform_network_get_error+0x12a>
 800c2c6:	e7fe      	b.n	800c2c6 <ai_platform_network_get_error+0x1a2>
 800c2c8:	4a1b      	ldr	r2, [pc, #108]	; (800c338 <ai_platform_network_get_error+0x214>)
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c2d0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d1fb      	bne.n	800c2d0 <ai_platform_network_get_error+0x1ac>
 800c2d8:	4915      	ldr	r1, [pc, #84]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c2da:	4b16      	ldr	r3, [pc, #88]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c2dc:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c2e0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d0d5      	beq.n	800c294 <ai_platform_network_get_error+0x170>
 800c2e8:	e7fe      	b.n	800c2e8 <ai_platform_network_get_error+0x1c4>
 800c2ea:	4a10      	ldr	r2, [pc, #64]	; (800c32c <ai_platform_network_get_error+0x208>)
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	6093      	str	r3, [r2, #8]
 800c2f0:	6893      	ldr	r3, [r2, #8]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d1fc      	bne.n	800c2f0 <ai_platform_network_get_error+0x1cc>
 800c2f6:	490e      	ldr	r1, [pc, #56]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c2f8:	4b0e      	ldr	r3, [pc, #56]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c2fa:	6011      	str	r1, [r2, #0]
 800c2fc:	6812      	ldr	r2, [r2, #0]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d0a5      	beq.n	800c24e <ai_platform_network_get_error+0x12a>
 800c302:	e7fe      	b.n	800c302 <ai_platform_network_get_error+0x1de>
 800c304:	4a09      	ldr	r2, [pc, #36]	; (800c32c <ai_platform_network_get_error+0x208>)
 800c306:	2301      	movs	r3, #1
 800c308:	6093      	str	r3, [r2, #8]
 800c30a:	6893      	ldr	r3, [r2, #8]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d1fc      	bne.n	800c30a <ai_platform_network_get_error+0x1e6>
 800c310:	4907      	ldr	r1, [pc, #28]	; (800c330 <ai_platform_network_get_error+0x20c>)
 800c312:	4b08      	ldr	r3, [pc, #32]	; (800c334 <ai_platform_network_get_error+0x210>)
 800c314:	6011      	str	r1, [r2, #0]
 800c316:	6812      	ldr	r2, [r2, #0]
 800c318:	429a      	cmp	r2, r3
 800c31a:	d0bb      	beq.n	800c294 <ai_platform_network_get_error+0x170>
 800c31c:	e7fe      	b.n	800c31c <ai_platform_network_get_error+0x1f8>
 800c31e:	bf00      	nop
 800c320:	a1c00100 	.word	0xa1c00100
 800c324:	e0042000 	.word	0xe0042000
 800c328:	5c001000 	.word	0x5c001000
 800c32c:	40023000 	.word	0x40023000
 800c330:	f407a5c2 	.word	0xf407a5c2
 800c334:	b5e8b5cd 	.word	0xb5e8b5cd
 800c338:	58024000 	.word	0x58024000

0800c33c <ai_platform_network_set_error>:
 800c33c:	b110      	cbz	r0, 800c344 <ai_platform_network_set_error+0x8>
 800c33e:	3010      	adds	r0, #16
 800c340:	f001 ba9a 	b.w	800d878 <core_set_error>
 800c344:	4770      	bx	lr
 800c346:	bf00      	nop

0800c348 <ai_platform_inputs_get>:
 800c348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34c:	b085      	sub	sp, #20
 800c34e:	9102      	str	r1, [sp, #8]
 800c350:	2800      	cmp	r0, #0
 800c352:	f000 8093 	beq.w	800c47c <ai_platform_inputs_get+0x134>
 800c356:	4baa      	ldr	r3, [pc, #680]	; (800c600 <ai_platform_inputs_get+0x2b8>)
 800c358:	4681      	mov	r9, r0
 800c35a:	6802      	ldr	r2, [r0, #0]
 800c35c:	429a      	cmp	r2, r3
 800c35e:	f040 808d 	bne.w	800c47c <ai_platform_inputs_get+0x134>
 800c362:	f7ff fe11 	bl	800bf88 <_ai_platform_acquire_crc>
 800c366:	4ba7      	ldr	r3, [pc, #668]	; (800c604 <ai_platform_inputs_get+0x2bc>)
 800c368:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c372:	189a      	adds	r2, r3, r2
 800c374:	2a01      	cmp	r2, #1
 800c376:	f240 80da 	bls.w	800c52e <ai_platform_inputs_get+0x1e6>
 800c37a:	f240 4249 	movw	r2, #1097	; 0x449
 800c37e:	4293      	cmp	r3, r2
 800c380:	f000 80d5 	beq.w	800c52e <ai_platform_inputs_get+0x1e6>
 800c384:	4aa0      	ldr	r2, [pc, #640]	; (800c608 <ai_platform_inputs_get+0x2c0>)
 800c386:	6813      	ldr	r3, [r2, #0]
 800c388:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c38c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c390:	f000 80dc 	beq.w	800c54c <ai_platform_inputs_get+0x204>
 800c394:	6813      	ldr	r3, [r2, #0]
 800c396:	f240 4183 	movw	r1, #1155	; 0x483
 800c39a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c39e:	428b      	cmp	r3, r1
 800c3a0:	f000 810e 	beq.w	800c5c0 <ai_platform_inputs_get+0x278>
 800c3a4:	6813      	ldr	r3, [r2, #0]
 800c3a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c3aa:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c3ae:	f000 8143 	beq.w	800c638 <ai_platform_inputs_get+0x2f0>
 800c3b2:	6813      	ldr	r3, [r2, #0]
 800c3b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	f000 8113 	beq.w	800c5e4 <ai_platform_inputs_get+0x29c>
 800c3be:	f7ff fde5 	bl	800bf8c <_ai_platform_release_crc>
 800c3c2:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	f000 80d2 	beq.w	800c570 <ai_platform_inputs_get+0x228>
 800c3cc:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800c3d0:	f1ba 0f00 	cmp.w	sl, #0
 800c3d4:	f000 80cc 	beq.w	800c570 <ai_platform_inputs_get+0x228>
 800c3d8:	2100      	movs	r1, #0
 800c3da:	f8cd 900c 	str.w	r9, [sp, #12]
 800c3de:	460d      	mov	r5, r1
 800c3e0:	4689      	mov	r9, r1
 800c3e2:	e016      	b.n	800c412 <ai_platform_inputs_get+0xca>
 800c3e4:	9a01      	ldr	r2, [sp, #4]
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	f848 3002 	str.w	r3, [r8, r2]
 800c3ec:	69b2      	ldr	r2, [r6, #24]
 800c3ee:	f04f 0301 	mov.w	r3, #1
 800c3f2:	6856      	ldr	r6, [r2, #4]
 800c3f4:	3501      	adds	r5, #1
 800c3f6:	f109 091c 	add.w	r9, r9, #28
 800c3fa:	7523      	strb	r3, [r4, #20]
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	6962      	ldr	r2, [r4, #20]
 800c400:	60a7      	str	r7, [r4, #8]
 800c402:	f36b 221f 	bfi	r2, fp, #8, #24
 800c406:	6126      	str	r6, [r4, #16]
 800c408:	61a1      	str	r1, [r4, #24]
 800c40a:	60e3      	str	r3, [r4, #12]
 800c40c:	6162      	str	r2, [r4, #20]
 800c40e:	e9c4 0c00 	strd	r0, ip, [r4]
 800c412:	f8ba 3000 	ldrh.w	r3, [sl]
 800c416:	b2ac      	uxth	r4, r5
 800c418:	42ab      	cmp	r3, r5
 800c41a:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 800c41e:	9301      	str	r3, [sp, #4]
 800c420:	f240 80b5 	bls.w	800c58e <ai_platform_inputs_get+0x246>
 800c424:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	f000 80b0 	beq.w	800c58e <ai_platform_inputs_get+0x246>
 800c42e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800c432:	2e00      	cmp	r6, #0
 800c434:	f000 80ab 	beq.w	800c58e <ai_platform_inputs_get+0x246>
 800c438:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c43c:	69b2      	ldr	r2, [r6, #24]
 800c43e:	68f1      	ldr	r1, [r6, #12]
 800c440:	6810      	ldr	r0, [r2, #0]
 800c442:	9100      	str	r1, [sp, #0]
 800c444:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800c448:	68b3      	ldr	r3, [r6, #8]
 800c44a:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800c44e:	444c      	add	r4, r9
 800c450:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 800c454:	f002 fbd2 	bl	800ebfc <ai_array_to_buffer_fmt>
 800c458:	69b2      	ldr	r2, [r6, #24]
 800c45a:	9900      	ldr	r1, [sp, #0]
 800c45c:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800c460:	2f00      	cmp	r7, #0
 800c462:	d0c4      	beq.n	800c3ee <ai_platform_inputs_get+0xa6>
 800c464:	2200      	movs	r2, #0
 800c466:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800c46a:	6832      	ldr	r2, [r6, #0]
 800c46c:	607a      	str	r2, [r7, #4]
 800c46e:	b112      	cbz	r2, 800c476 <ai_platform_inputs_get+0x12e>
 800c470:	8852      	ldrh	r2, [r2, #2]
 800c472:	2a00      	cmp	r2, #0
 800c474:	d1b6      	bne.n	800c3e4 <ai_platform_inputs_get+0x9c>
 800c476:	69b2      	ldr	r2, [r6, #24]
 800c478:	2700      	movs	r7, #0
 800c47a:	e7b8      	b.n	800c3ee <ai_platform_inputs_get+0xa6>
 800c47c:	f7ff fd84 	bl	800bf88 <_ai_platform_acquire_crc>
 800c480:	4b60      	ldr	r3, [pc, #384]	; (800c604 <ai_platform_inputs_get+0x2bc>)
 800c482:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c48c:	185a      	adds	r2, r3, r1
 800c48e:	2a01      	cmp	r2, #1
 800c490:	d92a      	bls.n	800c4e8 <ai_platform_inputs_get+0x1a0>
 800c492:	f240 4249 	movw	r2, #1097	; 0x449
 800c496:	4293      	cmp	r3, r2
 800c498:	d026      	beq.n	800c4e8 <ai_platform_inputs_get+0x1a0>
 800c49a:	4a5b      	ldr	r2, [pc, #364]	; (800c608 <ai_platform_inputs_get+0x2c0>)
 800c49c:	6813      	ldr	r3, [r2, #0]
 800c49e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c4a2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c4a6:	d02c      	beq.n	800c502 <ai_platform_inputs_get+0x1ba>
 800c4a8:	6813      	ldr	r3, [r2, #0]
 800c4aa:	f240 4183 	movw	r1, #1155	; 0x483
 800c4ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c4b2:	428b      	cmp	r3, r1
 800c4b4:	d073      	beq.n	800c59e <ai_platform_inputs_get+0x256>
 800c4b6:	6813      	ldr	r3, [r2, #0]
 800c4b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c4bc:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c4c0:	f000 80ac 	beq.w	800c61c <ai_platform_inputs_get+0x2d4>
 800c4c4:	6813      	ldr	r3, [r2, #0]
 800c4c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d129      	bne.n	800c522 <ai_platform_inputs_get+0x1da>
 800c4ce:	4a4f      	ldr	r2, [pc, #316]	; (800c60c <ai_platform_inputs_get+0x2c4>)
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	6093      	str	r3, [r2, #8]
 800c4d4:	6893      	ldr	r3, [r2, #8]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d1fc      	bne.n	800c4d4 <ai_platform_inputs_get+0x18c>
 800c4da:	494d      	ldr	r1, [pc, #308]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c4dc:	4b4d      	ldr	r3, [pc, #308]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c4de:	6011      	str	r1, [r2, #0]
 800c4e0:	6812      	ldr	r2, [r2, #0]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d01d      	beq.n	800c522 <ai_platform_inputs_get+0x1da>
 800c4e6:	e7fe      	b.n	800c4e6 <ai_platform_inputs_get+0x19e>
 800c4e8:	4a48      	ldr	r2, [pc, #288]	; (800c60c <ai_platform_inputs_get+0x2c4>)
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	6093      	str	r3, [r2, #8]
 800c4ee:	6893      	ldr	r3, [r2, #8]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d1fc      	bne.n	800c4ee <ai_platform_inputs_get+0x1a6>
 800c4f4:	4946      	ldr	r1, [pc, #280]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c4f6:	4b47      	ldr	r3, [pc, #284]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c4f8:	6011      	str	r1, [r2, #0]
 800c4fa:	6812      	ldr	r2, [r2, #0]
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	d010      	beq.n	800c522 <ai_platform_inputs_get+0x1da>
 800c500:	e7fe      	b.n	800c500 <ai_platform_inputs_get+0x1b8>
 800c502:	4a45      	ldr	r2, [pc, #276]	; (800c618 <ai_platform_inputs_get+0x2d0>)
 800c504:	2301      	movs	r3, #1
 800c506:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c50a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d1fb      	bne.n	800c50a <ai_platform_inputs_get+0x1c2>
 800c512:	493f      	ldr	r1, [pc, #252]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c514:	4b3f      	ldr	r3, [pc, #252]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c516:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c51a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c51e:	429a      	cmp	r2, r3
 800c520:	d113      	bne.n	800c54a <ai_platform_inputs_get+0x202>
 800c522:	f7ff fd33 	bl	800bf8c <_ai_platform_release_crc>
 800c526:	2000      	movs	r0, #0
 800c528:	b005      	add	sp, #20
 800c52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c52e:	4a37      	ldr	r2, [pc, #220]	; (800c60c <ai_platform_inputs_get+0x2c4>)
 800c530:	2301      	movs	r3, #1
 800c532:	6093      	str	r3, [r2, #8]
 800c534:	6893      	ldr	r3, [r2, #8]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d1fc      	bne.n	800c534 <ai_platform_inputs_get+0x1ec>
 800c53a:	4b35      	ldr	r3, [pc, #212]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c53c:	6013      	str	r3, [r2, #0]
 800c53e:	4b35      	ldr	r3, [pc, #212]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c540:	6812      	ldr	r2, [r2, #0]
 800c542:	429a      	cmp	r2, r3
 800c544:	f43f af3b 	beq.w	800c3be <ai_platform_inputs_get+0x76>
 800c548:	e7fe      	b.n	800c548 <ai_platform_inputs_get+0x200>
 800c54a:	e7fe      	b.n	800c54a <ai_platform_inputs_get+0x202>
 800c54c:	4a32      	ldr	r2, [pc, #200]	; (800c618 <ai_platform_inputs_get+0x2d0>)
 800c54e:	2301      	movs	r3, #1
 800c550:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c554:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d1fb      	bne.n	800c554 <ai_platform_inputs_get+0x20c>
 800c55c:	4b2c      	ldr	r3, [pc, #176]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c55e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800c562:	4b2c      	ldr	r3, [pc, #176]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c564:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c568:	429a      	cmp	r2, r3
 800c56a:	f43f af28 	beq.w	800c3be <ai_platform_inputs_get+0x76>
 800c56e:	e7fe      	b.n	800c56e <ai_platform_inputs_get+0x226>
 800c570:	2400      	movs	r4, #0
 800c572:	2218      	movs	r2, #24
 800c574:	2111      	movs	r1, #17
 800c576:	f109 0010 	add.w	r0, r9, #16
 800c57a:	f001 f97d 	bl	800d878 <core_set_error>
 800c57e:	4620      	mov	r0, r4
 800c580:	9b02      	ldr	r3, [sp, #8]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d0d0      	beq.n	800c528 <ai_platform_inputs_get+0x1e0>
 800c586:	801c      	strh	r4, [r3, #0]
 800c588:	b005      	add	sp, #20
 800c58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c592:	2c00      	cmp	r4, #0
 800c594:	d0ec      	beq.n	800c570 <ai_platform_inputs_get+0x228>
 800c596:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c59a:	6858      	ldr	r0, [r3, #4]
 800c59c:	e7f0      	b.n	800c580 <ai_platform_inputs_get+0x238>
 800c59e:	4a1e      	ldr	r2, [pc, #120]	; (800c618 <ai_platform_inputs_get+0x2d0>)
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c5a6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d1fb      	bne.n	800c5a6 <ai_platform_inputs_get+0x25e>
 800c5ae:	4918      	ldr	r1, [pc, #96]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c5b0:	4b18      	ldr	r3, [pc, #96]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c5b2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c5b6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d0b1      	beq.n	800c522 <ai_platform_inputs_get+0x1da>
 800c5be:	e7fe      	b.n	800c5be <ai_platform_inputs_get+0x276>
 800c5c0:	4a15      	ldr	r2, [pc, #84]	; (800c618 <ai_platform_inputs_get+0x2d0>)
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c5c8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d1fb      	bne.n	800c5c8 <ai_platform_inputs_get+0x280>
 800c5d0:	4b0f      	ldr	r3, [pc, #60]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c5d2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800c5d6:	4b0f      	ldr	r3, [pc, #60]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c5d8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	f43f aeee 	beq.w	800c3be <ai_platform_inputs_get+0x76>
 800c5e2:	e7fe      	b.n	800c5e2 <ai_platform_inputs_get+0x29a>
 800c5e4:	4a09      	ldr	r2, [pc, #36]	; (800c60c <ai_platform_inputs_get+0x2c4>)
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	6093      	str	r3, [r2, #8]
 800c5ea:	6893      	ldr	r3, [r2, #8]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d1fc      	bne.n	800c5ea <ai_platform_inputs_get+0x2a2>
 800c5f0:	4b07      	ldr	r3, [pc, #28]	; (800c610 <ai_platform_inputs_get+0x2c8>)
 800c5f2:	6013      	str	r3, [r2, #0]
 800c5f4:	4b07      	ldr	r3, [pc, #28]	; (800c614 <ai_platform_inputs_get+0x2cc>)
 800c5f6:	6812      	ldr	r2, [r2, #0]
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	f43f aee0 	beq.w	800c3be <ai_platform_inputs_get+0x76>
 800c5fe:	e7fe      	b.n	800c5fe <ai_platform_inputs_get+0x2b6>
 800c600:	a1c00100 	.word	0xa1c00100
 800c604:	e0042000 	.word	0xe0042000
 800c608:	5c001000 	.word	0x5c001000
 800c60c:	40023000 	.word	0x40023000
 800c610:	f407a5c2 	.word	0xf407a5c2
 800c614:	b5e8b5cd 	.word	0xb5e8b5cd
 800c618:	58024000 	.word	0x58024000
 800c61c:	4a0d      	ldr	r2, [pc, #52]	; (800c654 <ai_platform_inputs_get+0x30c>)
 800c61e:	2301      	movs	r3, #1
 800c620:	6093      	str	r3, [r2, #8]
 800c622:	6893      	ldr	r3, [r2, #8]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d1fc      	bne.n	800c622 <ai_platform_inputs_get+0x2da>
 800c628:	490b      	ldr	r1, [pc, #44]	; (800c658 <ai_platform_inputs_get+0x310>)
 800c62a:	4b0c      	ldr	r3, [pc, #48]	; (800c65c <ai_platform_inputs_get+0x314>)
 800c62c:	6011      	str	r1, [r2, #0]
 800c62e:	6812      	ldr	r2, [r2, #0]
 800c630:	429a      	cmp	r2, r3
 800c632:	f43f af76 	beq.w	800c522 <ai_platform_inputs_get+0x1da>
 800c636:	e7fe      	b.n	800c636 <ai_platform_inputs_get+0x2ee>
 800c638:	4a06      	ldr	r2, [pc, #24]	; (800c654 <ai_platform_inputs_get+0x30c>)
 800c63a:	2301      	movs	r3, #1
 800c63c:	6093      	str	r3, [r2, #8]
 800c63e:	6893      	ldr	r3, [r2, #8]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d1fc      	bne.n	800c63e <ai_platform_inputs_get+0x2f6>
 800c644:	4b04      	ldr	r3, [pc, #16]	; (800c658 <ai_platform_inputs_get+0x310>)
 800c646:	6013      	str	r3, [r2, #0]
 800c648:	4b04      	ldr	r3, [pc, #16]	; (800c65c <ai_platform_inputs_get+0x314>)
 800c64a:	6812      	ldr	r2, [r2, #0]
 800c64c:	429a      	cmp	r2, r3
 800c64e:	f43f aeb6 	beq.w	800c3be <ai_platform_inputs_get+0x76>
 800c652:	e7fe      	b.n	800c652 <ai_platform_inputs_get+0x30a>
 800c654:	40023000 	.word	0x40023000
 800c658:	f407a5c2 	.word	0xf407a5c2
 800c65c:	b5e8b5cd 	.word	0xb5e8b5cd

0800c660 <ai_platform_outputs_get>:
 800c660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c664:	b085      	sub	sp, #20
 800c666:	9102      	str	r1, [sp, #8]
 800c668:	2800      	cmp	r0, #0
 800c66a:	f000 808f 	beq.w	800c78c <ai_platform_outputs_get+0x12c>
 800c66e:	4ba8      	ldr	r3, [pc, #672]	; (800c910 <ai_platform_outputs_get+0x2b0>)
 800c670:	4681      	mov	r9, r0
 800c672:	6802      	ldr	r2, [r0, #0]
 800c674:	429a      	cmp	r2, r3
 800c676:	f040 8089 	bne.w	800c78c <ai_platform_outputs_get+0x12c>
 800c67a:	f7ff fc85 	bl	800bf88 <_ai_platform_acquire_crc>
 800c67e:	4ba5      	ldr	r3, [pc, #660]	; (800c914 <ai_platform_outputs_get+0x2b4>)
 800c680:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c68a:	189a      	adds	r2, r3, r2
 800c68c:	2a01      	cmp	r2, #1
 800c68e:	f240 80d6 	bls.w	800c83e <ai_platform_outputs_get+0x1de>
 800c692:	f240 4249 	movw	r2, #1097	; 0x449
 800c696:	4293      	cmp	r3, r2
 800c698:	f000 80d1 	beq.w	800c83e <ai_platform_outputs_get+0x1de>
 800c69c:	4a9e      	ldr	r2, [pc, #632]	; (800c918 <ai_platform_outputs_get+0x2b8>)
 800c69e:	6813      	ldr	r3, [r2, #0]
 800c6a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c6a4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c6a8:	f000 80d8 	beq.w	800c85c <ai_platform_outputs_get+0x1fc>
 800c6ac:	6813      	ldr	r3, [r2, #0]
 800c6ae:	f240 4183 	movw	r1, #1155	; 0x483
 800c6b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c6b6:	428b      	cmp	r3, r1
 800c6b8:	f000 8109 	beq.w	800c8ce <ai_platform_outputs_get+0x26e>
 800c6bc:	6813      	ldr	r3, [r2, #0]
 800c6be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c6c2:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c6c6:	f000 813f 	beq.w	800c948 <ai_platform_outputs_get+0x2e8>
 800c6ca:	6813      	ldr	r3, [r2, #0]
 800c6cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	f000 810e 	beq.w	800c8f2 <ai_platform_outputs_get+0x292>
 800c6d6:	f7ff fc59 	bl	800bf8c <_ai_platform_release_crc>
 800c6da:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 800c6de:	2b01      	cmp	r3, #1
 800c6e0:	f240 80db 	bls.w	800c89a <ai_platform_outputs_get+0x23a>
 800c6e4:	2100      	movs	r1, #0
 800c6e6:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800c6ea:	f8cd 900c 	str.w	r9, [sp, #12]
 800c6ee:	460d      	mov	r5, r1
 800c6f0:	4689      	mov	r9, r1
 800c6f2:	e016      	b.n	800c722 <ai_platform_outputs_get+0xc2>
 800c6f4:	9a01      	ldr	r2, [sp, #4]
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	f848 3002 	str.w	r3, [r8, r2]
 800c6fc:	69b2      	ldr	r2, [r6, #24]
 800c6fe:	f04f 0301 	mov.w	r3, #1
 800c702:	6856      	ldr	r6, [r2, #4]
 800c704:	3501      	adds	r5, #1
 800c706:	f109 091c 	add.w	r9, r9, #28
 800c70a:	7523      	strb	r3, [r4, #20]
 800c70c:	2300      	movs	r3, #0
 800c70e:	6962      	ldr	r2, [r4, #20]
 800c710:	60a7      	str	r7, [r4, #8]
 800c712:	f36b 221f 	bfi	r2, fp, #8, #24
 800c716:	6126      	str	r6, [r4, #16]
 800c718:	61a1      	str	r1, [r4, #24]
 800c71a:	60e3      	str	r3, [r4, #12]
 800c71c:	6162      	str	r2, [r4, #20]
 800c71e:	e9c4 0c00 	strd	r0, ip, [r4]
 800c722:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800c726:	b2ac      	uxth	r4, r5
 800c728:	42ab      	cmp	r3, r5
 800c72a:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 800c72e:	9301      	str	r3, [sp, #4]
 800c730:	f240 80a6 	bls.w	800c880 <ai_platform_outputs_get+0x220>
 800c734:	f8da 3010 	ldr.w	r3, [sl, #16]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	f000 80a1 	beq.w	800c880 <ai_platform_outputs_get+0x220>
 800c73e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800c742:	2e00      	cmp	r6, #0
 800c744:	f000 809c 	beq.w	800c880 <ai_platform_outputs_get+0x220>
 800c748:	f8da 3014 	ldr.w	r3, [sl, #20]
 800c74c:	69b2      	ldr	r2, [r6, #24]
 800c74e:	68f1      	ldr	r1, [r6, #12]
 800c750:	6810      	ldr	r0, [r2, #0]
 800c752:	9100      	str	r1, [sp, #0]
 800c754:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800c758:	68b3      	ldr	r3, [r6, #8]
 800c75a:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800c75e:	444c      	add	r4, r9
 800c760:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 800c764:	f002 fa4a 	bl	800ebfc <ai_array_to_buffer_fmt>
 800c768:	69b2      	ldr	r2, [r6, #24]
 800c76a:	9900      	ldr	r1, [sp, #0]
 800c76c:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800c770:	2f00      	cmp	r7, #0
 800c772:	d0c4      	beq.n	800c6fe <ai_platform_outputs_get+0x9e>
 800c774:	2200      	movs	r2, #0
 800c776:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800c77a:	6832      	ldr	r2, [r6, #0]
 800c77c:	607a      	str	r2, [r7, #4]
 800c77e:	b112      	cbz	r2, 800c786 <ai_platform_outputs_get+0x126>
 800c780:	8852      	ldrh	r2, [r2, #2]
 800c782:	2a00      	cmp	r2, #0
 800c784:	d1b6      	bne.n	800c6f4 <ai_platform_outputs_get+0x94>
 800c786:	69b2      	ldr	r2, [r6, #24]
 800c788:	2700      	movs	r7, #0
 800c78a:	e7b8      	b.n	800c6fe <ai_platform_outputs_get+0x9e>
 800c78c:	f7ff fbfc 	bl	800bf88 <_ai_platform_acquire_crc>
 800c790:	4b60      	ldr	r3, [pc, #384]	; (800c914 <ai_platform_outputs_get+0x2b4>)
 800c792:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c79c:	185a      	adds	r2, r3, r1
 800c79e:	2a01      	cmp	r2, #1
 800c7a0:	d92a      	bls.n	800c7f8 <ai_platform_outputs_get+0x198>
 800c7a2:	f240 4249 	movw	r2, #1097	; 0x449
 800c7a6:	4293      	cmp	r3, r2
 800c7a8:	d026      	beq.n	800c7f8 <ai_platform_outputs_get+0x198>
 800c7aa:	4a5b      	ldr	r2, [pc, #364]	; (800c918 <ai_platform_outputs_get+0x2b8>)
 800c7ac:	6813      	ldr	r3, [r2, #0]
 800c7ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c7b2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c7b6:	d02c      	beq.n	800c812 <ai_platform_outputs_get+0x1b2>
 800c7b8:	6813      	ldr	r3, [r2, #0]
 800c7ba:	f240 4183 	movw	r1, #1155	; 0x483
 800c7be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c7c2:	428b      	cmp	r3, r1
 800c7c4:	d072      	beq.n	800c8ac <ai_platform_outputs_get+0x24c>
 800c7c6:	6813      	ldr	r3, [r2, #0]
 800c7c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c7cc:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c7d0:	f000 80ac 	beq.w	800c92c <ai_platform_outputs_get+0x2cc>
 800c7d4:	6813      	ldr	r3, [r2, #0]
 800c7d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d129      	bne.n	800c832 <ai_platform_outputs_get+0x1d2>
 800c7de:	4a4f      	ldr	r2, [pc, #316]	; (800c91c <ai_platform_outputs_get+0x2bc>)
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	6093      	str	r3, [r2, #8]
 800c7e4:	6893      	ldr	r3, [r2, #8]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d1fc      	bne.n	800c7e4 <ai_platform_outputs_get+0x184>
 800c7ea:	494d      	ldr	r1, [pc, #308]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c7ec:	4b4d      	ldr	r3, [pc, #308]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c7ee:	6011      	str	r1, [r2, #0]
 800c7f0:	6812      	ldr	r2, [r2, #0]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d01d      	beq.n	800c832 <ai_platform_outputs_get+0x1d2>
 800c7f6:	e7fe      	b.n	800c7f6 <ai_platform_outputs_get+0x196>
 800c7f8:	4a48      	ldr	r2, [pc, #288]	; (800c91c <ai_platform_outputs_get+0x2bc>)
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	6093      	str	r3, [r2, #8]
 800c7fe:	6893      	ldr	r3, [r2, #8]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d1fc      	bne.n	800c7fe <ai_platform_outputs_get+0x19e>
 800c804:	4946      	ldr	r1, [pc, #280]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c806:	4b47      	ldr	r3, [pc, #284]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c808:	6011      	str	r1, [r2, #0]
 800c80a:	6812      	ldr	r2, [r2, #0]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d010      	beq.n	800c832 <ai_platform_outputs_get+0x1d2>
 800c810:	e7fe      	b.n	800c810 <ai_platform_outputs_get+0x1b0>
 800c812:	4a45      	ldr	r2, [pc, #276]	; (800c928 <ai_platform_outputs_get+0x2c8>)
 800c814:	2301      	movs	r3, #1
 800c816:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c81a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d1fb      	bne.n	800c81a <ai_platform_outputs_get+0x1ba>
 800c822:	493f      	ldr	r1, [pc, #252]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c824:	4b3f      	ldr	r3, [pc, #252]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c826:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c82a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c82e:	429a      	cmp	r2, r3
 800c830:	d113      	bne.n	800c85a <ai_platform_outputs_get+0x1fa>
 800c832:	f7ff fbab 	bl	800bf8c <_ai_platform_release_crc>
 800c836:	2000      	movs	r0, #0
 800c838:	b005      	add	sp, #20
 800c83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c83e:	4a37      	ldr	r2, [pc, #220]	; (800c91c <ai_platform_outputs_get+0x2bc>)
 800c840:	2301      	movs	r3, #1
 800c842:	6093      	str	r3, [r2, #8]
 800c844:	6893      	ldr	r3, [r2, #8]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d1fc      	bne.n	800c844 <ai_platform_outputs_get+0x1e4>
 800c84a:	4b35      	ldr	r3, [pc, #212]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c84c:	6013      	str	r3, [r2, #0]
 800c84e:	4b35      	ldr	r3, [pc, #212]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c850:	6812      	ldr	r2, [r2, #0]
 800c852:	429a      	cmp	r2, r3
 800c854:	f43f af3f 	beq.w	800c6d6 <ai_platform_outputs_get+0x76>
 800c858:	e7fe      	b.n	800c858 <ai_platform_outputs_get+0x1f8>
 800c85a:	e7fe      	b.n	800c85a <ai_platform_outputs_get+0x1fa>
 800c85c:	4a32      	ldr	r2, [pc, #200]	; (800c928 <ai_platform_outputs_get+0x2c8>)
 800c85e:	2301      	movs	r3, #1
 800c860:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c864:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d1fb      	bne.n	800c864 <ai_platform_outputs_get+0x204>
 800c86c:	4b2c      	ldr	r3, [pc, #176]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c86e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800c872:	4b2c      	ldr	r3, [pc, #176]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c874:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c878:	429a      	cmp	r2, r3
 800c87a:	f43f af2c 	beq.w	800c6d6 <ai_platform_outputs_get+0x76>
 800c87e:	e7fe      	b.n	800c87e <ai_platform_outputs_get+0x21e>
 800c880:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c884:	b14c      	cbz	r4, 800c89a <ai_platform_outputs_get+0x23a>
 800c886:	f8da 3014 	ldr.w	r3, [sl, #20]
 800c88a:	6858      	ldr	r0, [r3, #4]
 800c88c:	9b02      	ldr	r3, [sp, #8]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d0d2      	beq.n	800c838 <ai_platform_outputs_get+0x1d8>
 800c892:	801c      	strh	r4, [r3, #0]
 800c894:	b005      	add	sp, #20
 800c896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c89a:	2400      	movs	r4, #0
 800c89c:	2218      	movs	r2, #24
 800c89e:	2111      	movs	r1, #17
 800c8a0:	f109 0010 	add.w	r0, r9, #16
 800c8a4:	f000 ffe8 	bl	800d878 <core_set_error>
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	e7ef      	b.n	800c88c <ai_platform_outputs_get+0x22c>
 800c8ac:	4a1e      	ldr	r2, [pc, #120]	; (800c928 <ai_platform_outputs_get+0x2c8>)
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c8b4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d1fb      	bne.n	800c8b4 <ai_platform_outputs_get+0x254>
 800c8bc:	4918      	ldr	r1, [pc, #96]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c8be:	4b19      	ldr	r3, [pc, #100]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c8c0:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800c8c4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d0b2      	beq.n	800c832 <ai_platform_outputs_get+0x1d2>
 800c8cc:	e7fe      	b.n	800c8cc <ai_platform_outputs_get+0x26c>
 800c8ce:	4a16      	ldr	r2, [pc, #88]	; (800c928 <ai_platform_outputs_get+0x2c8>)
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800c8d6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d1fb      	bne.n	800c8d6 <ai_platform_outputs_get+0x276>
 800c8de:	4b10      	ldr	r3, [pc, #64]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c8e0:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800c8e4:	4b0f      	ldr	r3, [pc, #60]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c8e6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	f43f aef3 	beq.w	800c6d6 <ai_platform_outputs_get+0x76>
 800c8f0:	e7fe      	b.n	800c8f0 <ai_platform_outputs_get+0x290>
 800c8f2:	4a0a      	ldr	r2, [pc, #40]	; (800c91c <ai_platform_outputs_get+0x2bc>)
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	6093      	str	r3, [r2, #8]
 800c8f8:	6893      	ldr	r3, [r2, #8]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d1fc      	bne.n	800c8f8 <ai_platform_outputs_get+0x298>
 800c8fe:	4b08      	ldr	r3, [pc, #32]	; (800c920 <ai_platform_outputs_get+0x2c0>)
 800c900:	6013      	str	r3, [r2, #0]
 800c902:	4b08      	ldr	r3, [pc, #32]	; (800c924 <ai_platform_outputs_get+0x2c4>)
 800c904:	6812      	ldr	r2, [r2, #0]
 800c906:	429a      	cmp	r2, r3
 800c908:	f43f aee5 	beq.w	800c6d6 <ai_platform_outputs_get+0x76>
 800c90c:	e7fe      	b.n	800c90c <ai_platform_outputs_get+0x2ac>
 800c90e:	bf00      	nop
 800c910:	a1c00100 	.word	0xa1c00100
 800c914:	e0042000 	.word	0xe0042000
 800c918:	5c001000 	.word	0x5c001000
 800c91c:	40023000 	.word	0x40023000
 800c920:	f407a5c2 	.word	0xf407a5c2
 800c924:	b5e8b5cd 	.word	0xb5e8b5cd
 800c928:	58024000 	.word	0x58024000
 800c92c:	4a0d      	ldr	r2, [pc, #52]	; (800c964 <ai_platform_outputs_get+0x304>)
 800c92e:	2301      	movs	r3, #1
 800c930:	6093      	str	r3, [r2, #8]
 800c932:	6893      	ldr	r3, [r2, #8]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d1fc      	bne.n	800c932 <ai_platform_outputs_get+0x2d2>
 800c938:	490b      	ldr	r1, [pc, #44]	; (800c968 <ai_platform_outputs_get+0x308>)
 800c93a:	4b0c      	ldr	r3, [pc, #48]	; (800c96c <ai_platform_outputs_get+0x30c>)
 800c93c:	6011      	str	r1, [r2, #0]
 800c93e:	6812      	ldr	r2, [r2, #0]
 800c940:	429a      	cmp	r2, r3
 800c942:	f43f af76 	beq.w	800c832 <ai_platform_outputs_get+0x1d2>
 800c946:	e7fe      	b.n	800c946 <ai_platform_outputs_get+0x2e6>
 800c948:	4a06      	ldr	r2, [pc, #24]	; (800c964 <ai_platform_outputs_get+0x304>)
 800c94a:	2301      	movs	r3, #1
 800c94c:	6093      	str	r3, [r2, #8]
 800c94e:	6893      	ldr	r3, [r2, #8]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d1fc      	bne.n	800c94e <ai_platform_outputs_get+0x2ee>
 800c954:	4b04      	ldr	r3, [pc, #16]	; (800c968 <ai_platform_outputs_get+0x308>)
 800c956:	6013      	str	r3, [r2, #0]
 800c958:	4b04      	ldr	r3, [pc, #16]	; (800c96c <ai_platform_outputs_get+0x30c>)
 800c95a:	6812      	ldr	r2, [r2, #0]
 800c95c:	429a      	cmp	r2, r3
 800c95e:	f43f aeba 	beq.w	800c6d6 <ai_platform_outputs_get+0x76>
 800c962:	e7fe      	b.n	800c962 <ai_platform_outputs_get+0x302>
 800c964:	40023000 	.word	0x40023000
 800c968:	f407a5c2 	.word	0xf407a5c2
 800c96c:	b5e8b5cd 	.word	0xb5e8b5cd

0800c970 <ai_platform_network_create>:
 800c970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c974:	b083      	sub	sp, #12
 800c976:	4604      	mov	r4, r0
 800c978:	4615      	mov	r5, r2
 800c97a:	461e      	mov	r6, r3
 800c97c:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 800c980:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 800c984:	f7ff fb00 	bl	800bf88 <_ai_platform_acquire_crc>
 800c988:	2800      	cmp	r0, #0
 800c98a:	f000 80bd 	beq.w	800cb08 <ai_platform_network_create+0x198>
 800c98e:	4ba5      	ldr	r3, [pc, #660]	; (800cc24 <ai_platform_network_create+0x2b4>)
 800c990:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 800c994:	4601      	mov	r1, r0
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c99c:	eb03 020c 	add.w	r2, r3, ip
 800c9a0:	2a01      	cmp	r2, #1
 800c9a2:	f240 80a8 	bls.w	800caf6 <ai_platform_network_create+0x186>
 800c9a6:	f240 4249 	movw	r2, #1097	; 0x449
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	f000 80a3 	beq.w	800caf6 <ai_platform_network_create+0x186>
 800c9b0:	4a9d      	ldr	r2, [pc, #628]	; (800cc28 <ai_platform_network_create+0x2b8>)
 800c9b2:	6813      	ldr	r3, [r2, #0]
 800c9b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c9b8:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c9bc:	f000 80b9 	beq.w	800cb32 <ai_platform_network_create+0x1c2>
 800c9c0:	6813      	ldr	r3, [r2, #0]
 800c9c2:	f240 4c83 	movw	ip, #1155	; 0x483
 800c9c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c9ca:	4563      	cmp	r3, ip
 800c9cc:	f000 80a1 	beq.w	800cb12 <ai_platform_network_create+0x1a2>
 800c9d0:	6813      	ldr	r3, [r2, #0]
 800c9d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c9d6:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800c9da:	f000 8153 	beq.w	800cc84 <ai_platform_network_create+0x314>
 800c9de:	6813      	ldr	r3, [r2, #0]
 800c9e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	f040 808d 	bne.w	800cb04 <ai_platform_network_create+0x194>
 800c9ea:	4a90      	ldr	r2, [pc, #576]	; (800cc2c <ai_platform_network_create+0x2bc>)
 800c9ec:	2318      	movs	r3, #24
 800c9ee:	6093      	str	r3, [r2, #8]
 800c9f0:	6893      	ldr	r3, [r2, #8]
 800c9f2:	2b18      	cmp	r3, #24
 800c9f4:	f040 8086 	bne.w	800cb04 <ai_platform_network_create+0x194>
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	6093      	str	r3, [r2, #8]
 800c9fc:	6893      	ldr	r3, [r2, #8]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d1fc      	bne.n	800c9fc <ai_platform_network_create+0x8c>
 800ca02:	4608      	mov	r0, r1
 800ca04:	f7ff fac2 	bl	800bf8c <_ai_platform_release_crc>
 800ca08:	f7ff fabe 	bl	800bf88 <_ai_platform_acquire_crc>
 800ca0c:	4b85      	ldr	r3, [pc, #532]	; (800cc24 <ai_platform_network_create+0x2b4>)
 800ca0e:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca18:	189a      	adds	r2, r3, r2
 800ca1a:	2a01      	cmp	r2, #1
 800ca1c:	f240 809f 	bls.w	800cb5e <ai_platform_network_create+0x1ee>
 800ca20:	f240 4249 	movw	r2, #1097	; 0x449
 800ca24:	4293      	cmp	r3, r2
 800ca26:	f000 809a 	beq.w	800cb5e <ai_platform_network_create+0x1ee>
 800ca2a:	4a7f      	ldr	r2, [pc, #508]	; (800cc28 <ai_platform_network_create+0x2b8>)
 800ca2c:	6813      	ldr	r3, [r2, #0]
 800ca2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca32:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800ca36:	f000 80a0 	beq.w	800cb7a <ai_platform_network_create+0x20a>
 800ca3a:	6813      	ldr	r3, [r2, #0]
 800ca3c:	f240 4183 	movw	r1, #1155	; 0x483
 800ca40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca44:	428b      	cmp	r3, r1
 800ca46:	f000 80bf 	beq.w	800cbc8 <ai_platform_network_create+0x258>
 800ca4a:	6813      	ldr	r3, [r2, #0]
 800ca4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca50:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800ca54:	f000 8123 	beq.w	800cc9e <ai_platform_network_create+0x32e>
 800ca58:	6813      	ldr	r3, [r2, #0]
 800ca5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	f000 80c4 	beq.w	800cbec <ai_platform_network_create+0x27c>
 800ca64:	f7ff fa92 	bl	800bf8c <_ai_platform_release_crc>
 800ca68:	2c00      	cmp	r4, #0
 800ca6a:	f000 80aa 	beq.w	800cbc2 <ai_platform_network_create+0x252>
 800ca6e:	4b70      	ldr	r3, [pc, #448]	; (800cc30 <ai_platform_network_create+0x2c0>)
 800ca70:	602b      	str	r3, [r5, #0]
 800ca72:	6025      	str	r5, [r4, #0]
 800ca74:	f000 fef8 	bl	800d868 <core_init>
 800ca78:	2800      	cmp	r0, #0
 800ca7a:	f000 8090 	beq.w	800cb9e <ai_platform_network_create+0x22e>
 800ca7e:	f7ff fa83 	bl	800bf88 <_ai_platform_acquire_crc>
 800ca82:	4b68      	ldr	r3, [pc, #416]	; (800cc24 <ai_platform_network_create+0x2b4>)
 800ca84:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ca8e:	185a      	adds	r2, r3, r1
 800ca90:	2a01      	cmp	r2, #1
 800ca92:	f240 80b9 	bls.w	800cc08 <ai_platform_network_create+0x298>
 800ca96:	f240 4249 	movw	r2, #1097	; 0x449
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	f000 80b4 	beq.w	800cc08 <ai_platform_network_create+0x298>
 800caa0:	4a61      	ldr	r2, [pc, #388]	; (800cc28 <ai_platform_network_create+0x2b8>)
 800caa2:	6813      	ldr	r3, [r2, #0]
 800caa4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800caa8:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800caac:	f000 80c8 	beq.w	800cc40 <ai_platform_network_create+0x2d0>
 800cab0:	6813      	ldr	r3, [r2, #0]
 800cab2:	f240 4183 	movw	r1, #1155	; 0x483
 800cab6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800caba:	428b      	cmp	r3, r1
 800cabc:	f000 8107 	beq.w	800ccce <ai_platform_network_create+0x35e>
 800cac0:	6813      	ldr	r3, [r2, #0]
 800cac2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cac6:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800caca:	f000 8111 	beq.w	800ccf0 <ai_platform_network_create+0x380>
 800cace:	6813      	ldr	r3, [r2, #0]
 800cad0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	f040 80c3 	bne.w	800cc60 <ai_platform_network_create+0x2f0>
 800cada:	4b54      	ldr	r3, [pc, #336]	; (800cc2c <ai_platform_network_create+0x2bc>)
 800cadc:	2201      	movs	r2, #1
 800cade:	609a      	str	r2, [r3, #8]
 800cae0:	689a      	ldr	r2, [r3, #8]
 800cae2:	2a00      	cmp	r2, #0
 800cae4:	d1fc      	bne.n	800cae0 <ai_platform_network_create+0x170>
 800cae6:	4a53      	ldr	r2, [pc, #332]	; (800cc34 <ai_platform_network_create+0x2c4>)
 800cae8:	601a      	str	r2, [r3, #0]
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	4b52      	ldr	r3, [pc, #328]	; (800cc38 <ai_platform_network_create+0x2c8>)
 800caee:	429a      	cmp	r2, r3
 800caf0:	f000 80b6 	beq.w	800cc60 <ai_platform_network_create+0x2f0>
 800caf4:	e7fe      	b.n	800caf4 <ai_platform_network_create+0x184>
 800caf6:	4b4d      	ldr	r3, [pc, #308]	; (800cc2c <ai_platform_network_create+0x2bc>)
 800caf8:	2218      	movs	r2, #24
 800cafa:	609a      	str	r2, [r3, #8]
 800cafc:	689a      	ldr	r2, [r3, #8]
 800cafe:	2a18      	cmp	r2, #24
 800cb00:	d027      	beq.n	800cb52 <ai_platform_network_create+0x1e2>
 800cb02:	4608      	mov	r0, r1
 800cb04:	f7ff fa42 	bl	800bf8c <_ai_platform_release_crc>
 800cb08:	f244 1033 	movw	r0, #16691	; 0x4133
 800cb0c:	b003      	add	sp, #12
 800cb0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb12:	4a4a      	ldr	r2, [pc, #296]	; (800cc3c <ai_platform_network_create+0x2cc>)
 800cb14:	2318      	movs	r3, #24
 800cb16:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cb1a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cb1e:	2b18      	cmp	r3, #24
 800cb20:	d1f0      	bne.n	800cb04 <ai_platform_network_create+0x194>
 800cb22:	2301      	movs	r3, #1
 800cb24:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cb28:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d1fb      	bne.n	800cb28 <ai_platform_network_create+0x1b8>
 800cb30:	e767      	b.n	800ca02 <ai_platform_network_create+0x92>
 800cb32:	4a42      	ldr	r2, [pc, #264]	; (800cc3c <ai_platform_network_create+0x2cc>)
 800cb34:	2318      	movs	r3, #24
 800cb36:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cb3a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cb3e:	2b18      	cmp	r3, #24
 800cb40:	d1e0      	bne.n	800cb04 <ai_platform_network_create+0x194>
 800cb42:	2301      	movs	r3, #1
 800cb44:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cb48:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d1fb      	bne.n	800cb48 <ai_platform_network_create+0x1d8>
 800cb50:	e757      	b.n	800ca02 <ai_platform_network_create+0x92>
 800cb52:	2201      	movs	r2, #1
 800cb54:	609a      	str	r2, [r3, #8]
 800cb56:	689a      	ldr	r2, [r3, #8]
 800cb58:	2a00      	cmp	r2, #0
 800cb5a:	d1fc      	bne.n	800cb56 <ai_platform_network_create+0x1e6>
 800cb5c:	e751      	b.n	800ca02 <ai_platform_network_create+0x92>
 800cb5e:	4a33      	ldr	r2, [pc, #204]	; (800cc2c <ai_platform_network_create+0x2bc>)
 800cb60:	2301      	movs	r3, #1
 800cb62:	6093      	str	r3, [r2, #8]
 800cb64:	6891      	ldr	r1, [r2, #8]
 800cb66:	2900      	cmp	r1, #0
 800cb68:	d1fc      	bne.n	800cb64 <ai_platform_network_create+0x1f4>
 800cb6a:	4b32      	ldr	r3, [pc, #200]	; (800cc34 <ai_platform_network_create+0x2c4>)
 800cb6c:	6013      	str	r3, [r2, #0]
 800cb6e:	4b32      	ldr	r3, [pc, #200]	; (800cc38 <ai_platform_network_create+0x2c8>)
 800cb70:	6812      	ldr	r2, [r2, #0]
 800cb72:	429a      	cmp	r2, r3
 800cb74:	f43f af76 	beq.w	800ca64 <ai_platform_network_create+0xf4>
 800cb78:	e7fe      	b.n	800cb78 <ai_platform_network_create+0x208>
 800cb7a:	4a30      	ldr	r2, [pc, #192]	; (800cc3c <ai_platform_network_create+0x2cc>)
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cb82:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d1fb      	bne.n	800cb82 <ai_platform_network_create+0x212>
 800cb8a:	4b2a      	ldr	r3, [pc, #168]	; (800cc34 <ai_platform_network_create+0x2c4>)
 800cb8c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800cb90:	4b29      	ldr	r3, [pc, #164]	; (800cc38 <ai_platform_network_create+0x2c8>)
 800cb92:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800cb96:	429a      	cmp	r2, r3
 800cb98:	f43f af64 	beq.w	800ca64 <ai_platform_network_create+0xf4>
 800cb9c:	e7fe      	b.n	800cb9c <ai_platform_network_create+0x22c>
 800cb9e:	f04f 0930 	mov.w	r9, #48	; 0x30
 800cba2:	2300      	movs	r3, #0
 800cba4:	6023      	str	r3, [r4, #0]
 800cba6:	2410      	movs	r4, #16
 800cba8:	4642      	mov	r2, r8
 800cbaa:	4639      	mov	r1, r7
 800cbac:	4630      	mov	r0, r6
 800cbae:	f002 f8a1 	bl	800ecf4 <ai_version_get>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2000      	movs	r0, #0
 800cbb6:	64ab      	str	r3, [r5, #72]	; 0x48
 800cbb8:	f369 0007 	bfi	r0, r9, #0, #8
 800cbbc:	f364 201f 	bfi	r0, r4, #8, #24
 800cbc0:	e7a4      	b.n	800cb0c <ai_platform_network_create+0x19c>
 800cbc2:	f241 0010 	movw	r0, #4112	; 0x1010
 800cbc6:	e7a1      	b.n	800cb0c <ai_platform_network_create+0x19c>
 800cbc8:	4a1c      	ldr	r2, [pc, #112]	; (800cc3c <ai_platform_network_create+0x2cc>)
 800cbca:	2301      	movs	r3, #1
 800cbcc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cbd0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d1fb      	bne.n	800cbd0 <ai_platform_network_create+0x260>
 800cbd8:	4b16      	ldr	r3, [pc, #88]	; (800cc34 <ai_platform_network_create+0x2c4>)
 800cbda:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800cbde:	4b16      	ldr	r3, [pc, #88]	; (800cc38 <ai_platform_network_create+0x2c8>)
 800cbe0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	f43f af3d 	beq.w	800ca64 <ai_platform_network_create+0xf4>
 800cbea:	e7fe      	b.n	800cbea <ai_platform_network_create+0x27a>
 800cbec:	4a0f      	ldr	r2, [pc, #60]	; (800cc2c <ai_platform_network_create+0x2bc>)
 800cbee:	2301      	movs	r3, #1
 800cbf0:	6093      	str	r3, [r2, #8]
 800cbf2:	6893      	ldr	r3, [r2, #8]
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d1fc      	bne.n	800cbf2 <ai_platform_network_create+0x282>
 800cbf8:	4b0e      	ldr	r3, [pc, #56]	; (800cc34 <ai_platform_network_create+0x2c4>)
 800cbfa:	6013      	str	r3, [r2, #0]
 800cbfc:	4b0e      	ldr	r3, [pc, #56]	; (800cc38 <ai_platform_network_create+0x2c8>)
 800cbfe:	6812      	ldr	r2, [r2, #0]
 800cc00:	429a      	cmp	r2, r3
 800cc02:	f43f af2f 	beq.w	800ca64 <ai_platform_network_create+0xf4>
 800cc06:	e7fe      	b.n	800cc06 <ai_platform_network_create+0x296>
 800cc08:	4a08      	ldr	r2, [pc, #32]	; (800cc2c <ai_platform_network_create+0x2bc>)
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	6093      	str	r3, [r2, #8]
 800cc0e:	6893      	ldr	r3, [r2, #8]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d1fc      	bne.n	800cc0e <ai_platform_network_create+0x29e>
 800cc14:	4b07      	ldr	r3, [pc, #28]	; (800cc34 <ai_platform_network_create+0x2c4>)
 800cc16:	6013      	str	r3, [r2, #0]
 800cc18:	4b07      	ldr	r3, [pc, #28]	; (800cc38 <ai_platform_network_create+0x2c8>)
 800cc1a:	6812      	ldr	r2, [r2, #0]
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d01f      	beq.n	800cc60 <ai_platform_network_create+0x2f0>
 800cc20:	e7fe      	b.n	800cc20 <ai_platform_network_create+0x2b0>
 800cc22:	bf00      	nop
 800cc24:	e0042000 	.word	0xe0042000
 800cc28:	5c001000 	.word	0x5c001000
 800cc2c:	40023000 	.word	0x40023000
 800cc30:	a1c00100 	.word	0xa1c00100
 800cc34:	f407a5c2 	.word	0xf407a5c2
 800cc38:	b5e8b5cd 	.word	0xb5e8b5cd
 800cc3c:	58024000 	.word	0x58024000
 800cc40:	4a33      	ldr	r2, [pc, #204]	; (800cd10 <ai_platform_network_create+0x3a0>)
 800cc42:	2301      	movs	r3, #1
 800cc44:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cc48:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d1fb      	bne.n	800cc48 <ai_platform_network_create+0x2d8>
 800cc50:	4b30      	ldr	r3, [pc, #192]	; (800cd14 <ai_platform_network_create+0x3a4>)
 800cc52:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800cc56:	4b30      	ldr	r3, [pc, #192]	; (800cd18 <ai_platform_network_create+0x3a8>)
 800cc58:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d12c      	bne.n	800ccba <ai_platform_network_create+0x34a>
 800cc60:	f7ff f994 	bl	800bf8c <_ai_platform_release_crc>
 800cc64:	2200      	movs	r2, #0
 800cc66:	4639      	mov	r1, r7
 800cc68:	4630      	mov	r0, r6
 800cc6a:	f002 f843 	bl	800ecf4 <ai_version_get>
 800cc6e:	4681      	mov	r9, r0
 800cc70:	2200      	movs	r2, #0
 800cc72:	2105      	movs	r1, #5
 800cc74:	2001      	movs	r0, #1
 800cc76:	f002 f83d 	bl	800ecf4 <ai_version_get>
 800cc7a:	4581      	cmp	r9, r0
 800cc7c:	d01e      	beq.n	800ccbc <ai_platform_network_create+0x34c>
 800cc7e:	f04f 0901 	mov.w	r9, #1
 800cc82:	e78e      	b.n	800cba2 <ai_platform_network_create+0x232>
 800cc84:	4b25      	ldr	r3, [pc, #148]	; (800cd1c <ai_platform_network_create+0x3ac>)
 800cc86:	2218      	movs	r2, #24
 800cc88:	609a      	str	r2, [r3, #8]
 800cc8a:	689a      	ldr	r2, [r3, #8]
 800cc8c:	2a18      	cmp	r2, #24
 800cc8e:	f47f af39 	bne.w	800cb04 <ai_platform_network_create+0x194>
 800cc92:	2201      	movs	r2, #1
 800cc94:	609a      	str	r2, [r3, #8]
 800cc96:	689a      	ldr	r2, [r3, #8]
 800cc98:	2a00      	cmp	r2, #0
 800cc9a:	d1fc      	bne.n	800cc96 <ai_platform_network_create+0x326>
 800cc9c:	e6b1      	b.n	800ca02 <ai_platform_network_create+0x92>
 800cc9e:	4a1f      	ldr	r2, [pc, #124]	; (800cd1c <ai_platform_network_create+0x3ac>)
 800cca0:	2301      	movs	r3, #1
 800cca2:	6093      	str	r3, [r2, #8]
 800cca4:	6893      	ldr	r3, [r2, #8]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d1fc      	bne.n	800cca4 <ai_platform_network_create+0x334>
 800ccaa:	4b1a      	ldr	r3, [pc, #104]	; (800cd14 <ai_platform_network_create+0x3a4>)
 800ccac:	6013      	str	r3, [r2, #0]
 800ccae:	4b1a      	ldr	r3, [pc, #104]	; (800cd18 <ai_platform_network_create+0x3a8>)
 800ccb0:	6812      	ldr	r2, [r2, #0]
 800ccb2:	429a      	cmp	r2, r3
 800ccb4:	f43f aed6 	beq.w	800ca64 <ai_platform_network_create+0xf4>
 800ccb8:	e7fe      	b.n	800ccb8 <ai_platform_network_create+0x348>
 800ccba:	e7fe      	b.n	800ccba <ai_platform_network_create+0x34a>
 800ccbc:	4b18      	ldr	r3, [pc, #96]	; (800cd20 <ai_platform_network_create+0x3b0>)
 800ccbe:	a801      	add	r0, sp, #4
 800ccc0:	9301      	str	r3, [sp, #4]
 800ccc2:	f000 ff35 	bl	800db30 <ai_check_custom_types>
 800ccc6:	b300      	cbz	r0, 800cd0a <ai_platform_network_create+0x39a>
 800ccc8:	2400      	movs	r4, #0
 800ccca:	46a1      	mov	r9, r4
 800cccc:	e76c      	b.n	800cba8 <ai_platform_network_create+0x238>
 800ccce:	4b10      	ldr	r3, [pc, #64]	; (800cd10 <ai_platform_network_create+0x3a0>)
 800ccd0:	2201      	movs	r2, #1
 800ccd2:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 800ccd6:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 800ccda:	2a00      	cmp	r2, #0
 800ccdc:	d1fb      	bne.n	800ccd6 <ai_platform_network_create+0x366>
 800ccde:	4a0d      	ldr	r2, [pc, #52]	; (800cd14 <ai_platform_network_create+0x3a4>)
 800cce0:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 800cce4:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 800cce8:	4b0b      	ldr	r3, [pc, #44]	; (800cd18 <ai_platform_network_create+0x3a8>)
 800ccea:	429a      	cmp	r2, r3
 800ccec:	d0b8      	beq.n	800cc60 <ai_platform_network_create+0x2f0>
 800ccee:	e7fe      	b.n	800ccee <ai_platform_network_create+0x37e>
 800ccf0:	4b0a      	ldr	r3, [pc, #40]	; (800cd1c <ai_platform_network_create+0x3ac>)
 800ccf2:	2201      	movs	r2, #1
 800ccf4:	609a      	str	r2, [r3, #8]
 800ccf6:	689a      	ldr	r2, [r3, #8]
 800ccf8:	2a00      	cmp	r2, #0
 800ccfa:	d1fc      	bne.n	800ccf6 <ai_platform_network_create+0x386>
 800ccfc:	4a05      	ldr	r2, [pc, #20]	; (800cd14 <ai_platform_network_create+0x3a4>)
 800ccfe:	601a      	str	r2, [r3, #0]
 800cd00:	681a      	ldr	r2, [r3, #0]
 800cd02:	4b05      	ldr	r3, [pc, #20]	; (800cd18 <ai_platform_network_create+0x3a8>)
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d0ab      	beq.n	800cc60 <ai_platform_network_create+0x2f0>
 800cd08:	e7fe      	b.n	800cd08 <ai_platform_network_create+0x398>
 800cd0a:	f04f 0902 	mov.w	r9, #2
 800cd0e:	e748      	b.n	800cba2 <ai_platform_network_create+0x232>
 800cd10:	58024000 	.word	0x58024000
 800cd14:	f407a5c2 	.word	0xf407a5c2
 800cd18:	b5e8b5cd 	.word	0xb5e8b5cd
 800cd1c:	40023000 	.word	0x40023000
 800cd20:	84048403 	.word	0x84048403

0800cd24 <ai_platform_network_init>:
 800cd24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	d052      	beq.n	800cdd2 <ai_platform_network_init+0xae>
 800cd2c:	4bab      	ldr	r3, [pc, #684]	; (800cfdc <ai_platform_network_init+0x2b8>)
 800cd2e:	4604      	mov	r4, r0
 800cd30:	6802      	ldr	r2, [r0, #0]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d14d      	bne.n	800cdd2 <ai_platform_network_init+0xae>
 800cd36:	460d      	mov	r5, r1
 800cd38:	f7ff f926 	bl	800bf88 <_ai_platform_acquire_crc>
 800cd3c:	4ba8      	ldr	r3, [pc, #672]	; (800cfe0 <ai_platform_network_init+0x2bc>)
 800cd3e:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cd48:	189a      	adds	r2, r3, r2
 800cd4a:	2a01      	cmp	r2, #1
 800cd4c:	f240 809b 	bls.w	800ce86 <ai_platform_network_init+0x162>
 800cd50:	f240 4249 	movw	r2, #1097	; 0x449
 800cd54:	4293      	cmp	r3, r2
 800cd56:	f000 8096 	beq.w	800ce86 <ai_platform_network_init+0x162>
 800cd5a:	4aa2      	ldr	r2, [pc, #648]	; (800cfe4 <ai_platform_network_init+0x2c0>)
 800cd5c:	6813      	ldr	r3, [r2, #0]
 800cd5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cd62:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800cd66:	f000 809d 	beq.w	800cea4 <ai_platform_network_init+0x180>
 800cd6a:	6813      	ldr	r3, [r2, #0]
 800cd6c:	f240 4183 	movw	r1, #1155	; 0x483
 800cd70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cd74:	428b      	cmp	r3, r1
 800cd76:	f000 80e4 	beq.w	800cf42 <ai_platform_network_init+0x21e>
 800cd7a:	6813      	ldr	r3, [r2, #0]
 800cd7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cd80:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800cd84:	f000 811b 	beq.w	800cfbe <ai_platform_network_init+0x29a>
 800cd88:	6813      	ldr	r3, [r2, #0]
 800cd8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	f000 80f9 	beq.w	800cf86 <ai_platform_network_init+0x262>
 800cd94:	f7ff f8fa 	bl	800bf8c <_ai_platform_release_crc>
 800cd98:	2d00      	cmp	r5, #0
 800cd9a:	f000 8147 	beq.w	800d02c <ai_platform_network_init+0x308>
 800cd9e:	4b92      	ldr	r3, [pc, #584]	; (800cfe8 <ai_platform_network_init+0x2c4>)
 800cda0:	682a      	ldr	r2, [r5, #0]
 800cda2:	429a      	cmp	r2, r3
 800cda4:	f040 8090 	bne.w	800cec8 <ai_platform_network_init+0x1a4>
 800cda8:	692b      	ldr	r3, [r5, #16]
 800cdaa:	89ae      	ldrh	r6, [r5, #12]
 800cdac:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 800cdb0:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 800cdb4:	62a3      	str	r3, [r4, #40]	; 0x28
 800cdb6:	e9c4 1207 	strd	r1, r2, [r4, #28]
 800cdba:	2303      	movs	r3, #3
 800cdbc:	84a6      	strh	r6, [r4, #36]	; 0x24
 800cdbe:	4626      	mov	r6, r4
 800cdc0:	4620      	mov	r0, r4
 800cdc2:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 800cdc6:	60e3      	str	r3, [r4, #12]
 800cdc8:	f000 feda 	bl	800db80 <ai_layers_init_all>
 800cdcc:	4630      	mov	r0, r6
 800cdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdd2:	f7ff f8d9 	bl	800bf88 <_ai_platform_acquire_crc>
 800cdd6:	4b82      	ldr	r3, [pc, #520]	; (800cfe0 <ai_platform_network_init+0x2bc>)
 800cdd8:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cde2:	185a      	adds	r2, r3, r1
 800cde4:	2a01      	cmp	r2, #1
 800cde6:	d92b      	bls.n	800ce40 <ai_platform_network_init+0x11c>
 800cde8:	f240 4249 	movw	r2, #1097	; 0x449
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d027      	beq.n	800ce40 <ai_platform_network_init+0x11c>
 800cdf0:	4a7c      	ldr	r2, [pc, #496]	; (800cfe4 <ai_platform_network_init+0x2c0>)
 800cdf2:	6813      	ldr	r3, [r2, #0]
 800cdf4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800cdf8:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800cdfc:	d02d      	beq.n	800ce5a <ai_platform_network_init+0x136>
 800cdfe:	6813      	ldr	r3, [r2, #0]
 800ce00:	f240 4183 	movw	r1, #1155	; 0x483
 800ce04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ce08:	428b      	cmp	r3, r1
 800ce0a:	f000 8089 	beq.w	800cf20 <ai_platform_network_init+0x1fc>
 800ce0e:	6813      	ldr	r3, [r2, #0]
 800ce10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ce14:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800ce18:	f000 80c3 	beq.w	800cfa2 <ai_platform_network_init+0x27e>
 800ce1c:	6813      	ldr	r3, [r2, #0]
 800ce1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d129      	bne.n	800ce7a <ai_platform_network_init+0x156>
 800ce26:	4a71      	ldr	r2, [pc, #452]	; (800cfec <ai_platform_network_init+0x2c8>)
 800ce28:	2301      	movs	r3, #1
 800ce2a:	6093      	str	r3, [r2, #8]
 800ce2c:	6893      	ldr	r3, [r2, #8]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1fc      	bne.n	800ce2c <ai_platform_network_init+0x108>
 800ce32:	496f      	ldr	r1, [pc, #444]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800ce34:	4b6f      	ldr	r3, [pc, #444]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800ce36:	6011      	str	r1, [r2, #0]
 800ce38:	6812      	ldr	r2, [r2, #0]
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d01d      	beq.n	800ce7a <ai_platform_network_init+0x156>
 800ce3e:	e7fe      	b.n	800ce3e <ai_platform_network_init+0x11a>
 800ce40:	4a6a      	ldr	r2, [pc, #424]	; (800cfec <ai_platform_network_init+0x2c8>)
 800ce42:	2301      	movs	r3, #1
 800ce44:	6093      	str	r3, [r2, #8]
 800ce46:	6893      	ldr	r3, [r2, #8]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d1fc      	bne.n	800ce46 <ai_platform_network_init+0x122>
 800ce4c:	4968      	ldr	r1, [pc, #416]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800ce4e:	4b69      	ldr	r3, [pc, #420]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800ce50:	6011      	str	r1, [r2, #0]
 800ce52:	6812      	ldr	r2, [r2, #0]
 800ce54:	429a      	cmp	r2, r3
 800ce56:	d010      	beq.n	800ce7a <ai_platform_network_init+0x156>
 800ce58:	e7fe      	b.n	800ce58 <ai_platform_network_init+0x134>
 800ce5a:	4a67      	ldr	r2, [pc, #412]	; (800cff8 <ai_platform_network_init+0x2d4>)
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800ce62:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d1fb      	bne.n	800ce62 <ai_platform_network_init+0x13e>
 800ce6a:	4961      	ldr	r1, [pc, #388]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800ce6c:	4b61      	ldr	r3, [pc, #388]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800ce6e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800ce72:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d113      	bne.n	800cea2 <ai_platform_network_init+0x17e>
 800ce7a:	2600      	movs	r6, #0
 800ce7c:	f7ff f886 	bl	800bf8c <_ai_platform_release_crc>
 800ce80:	4630      	mov	r0, r6
 800ce82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce86:	4a59      	ldr	r2, [pc, #356]	; (800cfec <ai_platform_network_init+0x2c8>)
 800ce88:	2301      	movs	r3, #1
 800ce8a:	6093      	str	r3, [r2, #8]
 800ce8c:	6893      	ldr	r3, [r2, #8]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d1fc      	bne.n	800ce8c <ai_platform_network_init+0x168>
 800ce92:	4b57      	ldr	r3, [pc, #348]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800ce94:	6013      	str	r3, [r2, #0]
 800ce96:	4b57      	ldr	r3, [pc, #348]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800ce98:	6812      	ldr	r2, [r2, #0]
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	f43f af7a 	beq.w	800cd94 <ai_platform_network_init+0x70>
 800cea0:	e7fe      	b.n	800cea0 <ai_platform_network_init+0x17c>
 800cea2:	e7fe      	b.n	800cea2 <ai_platform_network_init+0x17e>
 800cea4:	4a54      	ldr	r2, [pc, #336]	; (800cff8 <ai_platform_network_init+0x2d4>)
 800cea6:	2301      	movs	r3, #1
 800cea8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800ceac:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d1fb      	bne.n	800ceac <ai_platform_network_init+0x188>
 800ceb4:	4b4e      	ldr	r3, [pc, #312]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800ceb6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800ceba:	4b4e      	ldr	r3, [pc, #312]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800cebc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800cec0:	429a      	cmp	r2, r3
 800cec2:	f43f af67 	beq.w	800cd94 <ai_platform_network_init+0x70>
 800cec6:	e7fe      	b.n	800cec6 <ai_platform_network_init+0x1a2>
 800cec8:	2101      	movs	r1, #1
 800ceca:	4628      	mov	r0, r5
 800cecc:	f105 081c 	add.w	r8, r5, #28
 800ced0:	686e      	ldr	r6, [r5, #4]
 800ced2:	f7ff f80b 	bl	800beec <ai_buffer_get_size>
 800ced6:	4607      	mov	r7, r0
 800ced8:	2101      	movs	r1, #1
 800ceda:	4640      	mov	r0, r8
 800cedc:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800cee0:	f7ff f804 	bl	800beec <ai_buffer_get_size>
 800cee4:	2f00      	cmp	r7, #0
 800cee6:	d13e      	bne.n	800cf66 <ai_platform_network_init+0x242>
 800cee8:	2800      	cmp	r0, #0
 800ceea:	f000 808e 	beq.w	800d00a <ai_platform_network_init+0x2e6>
 800ceee:	f1b9 0f00 	cmp.w	r9, #0
 800cef2:	f000 8094 	beq.w	800d01e <ai_platform_network_init+0x2fa>
 800cef6:	f04f 0c01 	mov.w	ip, #1
 800cefa:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800cefc:	2600      	movs	r6, #0
 800cefe:	83e7      	strh	r7, [r4, #30]
 800cf00:	4563      	cmp	r3, ip
 800cf02:	83a6      	strh	r6, [r4, #28]
 800cf04:	d37a      	bcc.n	800cffc <ai_platform_network_init+0x2d8>
 800cf06:	f1bc 0f00 	cmp.w	ip, #0
 800cf0a:	f000 809c 	beq.w	800d046 <ai_platform_network_init+0x322>
 800cf0e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800cf10:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800cf14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800cf16:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 800cf1a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800cf1e:	e74c      	b.n	800cdba <ai_platform_network_init+0x96>
 800cf20:	4a35      	ldr	r2, [pc, #212]	; (800cff8 <ai_platform_network_init+0x2d4>)
 800cf22:	2301      	movs	r3, #1
 800cf24:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cf28:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d1fb      	bne.n	800cf28 <ai_platform_network_init+0x204>
 800cf30:	492f      	ldr	r1, [pc, #188]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800cf32:	4b30      	ldr	r3, [pc, #192]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800cf34:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800cf38:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800cf3c:	429a      	cmp	r2, r3
 800cf3e:	d09c      	beq.n	800ce7a <ai_platform_network_init+0x156>
 800cf40:	e7fe      	b.n	800cf40 <ai_platform_network_init+0x21c>
 800cf42:	4a2d      	ldr	r2, [pc, #180]	; (800cff8 <ai_platform_network_init+0x2d4>)
 800cf44:	2301      	movs	r3, #1
 800cf46:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800cf4a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d1fb      	bne.n	800cf4a <ai_platform_network_init+0x226>
 800cf52:	4b27      	ldr	r3, [pc, #156]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800cf54:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800cf58:	4b26      	ldr	r3, [pc, #152]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800cf5a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	f43f af18 	beq.w	800cd94 <ai_platform_network_init+0x70>
 800cf64:	e7fe      	b.n	800cf64 <ai_platform_network_init+0x240>
 800cf66:	2800      	cmp	r0, #0
 800cf68:	d153      	bne.n	800d012 <ai_platform_network_init+0x2ee>
 800cf6a:	4680      	mov	r8, r0
 800cf6c:	4684      	mov	ip, r0
 800cf6e:	2e00      	cmp	r6, #0
 800cf70:	d063      	beq.n	800d03a <ai_platform_network_init+0x316>
 800cf72:	8be6      	ldrh	r6, [r4, #30]
 800cf74:	2e00      	cmp	r6, #0
 800cf76:	d168      	bne.n	800d04a <ai_platform_network_init+0x326>
 800cf78:	2212      	movs	r2, #18
 800cf7a:	2116      	movs	r1, #22
 800cf7c:	f104 0010 	add.w	r0, r4, #16
 800cf80:	f000 fc7a 	bl	800d878 <core_set_error>
 800cf84:	e77c      	b.n	800ce80 <ai_platform_network_init+0x15c>
 800cf86:	4a19      	ldr	r2, [pc, #100]	; (800cfec <ai_platform_network_init+0x2c8>)
 800cf88:	2301      	movs	r3, #1
 800cf8a:	6093      	str	r3, [r2, #8]
 800cf8c:	6893      	ldr	r3, [r2, #8]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d1fc      	bne.n	800cf8c <ai_platform_network_init+0x268>
 800cf92:	4b17      	ldr	r3, [pc, #92]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800cf94:	6013      	str	r3, [r2, #0]
 800cf96:	4b17      	ldr	r3, [pc, #92]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800cf98:	6812      	ldr	r2, [r2, #0]
 800cf9a:	429a      	cmp	r2, r3
 800cf9c:	f43f aefa 	beq.w	800cd94 <ai_platform_network_init+0x70>
 800cfa0:	e7fe      	b.n	800cfa0 <ai_platform_network_init+0x27c>
 800cfa2:	4a12      	ldr	r2, [pc, #72]	; (800cfec <ai_platform_network_init+0x2c8>)
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	6093      	str	r3, [r2, #8]
 800cfa8:	6893      	ldr	r3, [r2, #8]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d1fc      	bne.n	800cfa8 <ai_platform_network_init+0x284>
 800cfae:	4910      	ldr	r1, [pc, #64]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800cfb0:	4b10      	ldr	r3, [pc, #64]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800cfb2:	6011      	str	r1, [r2, #0]
 800cfb4:	6812      	ldr	r2, [r2, #0]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	f43f af5f 	beq.w	800ce7a <ai_platform_network_init+0x156>
 800cfbc:	e7fe      	b.n	800cfbc <ai_platform_network_init+0x298>
 800cfbe:	4a0b      	ldr	r2, [pc, #44]	; (800cfec <ai_platform_network_init+0x2c8>)
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	6093      	str	r3, [r2, #8]
 800cfc4:	6893      	ldr	r3, [r2, #8]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d1fc      	bne.n	800cfc4 <ai_platform_network_init+0x2a0>
 800cfca:	4b09      	ldr	r3, [pc, #36]	; (800cff0 <ai_platform_network_init+0x2cc>)
 800cfcc:	6013      	str	r3, [r2, #0]
 800cfce:	4b09      	ldr	r3, [pc, #36]	; (800cff4 <ai_platform_network_init+0x2d0>)
 800cfd0:	6812      	ldr	r2, [r2, #0]
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	f43f aede 	beq.w	800cd94 <ai_platform_network_init+0x70>
 800cfd8:	e7fe      	b.n	800cfd8 <ai_platform_network_init+0x2b4>
 800cfda:	bf00      	nop
 800cfdc:	a1c00100 	.word	0xa1c00100
 800cfe0:	e0042000 	.word	0xe0042000
 800cfe4:	5c001000 	.word	0x5c001000
 800cfe8:	a1facade 	.word	0xa1facade
 800cfec:	40023000 	.word	0x40023000
 800cff0:	f407a5c2 	.word	0xf407a5c2
 800cff4:	b5e8b5cd 	.word	0xb5e8b5cd
 800cff8:	58024000 	.word	0x58024000
 800cffc:	2213      	movs	r2, #19
 800cffe:	2116      	movs	r1, #22
 800d000:	f104 0010 	add.w	r0, r4, #16
 800d004:	f000 fc38 	bl	800d878 <core_set_error>
 800d008:	e73a      	b.n	800ce80 <ai_platform_network_init+0x15c>
 800d00a:	4607      	mov	r7, r0
 800d00c:	4680      	mov	r8, r0
 800d00e:	4684      	mov	ip, r0
 800d010:	e773      	b.n	800cefa <ai_platform_network_init+0x1d6>
 800d012:	f1b9 0f00 	cmp.w	r9, #0
 800d016:	d002      	beq.n	800d01e <ai_platform_network_init+0x2fa>
 800d018:	f04f 0c01 	mov.w	ip, #1
 800d01c:	e7a7      	b.n	800cf6e <ai_platform_network_init+0x24a>
 800d01e:	2110      	movs	r1, #16
 800d020:	2213      	movs	r2, #19
 800d022:	2600      	movs	r6, #0
 800d024:	1860      	adds	r0, r4, r1
 800d026:	f000 fc27 	bl	800d878 <core_set_error>
 800d02a:	e729      	b.n	800ce80 <ai_platform_network_init+0x15c>
 800d02c:	2110      	movs	r1, #16
 800d02e:	2211      	movs	r2, #17
 800d030:	462e      	mov	r6, r5
 800d032:	1860      	adds	r0, r4, r1
 800d034:	f000 fc20 	bl	800d878 <core_set_error>
 800d038:	e722      	b.n	800ce80 <ai_platform_network_init+0x15c>
 800d03a:	2110      	movs	r1, #16
 800d03c:	2212      	movs	r2, #18
 800d03e:	1860      	adds	r0, r4, r1
 800d040:	f000 fc1a 	bl	800d878 <core_set_error>
 800d044:	e71c      	b.n	800ce80 <ai_platform_network_init+0x15c>
 800d046:	4666      	mov	r6, ip
 800d048:	e6b7      	b.n	800cdba <ai_platform_network_init+0x96>
 800d04a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d04c:	6a26      	ldr	r6, [r4, #32]
 800d04e:	2701      	movs	r7, #1
 800d050:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800d052:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d056:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 800d05a:	e74e      	b.n	800cefa <ai_platform_network_init+0x1d6>

0800d05c <ai_platform_network_post_init>:
 800d05c:	b538      	push	{r3, r4, r5, lr}
 800d05e:	2800      	cmp	r0, #0
 800d060:	d04e      	beq.n	800d100 <ai_platform_network_post_init+0xa4>
 800d062:	4b8c      	ldr	r3, [pc, #560]	; (800d294 <ai_platform_network_post_init+0x238>)
 800d064:	4604      	mov	r4, r0
 800d066:	6802      	ldr	r2, [r0, #0]
 800d068:	429a      	cmp	r2, r3
 800d06a:	d149      	bne.n	800d100 <ai_platform_network_post_init+0xa4>
 800d06c:	f7fe ff8c 	bl	800bf88 <_ai_platform_acquire_crc>
 800d070:	4b89      	ldr	r3, [pc, #548]	; (800d298 <ai_platform_network_post_init+0x23c>)
 800d072:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d07c:	189a      	adds	r2, r3, r2
 800d07e:	2a01      	cmp	r2, #1
 800d080:	f240 8095 	bls.w	800d1ae <ai_platform_network_post_init+0x152>
 800d084:	f240 4249 	movw	r2, #1097	; 0x449
 800d088:	4293      	cmp	r3, r2
 800d08a:	f000 8090 	beq.w	800d1ae <ai_platform_network_post_init+0x152>
 800d08e:	4a83      	ldr	r2, [pc, #524]	; (800d29c <ai_platform_network_post_init+0x240>)
 800d090:	6813      	ldr	r3, [r2, #0]
 800d092:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d096:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800d09a:	f000 8096 	beq.w	800d1ca <ai_platform_network_post_init+0x16e>
 800d09e:	6813      	ldr	r3, [r2, #0]
 800d0a0:	f240 4183 	movw	r1, #1155	; 0x483
 800d0a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d0a8:	428b      	cmp	r3, r1
 800d0aa:	f000 80b8 	beq.w	800d21e <ai_platform_network_post_init+0x1c2>
 800d0ae:	6813      	ldr	r3, [r2, #0]
 800d0b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d0b4:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800d0b8:	f000 80de 	beq.w	800d278 <ai_platform_network_post_init+0x21c>
 800d0bc:	6813      	ldr	r3, [r2, #0]
 800d0be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	f000 80bd 	beq.w	800d242 <ai_platform_network_post_init+0x1e6>
 800d0c8:	f7fe ff60 	bl	800bf8c <_ai_platform_release_crc>
 800d0cc:	68e3      	ldr	r3, [r4, #12]
 800d0ce:	f013 0502 	ands.w	r5, r3, #2
 800d0d2:	f000 808c 	beq.w	800d1ee <ai_platform_network_post_init+0x192>
 800d0d6:	4620      	mov	r0, r4
 800d0d8:	f000 fd60 	bl	800db9c <ai_layers_post_init_all>
 800d0dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d0de:	b16b      	cbz	r3, 800d0fc <ai_platform_network_post_init+0xa0>
 800d0e0:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800d0e2:	e007      	b.n	800d0f4 <ai_platform_network_post_init+0x98>
 800d0e4:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800d0e8:	4798      	blx	r3
 800d0ea:	692b      	ldr	r3, [r5, #16]
 800d0ec:	b133      	cbz	r3, 800d0fc <ai_platform_network_post_init+0xa0>
 800d0ee:	42ab      	cmp	r3, r5
 800d0f0:	461d      	mov	r5, r3
 800d0f2:	d003      	beq.n	800d0fc <ai_platform_network_post_init+0xa0>
 800d0f4:	4629      	mov	r1, r5
 800d0f6:	2000      	movs	r0, #0
 800d0f8:	2d00      	cmp	r5, #0
 800d0fa:	d1f3      	bne.n	800d0e4 <ai_platform_network_post_init+0x88>
 800d0fc:	2001      	movs	r0, #1
 800d0fe:	bd38      	pop	{r3, r4, r5, pc}
 800d100:	f7fe ff42 	bl	800bf88 <_ai_platform_acquire_crc>
 800d104:	4b64      	ldr	r3, [pc, #400]	; (800d298 <ai_platform_network_post_init+0x23c>)
 800d106:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d110:	185a      	adds	r2, r3, r1
 800d112:	2a01      	cmp	r2, #1
 800d114:	d92a      	bls.n	800d16c <ai_platform_network_post_init+0x110>
 800d116:	f240 4249 	movw	r2, #1097	; 0x449
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d026      	beq.n	800d16c <ai_platform_network_post_init+0x110>
 800d11e:	4a5f      	ldr	r2, [pc, #380]	; (800d29c <ai_platform_network_post_init+0x240>)
 800d120:	6813      	ldr	r3, [r2, #0]
 800d122:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d126:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800d12a:	d02c      	beq.n	800d186 <ai_platform_network_post_init+0x12a>
 800d12c:	6813      	ldr	r3, [r2, #0]
 800d12e:	f240 4183 	movw	r1, #1155	; 0x483
 800d132:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d136:	428b      	cmp	r3, r1
 800d138:	d060      	beq.n	800d1fc <ai_platform_network_post_init+0x1a0>
 800d13a:	6813      	ldr	r3, [r2, #0]
 800d13c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d140:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800d144:	f000 808b 	beq.w	800d25e <ai_platform_network_post_init+0x202>
 800d148:	6813      	ldr	r3, [r2, #0]
 800d14a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d129      	bne.n	800d1a6 <ai_platform_network_post_init+0x14a>
 800d152:	4a53      	ldr	r2, [pc, #332]	; (800d2a0 <ai_platform_network_post_init+0x244>)
 800d154:	2301      	movs	r3, #1
 800d156:	6093      	str	r3, [r2, #8]
 800d158:	6893      	ldr	r3, [r2, #8]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d1fc      	bne.n	800d158 <ai_platform_network_post_init+0xfc>
 800d15e:	4951      	ldr	r1, [pc, #324]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d160:	4b51      	ldr	r3, [pc, #324]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d162:	6011      	str	r1, [r2, #0]
 800d164:	6812      	ldr	r2, [r2, #0]
 800d166:	429a      	cmp	r2, r3
 800d168:	d01d      	beq.n	800d1a6 <ai_platform_network_post_init+0x14a>
 800d16a:	e7fe      	b.n	800d16a <ai_platform_network_post_init+0x10e>
 800d16c:	4a4c      	ldr	r2, [pc, #304]	; (800d2a0 <ai_platform_network_post_init+0x244>)
 800d16e:	2301      	movs	r3, #1
 800d170:	6093      	str	r3, [r2, #8]
 800d172:	6893      	ldr	r3, [r2, #8]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d1fc      	bne.n	800d172 <ai_platform_network_post_init+0x116>
 800d178:	494a      	ldr	r1, [pc, #296]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d17a:	4b4b      	ldr	r3, [pc, #300]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d17c:	6011      	str	r1, [r2, #0]
 800d17e:	6812      	ldr	r2, [r2, #0]
 800d180:	429a      	cmp	r2, r3
 800d182:	d010      	beq.n	800d1a6 <ai_platform_network_post_init+0x14a>
 800d184:	e7fe      	b.n	800d184 <ai_platform_network_post_init+0x128>
 800d186:	4a49      	ldr	r2, [pc, #292]	; (800d2ac <ai_platform_network_post_init+0x250>)
 800d188:	2301      	movs	r3, #1
 800d18a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800d18e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800d192:	2b00      	cmp	r3, #0
 800d194:	d1fb      	bne.n	800d18e <ai_platform_network_post_init+0x132>
 800d196:	4943      	ldr	r1, [pc, #268]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d198:	4b43      	ldr	r3, [pc, #268]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d19a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800d19e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d110      	bne.n	800d1c8 <ai_platform_network_post_init+0x16c>
 800d1a6:	f7fe fef1 	bl	800bf8c <_ai_platform_release_crc>
 800d1aa:	2000      	movs	r0, #0
 800d1ac:	bd38      	pop	{r3, r4, r5, pc}
 800d1ae:	4a3c      	ldr	r2, [pc, #240]	; (800d2a0 <ai_platform_network_post_init+0x244>)
 800d1b0:	2301      	movs	r3, #1
 800d1b2:	6093      	str	r3, [r2, #8]
 800d1b4:	6893      	ldr	r3, [r2, #8]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d1fc      	bne.n	800d1b4 <ai_platform_network_post_init+0x158>
 800d1ba:	493a      	ldr	r1, [pc, #232]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d1bc:	4b3a      	ldr	r3, [pc, #232]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d1be:	6011      	str	r1, [r2, #0]
 800d1c0:	6812      	ldr	r2, [r2, #0]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d080      	beq.n	800d0c8 <ai_platform_network_post_init+0x6c>
 800d1c6:	e7fe      	b.n	800d1c6 <ai_platform_network_post_init+0x16a>
 800d1c8:	e7fe      	b.n	800d1c8 <ai_platform_network_post_init+0x16c>
 800d1ca:	4a38      	ldr	r2, [pc, #224]	; (800d2ac <ai_platform_network_post_init+0x250>)
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800d1d2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d1fb      	bne.n	800d1d2 <ai_platform_network_post_init+0x176>
 800d1da:	4932      	ldr	r1, [pc, #200]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d1dc:	4b32      	ldr	r3, [pc, #200]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d1de:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800d1e2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800d1e6:	429a      	cmp	r2, r3
 800d1e8:	f43f af6e 	beq.w	800d0c8 <ai_platform_network_post_init+0x6c>
 800d1ec:	e7fe      	b.n	800d1ec <ai_platform_network_post_init+0x190>
 800d1ee:	2210      	movs	r2, #16
 800d1f0:	2111      	movs	r1, #17
 800d1f2:	18a0      	adds	r0, r4, r2
 800d1f4:	f000 fb40 	bl	800d878 <core_set_error>
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	bd38      	pop	{r3, r4, r5, pc}
 800d1fc:	4a2b      	ldr	r2, [pc, #172]	; (800d2ac <ai_platform_network_post_init+0x250>)
 800d1fe:	2301      	movs	r3, #1
 800d200:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800d204:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d1fb      	bne.n	800d204 <ai_platform_network_post_init+0x1a8>
 800d20c:	4925      	ldr	r1, [pc, #148]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d20e:	4b26      	ldr	r3, [pc, #152]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d210:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800d214:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800d218:	429a      	cmp	r2, r3
 800d21a:	d0c4      	beq.n	800d1a6 <ai_platform_network_post_init+0x14a>
 800d21c:	e7fe      	b.n	800d21c <ai_platform_network_post_init+0x1c0>
 800d21e:	4a23      	ldr	r2, [pc, #140]	; (800d2ac <ai_platform_network_post_init+0x250>)
 800d220:	2301      	movs	r3, #1
 800d222:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800d226:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d1fb      	bne.n	800d226 <ai_platform_network_post_init+0x1ca>
 800d22e:	491d      	ldr	r1, [pc, #116]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d230:	4b1d      	ldr	r3, [pc, #116]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d232:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800d236:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800d23a:	429a      	cmp	r2, r3
 800d23c:	f43f af44 	beq.w	800d0c8 <ai_platform_network_post_init+0x6c>
 800d240:	e7fe      	b.n	800d240 <ai_platform_network_post_init+0x1e4>
 800d242:	4a17      	ldr	r2, [pc, #92]	; (800d2a0 <ai_platform_network_post_init+0x244>)
 800d244:	2301      	movs	r3, #1
 800d246:	6093      	str	r3, [r2, #8]
 800d248:	6893      	ldr	r3, [r2, #8]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1fc      	bne.n	800d248 <ai_platform_network_post_init+0x1ec>
 800d24e:	4915      	ldr	r1, [pc, #84]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d250:	4b15      	ldr	r3, [pc, #84]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d252:	6011      	str	r1, [r2, #0]
 800d254:	6812      	ldr	r2, [r2, #0]
 800d256:	429a      	cmp	r2, r3
 800d258:	f43f af36 	beq.w	800d0c8 <ai_platform_network_post_init+0x6c>
 800d25c:	e7fe      	b.n	800d25c <ai_platform_network_post_init+0x200>
 800d25e:	4a10      	ldr	r2, [pc, #64]	; (800d2a0 <ai_platform_network_post_init+0x244>)
 800d260:	2301      	movs	r3, #1
 800d262:	6093      	str	r3, [r2, #8]
 800d264:	6893      	ldr	r3, [r2, #8]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d1fc      	bne.n	800d264 <ai_platform_network_post_init+0x208>
 800d26a:	490e      	ldr	r1, [pc, #56]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d26c:	4b0e      	ldr	r3, [pc, #56]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d26e:	6011      	str	r1, [r2, #0]
 800d270:	6812      	ldr	r2, [r2, #0]
 800d272:	429a      	cmp	r2, r3
 800d274:	d097      	beq.n	800d1a6 <ai_platform_network_post_init+0x14a>
 800d276:	e7fe      	b.n	800d276 <ai_platform_network_post_init+0x21a>
 800d278:	4a09      	ldr	r2, [pc, #36]	; (800d2a0 <ai_platform_network_post_init+0x244>)
 800d27a:	2301      	movs	r3, #1
 800d27c:	6093      	str	r3, [r2, #8]
 800d27e:	6893      	ldr	r3, [r2, #8]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d1fc      	bne.n	800d27e <ai_platform_network_post_init+0x222>
 800d284:	4907      	ldr	r1, [pc, #28]	; (800d2a4 <ai_platform_network_post_init+0x248>)
 800d286:	4b08      	ldr	r3, [pc, #32]	; (800d2a8 <ai_platform_network_post_init+0x24c>)
 800d288:	6011      	str	r1, [r2, #0]
 800d28a:	6812      	ldr	r2, [r2, #0]
 800d28c:	429a      	cmp	r2, r3
 800d28e:	f43f af1b 	beq.w	800d0c8 <ai_platform_network_post_init+0x6c>
 800d292:	e7fe      	b.n	800d292 <ai_platform_network_post_init+0x236>
 800d294:	a1c00100 	.word	0xa1c00100
 800d298:	e0042000 	.word	0xe0042000
 800d29c:	5c001000 	.word	0x5c001000
 800d2a0:	40023000 	.word	0x40023000
 800d2a4:	f407a5c2 	.word	0xf407a5c2
 800d2a8:	b5e8b5cd 	.word	0xb5e8b5cd
 800d2ac:	58024000 	.word	0x58024000

0800d2b0 <ai_platform_network_process>:
 800d2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b4:	b085      	sub	sp, #20
 800d2b6:	460e      	mov	r6, r1
 800d2b8:	4605      	mov	r5, r0
 800d2ba:	9201      	str	r2, [sp, #4]
 800d2bc:	b120      	cbz	r0, 800d2c8 <ai_platform_network_process+0x18>
 800d2be:	4b24      	ldr	r3, [pc, #144]	; (800d350 <ai_platform_network_process+0xa0>)
 800d2c0:	6802      	ldr	r2, [r0, #0]
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	bf18      	it	ne
 800d2c6:	2500      	movne	r5, #0
 800d2c8:	f7fe fe5e 	bl	800bf88 <_ai_platform_acquire_crc>
 800d2cc:	4b21      	ldr	r3, [pc, #132]	; (800d354 <ai_platform_network_process+0xa4>)
 800d2ce:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d2d8:	185a      	adds	r2, r3, r1
 800d2da:	2a01      	cmp	r2, #1
 800d2dc:	d92b      	bls.n	800d336 <ai_platform_network_process+0x86>
 800d2de:	f240 4249 	movw	r2, #1097	; 0x449
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d027      	beq.n	800d336 <ai_platform_network_process+0x86>
 800d2e6:	4a1c      	ldr	r2, [pc, #112]	; (800d358 <ai_platform_network_process+0xa8>)
 800d2e8:	6813      	ldr	r3, [r2, #0]
 800d2ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d2ee:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800d2f2:	d039      	beq.n	800d368 <ai_platform_network_process+0xb8>
 800d2f4:	6813      	ldr	r3, [r2, #0]
 800d2f6:	f240 4183 	movw	r1, #1155	; 0x483
 800d2fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d2fe:	428b      	cmp	r3, r1
 800d300:	f000 819c 	beq.w	800d63c <ai_platform_network_process+0x38c>
 800d304:	6813      	ldr	r3, [r2, #0]
 800d306:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d30a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800d30e:	f000 8179 	beq.w	800d604 <ai_platform_network_process+0x354>
 800d312:	6813      	ldr	r3, [r2, #0]
 800d314:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d136      	bne.n	800d38a <ai_platform_network_process+0xda>
 800d31c:	4a0f      	ldr	r2, [pc, #60]	; (800d35c <ai_platform_network_process+0xac>)
 800d31e:	2301      	movs	r3, #1
 800d320:	6093      	str	r3, [r2, #8]
 800d322:	6893      	ldr	r3, [r2, #8]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d1fc      	bne.n	800d322 <ai_platform_network_process+0x72>
 800d328:	4b0d      	ldr	r3, [pc, #52]	; (800d360 <ai_platform_network_process+0xb0>)
 800d32a:	6013      	str	r3, [r2, #0]
 800d32c:	4b0d      	ldr	r3, [pc, #52]	; (800d364 <ai_platform_network_process+0xb4>)
 800d32e:	6812      	ldr	r2, [r2, #0]
 800d330:	429a      	cmp	r2, r3
 800d332:	d02a      	beq.n	800d38a <ai_platform_network_process+0xda>
 800d334:	e7fe      	b.n	800d334 <ai_platform_network_process+0x84>
 800d336:	4a09      	ldr	r2, [pc, #36]	; (800d35c <ai_platform_network_process+0xac>)
 800d338:	2301      	movs	r3, #1
 800d33a:	6093      	str	r3, [r2, #8]
 800d33c:	6893      	ldr	r3, [r2, #8]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d1fc      	bne.n	800d33c <ai_platform_network_process+0x8c>
 800d342:	4b07      	ldr	r3, [pc, #28]	; (800d360 <ai_platform_network_process+0xb0>)
 800d344:	6013      	str	r3, [r2, #0]
 800d346:	4b07      	ldr	r3, [pc, #28]	; (800d364 <ai_platform_network_process+0xb4>)
 800d348:	6812      	ldr	r2, [r2, #0]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d01d      	beq.n	800d38a <ai_platform_network_process+0xda>
 800d34e:	e7fe      	b.n	800d34e <ai_platform_network_process+0x9e>
 800d350:	a1c00100 	.word	0xa1c00100
 800d354:	e0042000 	.word	0xe0042000
 800d358:	5c001000 	.word	0x5c001000
 800d35c:	40023000 	.word	0x40023000
 800d360:	f407a5c2 	.word	0xf407a5c2
 800d364:	b5e8b5cd 	.word	0xb5e8b5cd
 800d368:	4ab0      	ldr	r2, [pc, #704]	; (800d62c <ai_platform_network_process+0x37c>)
 800d36a:	2301      	movs	r3, #1
 800d36c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800d370:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800d374:	2b00      	cmp	r3, #0
 800d376:	d1fb      	bne.n	800d370 <ai_platform_network_process+0xc0>
 800d378:	4bad      	ldr	r3, [pc, #692]	; (800d630 <ai_platform_network_process+0x380>)
 800d37a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800d37e:	4bad      	ldr	r3, [pc, #692]	; (800d634 <ai_platform_network_process+0x384>)
 800d380:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800d384:	429a      	cmp	r2, r3
 800d386:	f040 812b 	bne.w	800d5e0 <ai_platform_network_process+0x330>
 800d38a:	f7fe fdff 	bl	800bf8c <_ai_platform_release_crc>
 800d38e:	2d00      	cmp	r5, #0
 800d390:	f000 8172 	beq.w	800d678 <ai_platform_network_process+0x3c8>
 800d394:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 800d396:	2b00      	cmp	r3, #0
 800d398:	f000 8123 	beq.w	800d5e2 <ai_platform_network_process+0x332>
 800d39c:	68eb      	ldr	r3, [r5, #12]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 800d3a4:	f003 0303 	and.w	r3, r3, #3
 800d3a8:	616a      	str	r2, [r5, #20]
 800d3aa:	2b03      	cmp	r3, #3
 800d3ac:	f040 811f 	bne.w	800d5ee <ai_platform_network_process+0x33e>
 800d3b0:	2e00      	cmp	r6, #0
 800d3b2:	f000 8156 	beq.w	800d662 <ai_platform_network_process+0x3b2>
 800d3b6:	fab8 f788 	clz	r7, r8
 800d3ba:	097f      	lsrs	r7, r7, #5
 800d3bc:	f1b8 0f00 	cmp.w	r8, #0
 800d3c0:	f000 814f 	beq.w	800d662 <ai_platform_network_process+0x3b2>
 800d3c4:	f8b8 3000 	ldrh.w	r3, [r8]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f000 814a 	beq.w	800d662 <ai_platform_network_process+0x3b2>
 800d3ce:	69b3      	ldr	r3, [r6, #24]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	e9cd 3502 	strd	r3, r5, [sp, #8]
 800d3d6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d072      	beq.n	800d4c4 <ai_platform_network_process+0x214>
 800d3de:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800d3e2:	2c00      	cmp	r4, #0
 800d3e4:	d06e      	beq.n	800d4c4 <ai_platform_network_process+0x214>
 800d3e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d3ea:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800d3ee:	f8d3 a000 	ldr.w	sl, [r3]
 800d3f2:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 800d3f6:	f000 8133 	beq.w	800d660 <ai_platform_network_process+0x3b0>
 800d3fa:	69a3      	ldr	r3, [r4, #24]
 800d3fc:	2101      	movs	r1, #1
 800d3fe:	4630      	mov	r0, r6
 800d400:	685d      	ldr	r5, [r3, #4]
 800d402:	f7fe fd73 	bl	800beec <ai_buffer_get_size>
 800d406:	4285      	cmp	r5, r0
 800d408:	f0c0 8138 	bcc.w	800d67c <ai_platform_network_process+0x3cc>
 800d40c:	68e0      	ldr	r0, [r4, #12]
 800d40e:	69b1      	ldr	r1, [r6, #24]
 800d410:	68c2      	ldr	r2, [r0, #12]
 800d412:	68cb      	ldr	r3, [r1, #12]
 800d414:	429a      	cmp	r2, r3
 800d416:	f040 8131 	bne.w	800d67c <ai_platform_network_process+0x3cc>
 800d41a:	6882      	ldr	r2, [r0, #8]
 800d41c:	688b      	ldr	r3, [r1, #8]
 800d41e:	429a      	cmp	r2, r3
 800d420:	f040 812c 	bne.w	800d67c <ai_platform_network_process+0x3cc>
 800d424:	6842      	ldr	r2, [r0, #4]
 800d426:	684b      	ldr	r3, [r1, #4]
 800d428:	429a      	cmp	r2, r3
 800d42a:	f040 8127 	bne.w	800d67c <ai_platform_network_process+0x3cc>
 800d42e:	69a3      	ldr	r3, [r4, #24]
 800d430:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d434:	f001 fc4e 	bl	800ecd4 <ai_array_get_data_byte_size>
 800d438:	4605      	mov	r5, r0
 800d43a:	4620      	mov	r0, r4
 800d43c:	f001 fc60 	bl	800ed00 <get_tensor_byte_size>
 800d440:	4285      	cmp	r5, r0
 800d442:	f0c0 811b 	bcc.w	800d67c <ai_platform_network_process+0x3cc>
 800d446:	69a3      	ldr	r3, [r4, #24]
 800d448:	6818      	ldr	r0, [r3, #0]
 800d44a:	f001 fbd7 	bl	800ebfc <ai_array_to_buffer_fmt>
 800d44e:	6833      	ldr	r3, [r6, #0]
 800d450:	4058      	eors	r0, r3
 800d452:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800d456:	f040 81c8 	bne.w	800d7ea <ai_platform_network_process+0x53a>
 800d45a:	6873      	ldr	r3, [r6, #4]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	f000 81bb 	beq.w	800d7d8 <ai_platform_network_process+0x528>
 800d462:	69b3      	ldr	r3, [r6, #24]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	2b00      	cmp	r3, #0
 800d468:	f000 81c8 	beq.w	800d7fc <ai_platform_network_process+0x54c>
 800d46c:	9a02      	ldr	r2, [sp, #8]
 800d46e:	4620      	mov	r0, r4
 800d470:	3701      	adds	r7, #1
 800d472:	361c      	adds	r6, #28
 800d474:	429a      	cmp	r2, r3
 800d476:	bf38      	it	cc
 800d478:	461a      	movcc	r2, r3
 800d47a:	9202      	str	r2, [sp, #8]
 800d47c:	f001 fc40 	bl	800ed00 <get_tensor_byte_size>
 800d480:	f8c9 0008 	str.w	r0, [r9, #8]
 800d484:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	fb00 f303 	mul.w	r3, r0, r3
 800d48e:	f8c9 300c 	str.w	r3, [r9, #12]
 800d492:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800d496:	440b      	add	r3, r1
 800d498:	f8c9 1004 	str.w	r1, [r9, #4]
 800d49c:	f84a 300b 	str.w	r3, [sl, fp]
 800d4a0:	69a0      	ldr	r0, [r4, #24]
 800d4a2:	6803      	ldr	r3, [r0, #0]
 800d4a4:	009a      	lsls	r2, r3, #2
 800d4a6:	f100 80bb 	bmi.w	800d620 <ai_platform_network_process+0x370>
 800d4aa:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800d4ae:	1a9b      	subs	r3, r3, r2
 800d4b0:	4419      	add	r1, r3
 800d4b2:	6081      	str	r1, [r0, #8]
 800d4b4:	69a3      	ldr	r3, [r4, #24]
 800d4b6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800d4ba:	60da      	str	r2, [r3, #12]
 800d4bc:	f8b8 3000 	ldrh.w	r3, [r8]
 800d4c0:	42bb      	cmp	r3, r7
 800d4c2:	d888      	bhi.n	800d3d6 <ai_platform_network_process+0x126>
 800d4c4:	9d03      	ldr	r5, [sp, #12]
 800d4c6:	9b01      	ldr	r3, [sp, #4]
 800d4c8:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	f000 819f 	beq.w	800d80e <ai_platform_network_process+0x55e>
 800d4d0:	2a01      	cmp	r2, #1
 800d4d2:	f240 8179 	bls.w	800d7c8 <ai_platform_network_process+0x518>
 800d4d6:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 800d4da:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	f000 8172 	beq.w	800d7c8 <ai_platform_network_process+0x518>
 800d4e4:	9e01      	ldr	r6, [sp, #4]
 800d4e6:	2700      	movs	r7, #0
 800d4e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	f000 80d3 	beq.w	800d698 <ai_platform_network_process+0x3e8>
 800d4f2:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800d4f6:	2c00      	cmp	r4, #0
 800d4f8:	f000 80ce 	beq.w	800d698 <ai_platform_network_process+0x3e8>
 800d4fc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800d500:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800d504:	f8d3 8000 	ldr.w	r8, [r3]
 800d508:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 800d50c:	f000 819d 	beq.w	800d84a <ai_platform_network_process+0x59a>
 800d510:	69a3      	ldr	r3, [r4, #24]
 800d512:	2101      	movs	r1, #1
 800d514:	4630      	mov	r0, r6
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	9301      	str	r3, [sp, #4]
 800d51a:	f7fe fce7 	bl	800beec <ai_buffer_get_size>
 800d51e:	9b01      	ldr	r3, [sp, #4]
 800d520:	4283      	cmp	r3, r0
 800d522:	f0c0 8151 	bcc.w	800d7c8 <ai_platform_network_process+0x518>
 800d526:	68e0      	ldr	r0, [r4, #12]
 800d528:	69b1      	ldr	r1, [r6, #24]
 800d52a:	68c2      	ldr	r2, [r0, #12]
 800d52c:	68cb      	ldr	r3, [r1, #12]
 800d52e:	429a      	cmp	r2, r3
 800d530:	f040 814a 	bne.w	800d7c8 <ai_platform_network_process+0x518>
 800d534:	6882      	ldr	r2, [r0, #8]
 800d536:	688b      	ldr	r3, [r1, #8]
 800d538:	429a      	cmp	r2, r3
 800d53a:	f040 8145 	bne.w	800d7c8 <ai_platform_network_process+0x518>
 800d53e:	6842      	ldr	r2, [r0, #4]
 800d540:	684b      	ldr	r3, [r1, #4]
 800d542:	429a      	cmp	r2, r3
 800d544:	f040 8140 	bne.w	800d7c8 <ai_platform_network_process+0x518>
 800d548:	69a3      	ldr	r3, [r4, #24]
 800d54a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d54e:	f001 fbc1 	bl	800ecd4 <ai_array_get_data_byte_size>
 800d552:	9001      	str	r0, [sp, #4]
 800d554:	4620      	mov	r0, r4
 800d556:	f001 fbd3 	bl	800ed00 <get_tensor_byte_size>
 800d55a:	9b01      	ldr	r3, [sp, #4]
 800d55c:	4283      	cmp	r3, r0
 800d55e:	f0c0 8133 	bcc.w	800d7c8 <ai_platform_network_process+0x518>
 800d562:	69a3      	ldr	r3, [r4, #24]
 800d564:	6818      	ldr	r0, [r3, #0]
 800d566:	f001 fb49 	bl	800ebfc <ai_array_to_buffer_fmt>
 800d56a:	6833      	ldr	r3, [r6, #0]
 800d56c:	4058      	eors	r0, r3
 800d56e:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800d572:	f040 815a 	bne.w	800d82a <ai_platform_network_process+0x57a>
 800d576:	6873      	ldr	r3, [r6, #4]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	f000 814e 	beq.w	800d81a <ai_platform_network_process+0x56a>
 800d57e:	69b3      	ldr	r3, [r6, #24]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	2b00      	cmp	r3, #0
 800d584:	f000 8159 	beq.w	800d83a <ai_platform_network_process+0x58a>
 800d588:	9a02      	ldr	r2, [sp, #8]
 800d58a:	4620      	mov	r0, r4
 800d58c:	3701      	adds	r7, #1
 800d58e:	361c      	adds	r6, #28
 800d590:	429a      	cmp	r2, r3
 800d592:	bf38      	it	cc
 800d594:	461a      	movcc	r2, r3
 800d596:	9202      	str	r2, [sp, #8]
 800d598:	f001 fbb2 	bl	800ed00 <get_tensor_byte_size>
 800d59c:	f8ca 0008 	str.w	r0, [sl, #8]
 800d5a0:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	fb00 f303 	mul.w	r3, r0, r3
 800d5aa:	f8ca 300c 	str.w	r3, [sl, #12]
 800d5ae:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800d5b2:	440b      	add	r3, r1
 800d5b4:	f8ca 1004 	str.w	r1, [sl, #4]
 800d5b8:	f848 300b 	str.w	r3, [r8, fp]
 800d5bc:	69a0      	ldr	r0, [r4, #24]
 800d5be:	6803      	ldr	r3, [r0, #0]
 800d5c0:	009b      	lsls	r3, r3, #2
 800d5c2:	d464      	bmi.n	800d68e <ai_platform_network_process+0x3de>
 800d5c4:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800d5c8:	1a9b      	subs	r3, r3, r2
 800d5ca:	4419      	add	r1, r3
 800d5cc:	6081      	str	r1, [r0, #8]
 800d5ce:	69a3      	ldr	r3, [r4, #24]
 800d5d0:	f8da 2004 	ldr.w	r2, [sl, #4]
 800d5d4:	60da      	str	r2, [r3, #12]
 800d5d6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800d5da:	429f      	cmp	r7, r3
 800d5dc:	d384      	bcc.n	800d4e8 <ai_platform_network_process+0x238>
 800d5de:	e05b      	b.n	800d698 <ai_platform_network_process+0x3e8>
 800d5e0:	e7fe      	b.n	800d5e0 <ai_platform_network_process+0x330>
 800d5e2:	68ea      	ldr	r2, [r5, #12]
 800d5e4:	616b      	str	r3, [r5, #20]
 800d5e6:	f002 0203 	and.w	r2, r2, #3
 800d5ea:	2a03      	cmp	r2, #3
 800d5ec:	d039      	beq.n	800d662 <ai_platform_network_process+0x3b2>
 800d5ee:	2230      	movs	r2, #48	; 0x30
 800d5f0:	2111      	movs	r1, #17
 800d5f2:	f105 0010 	add.w	r0, r5, #16
 800d5f6:	2400      	movs	r4, #0
 800d5f8:	f000 f93e 	bl	800d878 <core_set_error>
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	b005      	add	sp, #20
 800d600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d604:	4a0c      	ldr	r2, [pc, #48]	; (800d638 <ai_platform_network_process+0x388>)
 800d606:	2301      	movs	r3, #1
 800d608:	6093      	str	r3, [r2, #8]
 800d60a:	6893      	ldr	r3, [r2, #8]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d1fc      	bne.n	800d60a <ai_platform_network_process+0x35a>
 800d610:	4b07      	ldr	r3, [pc, #28]	; (800d630 <ai_platform_network_process+0x380>)
 800d612:	6013      	str	r3, [r2, #0]
 800d614:	4b07      	ldr	r3, [pc, #28]	; (800d634 <ai_platform_network_process+0x384>)
 800d616:	6812      	ldr	r2, [r2, #0]
 800d618:	429a      	cmp	r2, r3
 800d61a:	f43f aeb6 	beq.w	800d38a <ai_platform_network_process+0xda>
 800d61e:	e7fe      	b.n	800d61e <ai_platform_network_process+0x36e>
 800d620:	f8b8 3000 	ldrh.w	r3, [r8]
 800d624:	429f      	cmp	r7, r3
 800d626:	f4ff aed6 	bcc.w	800d3d6 <ai_platform_network_process+0x126>
 800d62a:	e74b      	b.n	800d4c4 <ai_platform_network_process+0x214>
 800d62c:	58024000 	.word	0x58024000
 800d630:	f407a5c2 	.word	0xf407a5c2
 800d634:	b5e8b5cd 	.word	0xb5e8b5cd
 800d638:	40023000 	.word	0x40023000
 800d63c:	4a87      	ldr	r2, [pc, #540]	; (800d85c <ai_platform_network_process+0x5ac>)
 800d63e:	2301      	movs	r3, #1
 800d640:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800d644:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d1fb      	bne.n	800d644 <ai_platform_network_process+0x394>
 800d64c:	4b84      	ldr	r3, [pc, #528]	; (800d860 <ai_platform_network_process+0x5b0>)
 800d64e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800d652:	4b84      	ldr	r3, [pc, #528]	; (800d864 <ai_platform_network_process+0x5b4>)
 800d654:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800d658:	429a      	cmp	r2, r3
 800d65a:	f43f ae96 	beq.w	800d38a <ai_platform_network_process+0xda>
 800d65e:	e7fe      	b.n	800d65e <ai_platform_network_process+0x3ae>
 800d660:	9d03      	ldr	r5, [sp, #12]
 800d662:	2400      	movs	r4, #0
 800d664:	2217      	movs	r2, #23
 800d666:	2112      	movs	r1, #18
 800d668:	f105 0010 	add.w	r0, r5, #16
 800d66c:	f000 f904 	bl	800d878 <core_set_error>
 800d670:	4620      	mov	r0, r4
 800d672:	b005      	add	sp, #20
 800d674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d678:	462c      	mov	r4, r5
 800d67a:	e7bf      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d67c:	9d03      	ldr	r5, [sp, #12]
 800d67e:	2218      	movs	r2, #24
 800d680:	2112      	movs	r1, #18
 800d682:	2400      	movs	r4, #0
 800d684:	f105 0010 	add.w	r0, r5, #16
 800d688:	f000 f8f6 	bl	800d878 <core_set_error>
 800d68c:	e7b6      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d68e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800d692:	429f      	cmp	r7, r3
 800d694:	f4ff af28 	bcc.w	800d4e8 <ai_platform_network_process+0x238>
 800d698:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 800d69c:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 800d69e:	82ab      	strh	r3, [r5, #20]
 800d6a0:	2a00      	cmp	r2, #0
 800d6a2:	f040 808b 	bne.w	800d7bc <ai_platform_network_process+0x50c>
 800d6a6:	4616      	mov	r6, r2
 800d6a8:	4617      	mov	r7, r2
 800d6aa:	8aec      	ldrh	r4, [r5, #22]
 800d6ac:	429c      	cmp	r4, r3
 800d6ae:	d2a5      	bcs.n	800d5fc <ai_platform_network_process+0x34c>
 800d6b0:	46ab      	mov	fp, r5
 800d6b2:	2e00      	cmp	r6, #0
 800d6b4:	d030      	beq.n	800d718 <ai_platform_network_process+0x468>
 800d6b6:	f04f 0800 	mov.w	r8, #0
 800d6ba:	e014      	b.n	800d6e6 <ai_platform_network_process+0x436>
 800d6bc:	6882      	ldr	r2, [r0, #8]
 800d6be:	68c5      	ldr	r5, [r0, #12]
 800d6c0:	6863      	ldr	r3, [r4, #4]
 800d6c2:	1b52      	subs	r2, r2, r5
 800d6c4:	4413      	add	r3, r2
 800d6c6:	6083      	str	r3, [r0, #8]
 800d6c8:	698b      	ldr	r3, [r1, #24]
 800d6ca:	6862      	ldr	r2, [r4, #4]
 800d6cc:	60da      	str	r2, [r3, #12]
 800d6ce:	f859 200a 	ldr.w	r2, [r9, sl]
 800d6d2:	f108 0801 	add.w	r8, r8, #1
 800d6d6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800d6da:	440b      	add	r3, r1
 800d6dc:	4293      	cmp	r3, r2
 800d6de:	d301      	bcc.n	800d6e4 <ai_platform_network_process+0x434>
 800d6e0:	68e3      	ldr	r3, [r4, #12]
 800d6e2:	1ad3      	subs	r3, r2, r3
 800d6e4:	6063      	str	r3, [r4, #4]
 800d6e6:	8833      	ldrh	r3, [r6, #0]
 800d6e8:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800d6ec:	4543      	cmp	r3, r8
 800d6ee:	d913      	bls.n	800d718 <ai_platform_network_process+0x468>
 800d6f0:	6873      	ldr	r3, [r6, #4]
 800d6f2:	b18b      	cbz	r3, 800d718 <ai_platform_network_process+0x468>
 800d6f4:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 800d6f8:	b171      	cbz	r1, 800d718 <ai_platform_network_process+0x468>
 800d6fa:	6988      	ldr	r0, [r1, #24]
 800d6fc:	68b2      	ldr	r2, [r6, #8]
 800d6fe:	6803      	ldr	r3, [r0, #0]
 800d700:	f8d2 9000 	ldr.w	r9, [r2]
 800d704:	009d      	lsls	r5, r3, #2
 800d706:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800d70a:	d5d7      	bpl.n	800d6bc <ai_platform_network_process+0x40c>
 800d70c:	6881      	ldr	r1, [r0, #8]
 800d70e:	68a2      	ldr	r2, [r4, #8]
 800d710:	6860      	ldr	r0, [r4, #4]
 800d712:	f000 ff67 	bl	800e5e4 <st_int8_copy>
 800d716:	e7da      	b.n	800d6ce <ai_platform_network_process+0x41e>
 800d718:	4658      	mov	r0, fp
 800d71a:	f000 fa53 	bl	800dbc4 <ai_layers_forward_all>
 800d71e:	2f00      	cmp	r7, #0
 800d720:	d03d      	beq.n	800d79e <ai_platform_network_process+0x4ee>
 800d722:	2400      	movs	r4, #0
 800d724:	e016      	b.n	800d754 <ai_platform_network_process+0x4a4>
 800d726:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 800d72a:	f859 100a 	ldr.w	r1, [r9, sl]
 800d72e:	4413      	add	r3, r2
 800d730:	428b      	cmp	r3, r1
 800d732:	d302      	bcc.n	800d73a <ai_platform_network_process+0x48a>
 800d734:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d738:	1acb      	subs	r3, r1, r3
 800d73a:	f8c8 3004 	str.w	r3, [r8, #4]
 800d73e:	6981      	ldr	r1, [r0, #24]
 800d740:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800d744:	1b52      	subs	r2, r2, r5
 800d746:	4413      	add	r3, r2
 800d748:	608b      	str	r3, [r1, #8]
 800d74a:	6983      	ldr	r3, [r0, #24]
 800d74c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800d750:	60da      	str	r2, [r3, #12]
 800d752:	3401      	adds	r4, #1
 800d754:	883b      	ldrh	r3, [r7, #0]
 800d756:	42a3      	cmp	r3, r4
 800d758:	d921      	bls.n	800d79e <ai_platform_network_process+0x4ee>
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	b1fb      	cbz	r3, 800d79e <ai_platform_network_process+0x4ee>
 800d75e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d762:	b1e0      	cbz	r0, 800d79e <ai_platform_network_process+0x4ee>
 800d764:	68ba      	ldr	r2, [r7, #8]
 800d766:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800d76a:	6983      	ldr	r3, [r0, #24]
 800d76c:	f8d2 9000 	ldr.w	r9, [r2]
 800d770:	681a      	ldr	r2, [r3, #0]
 800d772:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800d776:	0092      	lsls	r2, r2, #2
 800d778:	d5d5      	bpl.n	800d726 <ai_platform_network_process+0x476>
 800d77a:	6898      	ldr	r0, [r3, #8]
 800d77c:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800d780:	f000 ff30 	bl	800e5e4 <st_int8_copy>
 800d784:	f859 200a 	ldr.w	r2, [r9, sl]
 800d788:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800d78c:	440b      	add	r3, r1
 800d78e:	4293      	cmp	r3, r2
 800d790:	d302      	bcc.n	800d798 <ai_platform_network_process+0x4e8>
 800d792:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d796:	1ad3      	subs	r3, r2, r3
 800d798:	f8c8 3004 	str.w	r3, [r8, #4]
 800d79c:	e7d9      	b.n	800d752 <ai_platform_network_process+0x4a2>
 800d79e:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800d7a2:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800d7a6:	3401      	adds	r4, #1
 800d7a8:	b2a4      	uxth	r4, r4
 800d7aa:	42a3      	cmp	r3, r4
 800d7ac:	f8ab 4016 	strh.w	r4, [fp, #22]
 800d7b0:	f63f af7f 	bhi.w	800d6b2 <ai_platform_network_process+0x402>
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	b005      	add	sp, #20
 800d7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7bc:	2a01      	cmp	r2, #1
 800d7be:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 800d7c0:	d029      	beq.n	800d816 <ai_platform_network_process+0x566>
 800d7c2:	f106 070c 	add.w	r7, r6, #12
 800d7c6:	e770      	b.n	800d6aa <ai_platform_network_process+0x3fa>
 800d7c8:	2218      	movs	r2, #24
 800d7ca:	2113      	movs	r1, #19
 800d7cc:	f105 0010 	add.w	r0, r5, #16
 800d7d0:	2400      	movs	r4, #0
 800d7d2:	f000 f851 	bl	800d878 <core_set_error>
 800d7d6:	e711      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d7d8:	9d03      	ldr	r5, [sp, #12]
 800d7da:	4604      	mov	r4, r0
 800d7dc:	2217      	movs	r2, #23
 800d7de:	2112      	movs	r1, #18
 800d7e0:	f105 0010 	add.w	r0, r5, #16
 800d7e4:	f000 f848 	bl	800d878 <core_set_error>
 800d7e8:	e708      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d7ea:	9d03      	ldr	r5, [sp, #12]
 800d7ec:	2219      	movs	r2, #25
 800d7ee:	2112      	movs	r1, #18
 800d7f0:	2400      	movs	r4, #0
 800d7f2:	f105 0010 	add.w	r0, r5, #16
 800d7f6:	f000 f83f 	bl	800d878 <core_set_error>
 800d7fa:	e6ff      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d7fc:	9d03      	ldr	r5, [sp, #12]
 800d7fe:	4604      	mov	r4, r0
 800d800:	2221      	movs	r2, #33	; 0x21
 800d802:	2112      	movs	r1, #18
 800d804:	f105 0010 	add.w	r0, r5, #16
 800d808:	f000 f836 	bl	800d878 <core_set_error>
 800d80c:	e6f6      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d80e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 800d812:	82ab      	strh	r3, [r5, #20]
 800d814:	e744      	b.n	800d6a0 <ai_platform_network_process+0x3f0>
 800d816:	2700      	movs	r7, #0
 800d818:	e747      	b.n	800d6aa <ai_platform_network_process+0x3fa>
 800d81a:	4604      	mov	r4, r0
 800d81c:	2217      	movs	r2, #23
 800d81e:	2113      	movs	r1, #19
 800d820:	f105 0010 	add.w	r0, r5, #16
 800d824:	f000 f828 	bl	800d878 <core_set_error>
 800d828:	e6e8      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d82a:	2219      	movs	r2, #25
 800d82c:	2113      	movs	r1, #19
 800d82e:	f105 0010 	add.w	r0, r5, #16
 800d832:	2400      	movs	r4, #0
 800d834:	f000 f820 	bl	800d878 <core_set_error>
 800d838:	e6e0      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d83a:	4604      	mov	r4, r0
 800d83c:	2221      	movs	r2, #33	; 0x21
 800d83e:	2113      	movs	r1, #19
 800d840:	f105 0010 	add.w	r0, r5, #16
 800d844:	f000 f818 	bl	800d878 <core_set_error>
 800d848:	e6d8      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d84a:	2217      	movs	r2, #23
 800d84c:	2113      	movs	r1, #19
 800d84e:	f105 0010 	add.w	r0, r5, #16
 800d852:	4654      	mov	r4, sl
 800d854:	f000 f810 	bl	800d878 <core_set_error>
 800d858:	e6d0      	b.n	800d5fc <ai_platform_network_process+0x34c>
 800d85a:	bf00      	nop
 800d85c:	58024000 	.word	0x58024000
 800d860:	f407a5c2 	.word	0xf407a5c2
 800d864:	b5e8b5cd 	.word	0xb5e8b5cd

0800d868 <core_init>:
 800d868:	2001      	movs	r0, #1
 800d86a:	4770      	bx	lr

0800d86c <core_get_error>:
 800d86c:	4603      	mov	r3, r0
 800d86e:	2200      	movs	r2, #0
 800d870:	6800      	ldr	r0, [r0, #0]
 800d872:	601a      	str	r2, [r3, #0]
 800d874:	4770      	bx	lr
 800d876:	bf00      	nop

0800d878 <core_set_error>:
 800d878:	4603      	mov	r3, r0
 800d87a:	7800      	ldrb	r0, [r0, #0]
 800d87c:	b108      	cbz	r0, 800d882 <core_set_error+0xa>
 800d87e:	2000      	movs	r0, #0
 800d880:	4770      	bx	lr
 800d882:	7019      	strb	r1, [r3, #0]
 800d884:	2001      	movs	r0, #1
 800d886:	6819      	ldr	r1, [r3, #0]
 800d888:	f362 211f 	bfi	r1, r2, #8, #24
 800d88c:	6019      	str	r1, [r3, #0]
 800d88e:	4770      	bx	lr

0800d890 <node_convert>:
 800d890:	6982      	ldr	r2, [r0, #24]
 800d892:	8813      	ldrh	r3, [r2, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d04a      	beq.n	800d92e <node_convert+0x9e>
 800d898:	6852      	ldr	r2, [r2, #4]
 800d89a:	6850      	ldr	r0, [r2, #4]
 800d89c:	b100      	cbz	r0, 800d8a0 <node_convert+0x10>
 800d89e:	6800      	ldr	r0, [r0, #0]
 800d8a0:	2b01      	cmp	r3, #1
 800d8a2:	f000 813d 	beq.w	800db20 <node_convert+0x290>
 800d8a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8aa:	6915      	ldr	r5, [r2, #16]
 800d8ac:	b105      	cbz	r5, 800d8b0 <node_convert+0x20>
 800d8ae:	682d      	ldr	r5, [r5, #0]
 800d8b0:	6883      	ldr	r3, [r0, #8]
 800d8b2:	0a1b      	lsrs	r3, r3, #8
 800d8b4:	f000 80ee 	beq.w	800da94 <node_convert+0x204>
 800d8b8:	68c1      	ldr	r1, [r0, #12]
 800d8ba:	2401      	movs	r4, #1
 800d8bc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d8c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d8c4:	4299      	cmp	r1, r3
 800d8c6:	fb02 f404 	mul.w	r4, r2, r4
 800d8ca:	d1f9      	bne.n	800d8c0 <node_convert+0x30>
 800d8cc:	6982      	ldr	r2, [r0, #24]
 800d8ce:	69af      	ldr	r7, [r5, #24]
 800d8d0:	6813      	ldr	r3, [r2, #0]
 800d8d2:	f3c3 4143 	ubfx	r1, r3, #17, #4
 800d8d6:	2901      	cmp	r1, #1
 800d8d8:	d02b      	beq.n	800d932 <node_convert+0xa2>
 800d8da:	6801      	ldr	r1, [r0, #0]
 800d8dc:	68bd      	ldr	r5, [r7, #8]
 800d8de:	2900      	cmp	r1, #0
 800d8e0:	d069      	beq.n	800d9b6 <node_convert+0x126>
 800d8e2:	684e      	ldr	r6, [r1, #4]
 800d8e4:	f3c3 50c0 	ubfx	r0, r3, #23, #1
 800d8e8:	6892      	ldr	r2, [r2, #8]
 800d8ea:	2e00      	cmp	r6, #0
 800d8ec:	f000 80b8 	beq.w	800da60 <node_convert+0x1d0>
 800d8f0:	884b      	ldrh	r3, [r1, #2]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	f000 8089 	beq.w	800da0a <node_convert+0x17a>
 800d8f8:	6833      	ldr	r3, [r6, #0]
 800d8fa:	ed93 7a00 	vldr	s14, [r3]
 800d8fe:	6873      	ldr	r3, [r6, #4]
 800d900:	2800      	cmp	r0, #0
 800d902:	f000 80c5 	beq.w	800da90 <node_convert+0x200>
 800d906:	f993 0000 	ldrsb.w	r0, [r3]
 800d90a:	b174      	cbz	r4, 800d92a <node_convert+0x9a>
 800d90c:	4629      	mov	r1, r5
 800d90e:	4414      	add	r4, r2
 800d910:	f912 3b01 	ldrsb.w	r3, [r2], #1
 800d914:	1a1b      	subs	r3, r3, r0
 800d916:	42a2      	cmp	r2, r4
 800d918:	ee07 3a90 	vmov	s15, r3
 800d91c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d920:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d924:	ece1 7a01 	vstmia	r1!, {s15}
 800d928:	d1f2      	bne.n	800d910 <node_convert+0x80>
 800d92a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d92e:	685b      	ldr	r3, [r3, #4]
 800d930:	deff      	udf	#255	; 0xff
 800d932:	682e      	ldr	r6, [r5, #0]
 800d934:	6895      	ldr	r5, [r2, #8]
 800d936:	2e00      	cmp	r6, #0
 800d938:	f000 80ae 	beq.w	800da98 <node_convert+0x208>
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	6871      	ldr	r1, [r6, #4]
 800d940:	68ba      	ldr	r2, [r7, #8]
 800d942:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 800d946:	2900      	cmp	r1, #0
 800d948:	d064      	beq.n	800da14 <node_convert+0x184>
 800d94a:	8870      	ldrh	r0, [r6, #2]
 800d94c:	2800      	cmp	r0, #0
 800d94e:	d067      	beq.n	800da20 <node_convert+0x190>
 800d950:	6808      	ldr	r0, [r1, #0]
 800d952:	edd0 7a00 	vldr	s15, [r0]
 800d956:	2b00      	cmp	r3, #0
 800d958:	f000 80d7 	beq.w	800db0a <node_convert+0x27a>
 800d95c:	684b      	ldr	r3, [r1, #4]
 800d95e:	f993 3000 	ldrsb.w	r3, [r3]
 800d962:	ee06 3a90 	vmov	s13, r3
 800d966:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800d96a:	2c00      	cmp	r4, #0
 800d96c:	d0dd      	beq.n	800d92a <node_convert+0x9a>
 800d96e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d972:	4414      	add	r4, r2
 800d974:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800d978:	ed9f 5a6b 	vldr	s10, [pc, #428]	; 800db28 <node_convert+0x298>
 800d97c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800d980:	ecb5 7a01 	vldmia	r5!, {s14}
 800d984:	eef0 7a66 	vmov.f32	s15, s13
 800d988:	eee7 7a06 	vfma.f32	s15, s14, s12
 800d98c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d994:	bfac      	ite	ge
 800d996:	ee77 7aa5 	vaddge.f32	s15, s15, s11
 800d99a:	ee77 7ac5 	vsublt.f32	s15, s15, s10
 800d99e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d9a2:	ee17 3a90 	vmov	r3, s15
 800d9a6:	f303 0307 	ssat	r3, #8, r3
 800d9aa:	f802 3b01 	strb.w	r3, [r2], #1
 800d9ae:	42a2      	cmp	r2, r4
 800d9b0:	d1e6      	bne.n	800d980 <node_convert+0xf0>
 800d9b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b6:	f3c3 11c6 	ubfx	r1, r3, #7, #7
 800d9ba:	f003 067f 	and.w	r6, r3, #127	; 0x7f
 800d9be:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 800d9c2:	6890      	ldr	r0, [r2, #8]
 800d9c4:	1b8e      	subs	r6, r1, r6
 800d9c6:	2908      	cmp	r1, #8
 800d9c8:	4622      	mov	r2, r4
 800d9ca:	4629      	mov	r1, r5
 800d9cc:	f106 0640 	add.w	r6, r6, #64	; 0x40
 800d9d0:	eba6 0603 	sub.w	r6, r6, r3
 800d9d4:	f000 808b 	beq.w	800daee <node_convert+0x25e>
 800d9d8:	f001 f846 	bl	800ea68 <arm_q15_to_float>
 800d9dc:	2e00      	cmp	r6, #0
 800d9de:	d0a4      	beq.n	800d92a <node_convert+0x9a>
 800d9e0:	ee07 6a90 	vmov	s15, r6
 800d9e4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800d9e8:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800d9ec:	f004 f8b8 	bl	8011b60 <powf>
 800d9f0:	2c00      	cmp	r4, #0
 800d9f2:	d09a      	beq.n	800d92a <node_convert+0x9a>
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	ecf5 7a01 	vldmia	r5!, {s15}
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	ee67 7a80 	vmul.f32	s15, s15, s0
 800da00:	429c      	cmp	r4, r3
 800da02:	ed45 7a01 	vstr	s15, [r5, #-4]
 800da06:	d1f6      	bne.n	800d9f6 <node_convert+0x166>
 800da08:	e78f      	b.n	800d92a <node_convert+0x9a>
 800da0a:	b358      	cbz	r0, 800da64 <node_convert+0x1d4>
 800da0c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800db2c <node_convert+0x29c>
 800da10:	4618      	mov	r0, r3
 800da12:	e77a      	b.n	800d90a <node_convert+0x7a>
 800da14:	b133      	cbz	r3, 800da24 <node_convert+0x194>
 800da16:	eddf 6a45 	vldr	s13, [pc, #276]	; 800db2c <node_convert+0x29c>
 800da1a:	eef0 7a66 	vmov.f32	s15, s13
 800da1e:	e7a4      	b.n	800d96a <node_convert+0xda>
 800da20:	2b00      	cmp	r3, #0
 800da22:	d1f8      	bne.n	800da16 <node_convert+0x186>
 800da24:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800da28:	eddf 7a40 	vldr	s15, [pc, #256]	; 800db2c <node_convert+0x29c>
 800da2c:	2c00      	cmp	r4, #0
 800da2e:	f43f af7c 	beq.w	800d92a <node_convert+0x9a>
 800da32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da36:	4414      	add	r4, r2
 800da38:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800da3c:	ecb5 7a01 	vldmia	r5!, {s14}
 800da40:	eef0 7a66 	vmov.f32	s15, s13
 800da44:	eee7 7a06 	vfma.f32	s15, s14, s12
 800da48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800da4c:	ee17 3a90 	vmov	r3, s15
 800da50:	f383 0308 	usat	r3, #8, r3
 800da54:	f802 3b01 	strb.w	r3, [r2], #1
 800da58:	42a2      	cmp	r2, r4
 800da5a:	d1ef      	bne.n	800da3c <node_convert+0x1ac>
 800da5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da60:	2800      	cmp	r0, #0
 800da62:	d147      	bne.n	800daf4 <node_convert+0x264>
 800da64:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800db2c <node_convert+0x29c>
 800da68:	2c00      	cmp	r4, #0
 800da6a:	f43f af5e 	beq.w	800d92a <node_convert+0x9a>
 800da6e:	4629      	mov	r1, r5
 800da70:	4414      	add	r4, r2
 800da72:	f812 3b01 	ldrb.w	r3, [r2], #1
 800da76:	1a1b      	subs	r3, r3, r0
 800da78:	42a2      	cmp	r2, r4
 800da7a:	ee07 3a90 	vmov	s15, r3
 800da7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da82:	ee67 7a87 	vmul.f32	s15, s15, s14
 800da86:	ece1 7a01 	vstmia	r1!, {s15}
 800da8a:	d1f2      	bne.n	800da72 <node_convert+0x1e2>
 800da8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da90:	7818      	ldrb	r0, [r3, #0]
 800da92:	e7e9      	b.n	800da68 <node_convert+0x1d8>
 800da94:	2401      	movs	r4, #1
 800da96:	e719      	b.n	800d8cc <node_convert+0x3c>
 800da98:	683a      	ldr	r2, [r7, #0]
 800da9a:	f3c2 18c6 	ubfx	r8, r2, #7, #7
 800da9e:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 800daa2:	f3c2 52c0 	ubfx	r2, r2, #23, #1
 800daa6:	eba8 0303 	sub.w	r3, r8, r3
 800daaa:	3340      	adds	r3, #64	; 0x40
 800daac:	1a9b      	subs	r3, r3, r2
 800daae:	d014      	beq.n	800dada <node_convert+0x24a>
 800dab0:	425b      	negs	r3, r3
 800dab2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800dab6:	ee00 3a90 	vmov	s1, r3
 800daba:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 800dabe:	f004 f84f 	bl	8011b60 <powf>
 800dac2:	b154      	cbz	r4, 800dada <node_convert+0x24a>
 800dac4:	4633      	mov	r3, r6
 800dac6:	462a      	mov	r2, r5
 800dac8:	ecf2 7a01 	vldmia	r2!, {s15}
 800dacc:	3301      	adds	r3, #1
 800dace:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dad2:	42a3      	cmp	r3, r4
 800dad4:	ed42 7a01 	vstr	s15, [r2, #-4]
 800dad8:	d1f6      	bne.n	800dac8 <node_convert+0x238>
 800dada:	f1b8 0f08 	cmp.w	r8, #8
 800dade:	d00d      	beq.n	800dafc <node_convert+0x26c>
 800dae0:	4622      	mov	r2, r4
 800dae2:	68b9      	ldr	r1, [r7, #8]
 800dae4:	4628      	mov	r0, r5
 800dae6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800daea:	f000 be3b 	b.w	800e764 <arm_float_to_q15>
 800daee:	f001 f821 	bl	800eb34 <arm_q7_to_float>
 800daf2:	e773      	b.n	800d9dc <node_convert+0x14c>
 800daf4:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800db2c <node_convert+0x29c>
 800daf8:	4630      	mov	r0, r6
 800dafa:	e706      	b.n	800d90a <node_convert+0x7a>
 800dafc:	4622      	mov	r2, r4
 800dafe:	68b9      	ldr	r1, [r7, #8]
 800db00:	4628      	mov	r0, r5
 800db02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db06:	f000 bee3 	b.w	800e8d0 <arm_float_to_q7>
 800db0a:	684b      	ldr	r3, [r1, #4]
 800db0c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	ee06 3a90 	vmov	s13, r3
 800db16:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800db1a:	ee76 6a87 	vadd.f32	s13, s13, s14
 800db1e:	e785      	b.n	800da2c <node_convert+0x19c>
 800db20:	2300      	movs	r3, #0
 800db22:	685b      	ldr	r3, [r3, #4]
 800db24:	deff      	udf	#255	; 0xff
 800db26:	bf00      	nop
 800db28:	3efffffc 	.word	0x3efffffc
 800db2c:	00000000 	.word	0x00000000

0800db30 <ai_check_custom_types>:
 800db30:	b082      	sub	sp, #8
 800db32:	4b12      	ldr	r3, [pc, #72]	; (800db7c <ai_check_custom_types+0x4c>)
 800db34:	9301      	str	r3, [sp, #4]
 800db36:	b118      	cbz	r0, 800db40 <ai_check_custom_types+0x10>
 800db38:	7803      	ldrb	r3, [r0, #0]
 800db3a:	2b03      	cmp	r3, #3
 800db3c:	d002      	beq.n	800db44 <ai_check_custom_types+0x14>
 800db3e:	2000      	movs	r0, #0
 800db40:	b002      	add	sp, #8
 800db42:	4770      	bx	lr
 800db44:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800db48:	4293      	cmp	r3, r2
 800db4a:	d004      	beq.n	800db56 <ai_check_custom_types+0x26>
 800db4c:	2001      	movs	r0, #1
 800db4e:	f080 0001 	eor.w	r0, r0, #1
 800db52:	b002      	add	sp, #8
 800db54:	4770      	bx	lr
 800db56:	7842      	ldrb	r2, [r0, #1]
 800db58:	3001      	adds	r0, #1
 800db5a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800db5e:	429a      	cmp	r2, r3
 800db60:	d1f4      	bne.n	800db4c <ai_check_custom_types+0x1c>
 800db62:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800db66:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800db6a:	429a      	cmp	r2, r3
 800db6c:	d1ee      	bne.n	800db4c <ai_check_custom_types+0x1c>
 800db6e:	7842      	ldrb	r2, [r0, #1]
 800db70:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800db74:	429a      	cmp	r2, r3
 800db76:	d1e9      	bne.n	800db4c <ai_check_custom_types+0x1c>
 800db78:	2000      	movs	r0, #0
 800db7a:	e7e8      	b.n	800db4e <ai_check_custom_types+0x1e>
 800db7c:	84048403 	.word	0x84048403

0800db80 <ai_layers_init_all>:
 800db80:	2100      	movs	r1, #0
 800db82:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800db84:	b13b      	cbz	r3, 800db96 <ai_layers_init_all+0x16>
 800db86:	691a      	ldr	r2, [r3, #16]
 800db88:	3101      	adds	r1, #1
 800db8a:	60d8      	str	r0, [r3, #12]
 800db8c:	429a      	cmp	r2, r3
 800db8e:	4613      	mov	r3, r2
 800db90:	d001      	beq.n	800db96 <ai_layers_init_all+0x16>
 800db92:	2a00      	cmp	r2, #0
 800db94:	d1f6      	bne.n	800db84 <ai_layers_init_all+0x4>
 800db96:	4608      	mov	r0, r1
 800db98:	4770      	bx	lr
 800db9a:	bf00      	nop

0800db9c <ai_layers_post_init_all>:
 800db9c:	b538      	push	{r3, r4, r5, lr}
 800db9e:	2500      	movs	r5, #0
 800dba0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800dba2:	b16c      	cbz	r4, 800dbc0 <ai_layers_post_init_all+0x24>
 800dba4:	6863      	ldr	r3, [r4, #4]
 800dba6:	07db      	lsls	r3, r3, #31
 800dba8:	d504      	bpl.n	800dbb4 <ai_layers_post_init_all+0x18>
 800dbaa:	6a23      	ldr	r3, [r4, #32]
 800dbac:	4620      	mov	r0, r4
 800dbae:	b10b      	cbz	r3, 800dbb4 <ai_layers_post_init_all+0x18>
 800dbb0:	3501      	adds	r5, #1
 800dbb2:	4798      	blx	r3
 800dbb4:	6923      	ldr	r3, [r4, #16]
 800dbb6:	42a3      	cmp	r3, r4
 800dbb8:	461c      	mov	r4, r3
 800dbba:	d001      	beq.n	800dbc0 <ai_layers_post_init_all+0x24>
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d1f0      	bne.n	800dba2 <ai_layers_post_init_all+0x6>
 800dbc0:	4628      	mov	r0, r5
 800dbc2:	bd38      	pop	{r3, r4, r5, pc}

0800dbc4 <ai_layers_forward_all>:
 800dbc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbc8:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 800dbcc:	4604      	mov	r4, r0
 800dbce:	f1b8 0f00 	cmp.w	r8, #0
 800dbd2:	d02a      	beq.n	800dc2a <ai_layers_forward_all+0x66>
 800dbd4:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800dbd6:	6381      	str	r1, [r0, #56]	; 0x38
 800dbd8:	b319      	cbz	r1, 800dc22 <ai_layers_forward_all+0x5e>
 800dbda:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800dbdc:	2001      	movs	r0, #1
 800dbde:	47c0      	blx	r8
 800dbe0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800dbe2:	b1f6      	cbz	r6, 800dc22 <ai_layers_forward_all+0x5e>
 800dbe4:	2700      	movs	r7, #0
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800dbea:	2002      	movs	r0, #2
 800dbec:	47c0      	blx	r8
 800dbee:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800dbf0:	4628      	mov	r0, r5
 800dbf2:	696b      	ldr	r3, [r5, #20]
 800dbf4:	4798      	blx	r3
 800dbf6:	692e      	ldr	r6, [r5, #16]
 800dbf8:	2003      	movs	r0, #3
 800dbfa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800dbfc:	42b5      	cmp	r5, r6
 800dbfe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800dc00:	d007      	beq.n	800dc12 <ai_layers_forward_all+0x4e>
 800dc02:	47c0      	blx	r8
 800dc04:	3701      	adds	r7, #1
 800dc06:	63a6      	str	r6, [r4, #56]	; 0x38
 800dc08:	2e00      	cmp	r6, #0
 800dc0a:	d1ec      	bne.n	800dbe6 <ai_layers_forward_all+0x22>
 800dc0c:	4638      	mov	r0, r7
 800dc0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc12:	2003      	movs	r0, #3
 800dc14:	3701      	adds	r7, #1
 800dc16:	47c0      	blx	r8
 800dc18:	2300      	movs	r3, #0
 800dc1a:	4638      	mov	r0, r7
 800dc1c:	63a3      	str	r3, [r4, #56]	; 0x38
 800dc1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc22:	2700      	movs	r7, #0
 800dc24:	4638      	mov	r0, r7
 800dc26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc2a:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800dc2c:	6385      	str	r5, [r0, #56]	; 0x38
 800dc2e:	2d00      	cmp	r5, #0
 800dc30:	d0f7      	beq.n	800dc22 <ai_layers_forward_all+0x5e>
 800dc32:	4647      	mov	r7, r8
 800dc34:	696b      	ldr	r3, [r5, #20]
 800dc36:	4628      	mov	r0, r5
 800dc38:	4798      	blx	r3
 800dc3a:	462b      	mov	r3, r5
 800dc3c:	692d      	ldr	r5, [r5, #16]
 800dc3e:	429d      	cmp	r5, r3
 800dc40:	d004      	beq.n	800dc4c <ai_layers_forward_all+0x88>
 800dc42:	3701      	adds	r7, #1
 800dc44:	63a5      	str	r5, [r4, #56]	; 0x38
 800dc46:	2d00      	cmp	r5, #0
 800dc48:	d1f4      	bne.n	800dc34 <ai_layers_forward_all+0x70>
 800dc4a:	e7df      	b.n	800dc0c <ai_layers_forward_all+0x48>
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	3701      	adds	r7, #1
 800dc50:	63a3      	str	r3, [r4, #56]	; 0x38
 800dc52:	e7db      	b.n	800dc0c <ai_layers_forward_all+0x48>

0800dc54 <forward_dense_integer_SSSA>:
 800dc54:	6982      	ldr	r2, [r0, #24]
 800dc56:	8813      	ldrh	r3, [r2, #0]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	f000 80c8 	beq.w	800ddee <forward_dense_integer_SSSA+0x19a>
 800dc5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc62:	6852      	ldr	r2, [r2, #4]
 800dc64:	b093      	sub	sp, #76	; 0x4c
 800dc66:	6854      	ldr	r4, [r2, #4]
 800dc68:	b104      	cbz	r4, 800dc6c <forward_dense_integer_SSSA+0x18>
 800dc6a:	6824      	ldr	r4, [r4, #0]
 800dc6c:	2b01      	cmp	r3, #1
 800dc6e:	f000 8161 	beq.w	800df34 <forward_dense_integer_SSSA+0x2e0>
 800dc72:	6911      	ldr	r1, [r2, #16]
 800dc74:	b101      	cbz	r1, 800dc78 <forward_dense_integer_SSSA+0x24>
 800dc76:	6809      	ldr	r1, [r1, #0]
 800dc78:	2b02      	cmp	r3, #2
 800dc7a:	f000 815e 	beq.w	800df3a <forward_dense_integer_SSSA+0x2e6>
 800dc7e:	69d5      	ldr	r5, [r2, #28]
 800dc80:	2d00      	cmp	r5, #0
 800dc82:	f000 8108 	beq.w	800de96 <forward_dense_integer_SSSA+0x242>
 800dc86:	8b16      	ldrh	r6, [r2, #24]
 800dc88:	6828      	ldr	r0, [r5, #0]
 800dc8a:	2e01      	cmp	r6, #1
 800dc8c:	f240 812d 	bls.w	800deea <forward_dense_integer_SSSA+0x296>
 800dc90:	686d      	ldr	r5, [r5, #4]
 800dc92:	2b03      	cmp	r3, #3
 800dc94:	f000 8154 	beq.w	800df40 <forward_dense_integer_SSSA+0x2ec>
 800dc98:	f8d2 9028 	ldr.w	r9, [r2, #40]	; 0x28
 800dc9c:	69ab      	ldr	r3, [r5, #24]
 800dc9e:	f1b9 0f00 	cmp.w	r9, #0
 800dca2:	f000 810f 	beq.w	800dec4 <forward_dense_integer_SSSA+0x270>
 800dca6:	689b      	ldr	r3, [r3, #8]
 800dca8:	68e2      	ldr	r2, [r4, #12]
 800dcaa:	930b      	str	r3, [sp, #44]	; 0x2c
 800dcac:	68cb      	ldr	r3, [r1, #12]
 800dcae:	6856      	ldr	r6, [r2, #4]
 800dcb0:	f8d9 9000 	ldr.w	r9, [r9]
 800dcb4:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800dcb8:	698d      	ldr	r5, [r1, #24]
 800dcba:	960f      	str	r6, [sp, #60]	; 0x3c
 800dcbc:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 800dcc0:	68db      	ldr	r3, [r3, #12]
 800dcc2:	fb03 f302 	mul.w	r3, r3, r2
 800dcc6:	b2b2      	uxth	r2, r6
 800dcc8:	930c      	str	r3, [sp, #48]	; 0x30
 800dcca:	fa1f f38a 	uxth.w	r3, sl
 800dcce:	f1b9 0f00 	cmp.w	r9, #0
 800dcd2:	d003      	beq.n	800dcdc <forward_dense_integer_SSSA+0x88>
 800dcd4:	f8d9 6018 	ldr.w	r6, [r9, #24]
 800dcd8:	f8d6 9008 	ldr.w	r9, [r6, #8]
 800dcdc:	6827      	ldr	r7, [r4, #0]
 800dcde:	f8d0 b000 	ldr.w	fp, [r0]
 800dce2:	680c      	ldr	r4, [r1, #0]
 800dce4:	6981      	ldr	r1, [r0, #24]
 800dce6:	2f00      	cmp	r7, #0
 800dce8:	f000 8083 	beq.w	800ddf2 <forward_dense_integer_SSSA+0x19e>
 800dcec:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800dcf0:	f1bc 0f00 	cmp.w	ip, #0
 800dcf4:	f000 80b1 	beq.w	800de5a <forward_dense_integer_SSSA+0x206>
 800dcf8:	8878      	ldrh	r0, [r7, #2]
 800dcfa:	2800      	cmp	r0, #0
 800dcfc:	f000 809c 	beq.w	800de38 <forward_dense_integer_SSSA+0x1e4>
 800dd00:	f8dc 6000 	ldr.w	r6, [ip]
 800dd04:	edd6 7a00 	vldr	s15, [r6]
 800dd08:	2c00      	cmp	r4, #0
 800dd0a:	f000 809a 	beq.w	800de42 <forward_dense_integer_SSSA+0x1ee>
 800dd0e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800dd12:	f1b8 0f00 	cmp.w	r8, #0
 800dd16:	f000 80a9 	beq.w	800de6c <forward_dense_integer_SSSA+0x218>
 800dd1a:	8860      	ldrh	r0, [r4, #2]
 800dd1c:	2800      	cmp	r0, #0
 800dd1e:	d074      	beq.n	800de0a <forward_dense_integer_SSSA+0x1b6>
 800dd20:	68ae      	ldr	r6, [r5, #8]
 800dd22:	f8de 5008 	ldr.w	r5, [lr, #8]
 800dd26:	6889      	ldr	r1, [r1, #8]
 800dd28:	950d      	str	r5, [sp, #52]	; 0x34
 800dd2a:	f8d8 5000 	ldr.w	r5, [r8]
 800dd2e:	ed95 0a00 	vldr	s0, [r5]
 800dd32:	f1bc 0f00 	cmp.w	ip, #0
 800dd36:	d076      	beq.n	800de26 <forward_dense_integer_SSSA+0x1d2>
 800dd38:	8878      	ldrh	r0, [r7, #2]
 800dd3a:	2800      	cmp	r0, #0
 800dd3c:	f000 80a3 	beq.w	800de86 <forward_dense_integer_SSSA+0x232>
 800dd40:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800dd44:	f990 7000 	ldrsb.w	r7, [r0]
 800dd48:	2c00      	cmp	r4, #0
 800dd4a:	f000 80eb 	beq.w	800df24 <forward_dense_integer_SSSA+0x2d0>
 800dd4e:	f1b8 0f00 	cmp.w	r8, #0
 800dd52:	f000 809d 	beq.w	800de90 <forward_dense_integer_SSSA+0x23c>
 800dd56:	8860      	ldrh	r0, [r4, #2]
 800dd58:	2800      	cmp	r0, #0
 800dd5a:	d167      	bne.n	800de2c <forward_dense_integer_SSSA+0x1d8>
 800dd5c:	900a      	str	r0, [sp, #40]	; 0x28
 800dd5e:	910e      	str	r1, [sp, #56]	; 0x38
 800dd60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dd64:	f1bb 0f00 	cmp.w	fp, #0
 800dd68:	f000 80de 	beq.w	800df28 <forward_dense_integer_SSSA+0x2d4>
 800dd6c:	f8db 0004 	ldr.w	r0, [fp, #4]
 800dd70:	2800      	cmp	r0, #0
 800dd72:	f000 80d9 	beq.w	800df28 <forward_dense_integer_SSSA+0x2d4>
 800dd76:	6800      	ldr	r0, [r0, #0]
 800dd78:	2400      	movs	r4, #0
 800dd7a:	f10d 0842 	add.w	r8, sp, #66	; 0x42
 800dd7e:	f8ad 4042 	strh.w	r4, [sp, #66]	; 0x42
 800dd82:	9411      	str	r4, [sp, #68]	; 0x44
 800dd84:	ed90 7a00 	vldr	s14, [r0]
 800dd88:	4640      	mov	r0, r8
 800dd8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dd8e:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800dd92:	f000 f8db 	bl	800df4c <align_factor>
 800dd96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd98:	9011      	str	r0, [sp, #68]	; 0x44
 800dd9a:	b32b      	cbz	r3, 800dde8 <forward_dense_integer_SSSA+0x194>
 800dd9c:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800dda0:	4699      	mov	r9, r3
 800dda2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dda4:	fa1f fa8a 	uxth.w	sl, sl
 800dda8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ddaa:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 800ddae:	970d      	str	r7, [sp, #52]	; 0x34
 800ddb0:	461f      	mov	r7, r3
 800ddb2:	9a08      	ldr	r2, [sp, #32]
 800ddb4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ddb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ddb8:	3401      	adds	r4, #1
 800ddba:	4628      	mov	r0, r5
 800ddbc:	9605      	str	r6, [sp, #20]
 800ddbe:	9306      	str	r3, [sp, #24]
 800ddc0:	4456      	add	r6, sl
 800ddc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ddc4:	445d      	add	r5, fp
 800ddc6:	9304      	str	r3, [sp, #16]
 800ddc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddca:	9303      	str	r3, [sp, #12]
 800ddcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ddce:	e9cd 8301 	strd	r8, r3, [sp, #4]
 800ddd2:	ab11      	add	r3, sp, #68	; 0x44
 800ddd4:	9300      	str	r3, [sp, #0]
 800ddd6:	463b      	mov	r3, r7
 800ddd8:	e9cd 1208 	strd	r1, r2, [sp, #32]
 800dddc:	f000 f908 	bl	800dff0 <st_sssa8_fully_connected>
 800dde0:	454c      	cmp	r4, r9
 800dde2:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 800dde6:	d1e6      	bne.n	800ddb6 <forward_dense_integer_SSSA+0x162>
 800dde8:	b013      	add	sp, #76	; 0x4c
 800ddea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddee:	685b      	ldr	r3, [r3, #4]
 800ddf0:	deff      	udf	#255	; 0xff
 800ddf2:	2c00      	cmp	r4, #0
 800ddf4:	d056      	beq.n	800dea4 <forward_dense_integer_SSSA+0x250>
 800ddf6:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800ddfa:	f1b8 0f00 	cmp.w	r8, #0
 800ddfe:	d05d      	beq.n	800debc <forward_dense_integer_SSSA+0x268>
 800de00:	8860      	ldrh	r0, [r4, #2]
 800de02:	2800      	cmp	r0, #0
 800de04:	d173      	bne.n	800deee <forward_dense_integer_SSSA+0x29a>
 800de06:	eddf 7a50 	vldr	s15, [pc, #320]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800de0a:	68ae      	ldr	r6, [r5, #8]
 800de0c:	f8de 5008 	ldr.w	r5, [lr, #8]
 800de10:	6889      	ldr	r1, [r1, #8]
 800de12:	950d      	str	r5, [sp, #52]	; 0x34
 800de14:	2f00      	cmp	r7, #0
 800de16:	d041      	beq.n	800de9c <forward_dense_integer_SSSA+0x248>
 800de18:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800de1c:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800de20:	f1bc 0f00 	cmp.w	ip, #0
 800de24:	d188      	bne.n	800dd38 <forward_dense_integer_SSSA+0xe4>
 800de26:	4667      	mov	r7, ip
 800de28:	2800      	cmp	r0, #0
 800de2a:	d097      	beq.n	800dd5c <forward_dense_integer_SSSA+0x108>
 800de2c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800de30:	f990 0000 	ldrsb.w	r0, [r0]
 800de34:	900a      	str	r0, [sp, #40]	; 0x28
 800de36:	e792      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800de38:	eddf 7a43 	vldr	s15, [pc, #268]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800de3c:	2c00      	cmp	r4, #0
 800de3e:	f47f af66 	bne.w	800dd0e <forward_dense_integer_SSSA+0xba>
 800de42:	68ae      	ldr	r6, [r5, #8]
 800de44:	f8de 5008 	ldr.w	r5, [lr, #8]
 800de48:	6889      	ldr	r1, [r1, #8]
 800de4a:	950d      	str	r5, [sp, #52]	; 0x34
 800de4c:	2800      	cmp	r0, #0
 800de4e:	d15a      	bne.n	800df06 <forward_dense_integer_SSSA+0x2b2>
 800de50:	4607      	mov	r7, r0
 800de52:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800de56:	900a      	str	r0, [sp, #40]	; 0x28
 800de58:	e781      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800de5a:	b31c      	cbz	r4, 800dea4 <forward_dense_integer_SSSA+0x250>
 800de5c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800de60:	eddf 7a39 	vldr	s15, [pc, #228]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800de64:	f1b8 0f00 	cmp.w	r8, #0
 800de68:	f47f af57 	bne.w	800dd1a <forward_dense_integer_SSSA+0xc6>
 800de6c:	f8de 0008 	ldr.w	r0, [lr, #8]
 800de70:	68ae      	ldr	r6, [r5, #8]
 800de72:	6889      	ldr	r1, [r1, #8]
 800de74:	900d      	str	r0, [sp, #52]	; 0x34
 800de76:	f1bc 0f00 	cmp.w	ip, #0
 800de7a:	d00e      	beq.n	800de9a <forward_dense_integer_SSSA+0x246>
 800de7c:	8878      	ldrh	r0, [r7, #2]
 800de7e:	2800      	cmp	r0, #0
 800de80:	d149      	bne.n	800df16 <forward_dense_integer_SSSA+0x2c2>
 800de82:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800de86:	2700      	movs	r7, #0
 800de88:	f1b8 0f00 	cmp.w	r8, #0
 800de8c:	f47f af63 	bne.w	800dd56 <forward_dense_integer_SSSA+0x102>
 800de90:	2000      	movs	r0, #0
 800de92:	900a      	str	r0, [sp, #40]	; 0x28
 800de94:	e763      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800de96:	4628      	mov	r0, r5
 800de98:	e6fb      	b.n	800dc92 <forward_dense_integer_SSSA+0x3e>
 800de9a:	4667      	mov	r7, ip
 800de9c:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800dea0:	970a      	str	r7, [sp, #40]	; 0x28
 800dea2:	e75c      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800dea4:	eddf 7a28 	vldr	s15, [pc, #160]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800dea8:	4627      	mov	r7, r4
 800deaa:	f8de 0008 	ldr.w	r0, [lr, #8]
 800deae:	eeb0 0a67 	vmov.f32	s0, s15
 800deb2:	68ae      	ldr	r6, [r5, #8]
 800deb4:	6889      	ldr	r1, [r1, #8]
 800deb6:	900d      	str	r0, [sp, #52]	; 0x34
 800deb8:	970a      	str	r7, [sp, #40]	; 0x28
 800deba:	e750      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800debc:	eddf 7a22 	vldr	s15, [pc, #136]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800dec0:	4647      	mov	r7, r8
 800dec2:	e7f2      	b.n	800deaa <forward_dense_integer_SSSA+0x256>
 800dec4:	689b      	ldr	r3, [r3, #8]
 800dec6:	68e2      	ldr	r2, [r4, #12]
 800dec8:	930b      	str	r3, [sp, #44]	; 0x2c
 800deca:	68cb      	ldr	r3, [r1, #12]
 800decc:	6856      	ldr	r6, [r2, #4]
 800dece:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800ded2:	698d      	ldr	r5, [r1, #24]
 800ded4:	960f      	str	r6, [sp, #60]	; 0x3c
 800ded6:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 800deda:	68db      	ldr	r3, [r3, #12]
 800dedc:	fb03 f302 	mul.w	r3, r3, r2
 800dee0:	b2b2      	uxth	r2, r6
 800dee2:	930c      	str	r3, [sp, #48]	; 0x30
 800dee4:	fa1f f38a 	uxth.w	r3, sl
 800dee8:	e6f8      	b.n	800dcdc <forward_dense_integer_SSSA+0x88>
 800deea:	2500      	movs	r5, #0
 800deec:	e6d1      	b.n	800dc92 <forward_dense_integer_SSSA+0x3e>
 800deee:	f8de 0008 	ldr.w	r0, [lr, #8]
 800def2:	68ae      	ldr	r6, [r5, #8]
 800def4:	900d      	str	r0, [sp, #52]	; 0x34
 800def6:	f8d8 0000 	ldr.w	r0, [r8]
 800defa:	6889      	ldr	r1, [r1, #8]
 800defc:	eddf 7a12 	vldr	s15, [pc, #72]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800df00:	ed90 0a00 	vldr	s0, [r0]
 800df04:	e792      	b.n	800de2c <forward_dense_integer_SSSA+0x1d8>
 800df06:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800df0a:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800df0e:	f990 7000 	ldrsb.w	r7, [r0]
 800df12:	940a      	str	r4, [sp, #40]	; 0x28
 800df14:	e723      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800df16:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800df1a:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800df48 <forward_dense_integer_SSSA+0x2f4>
 800df1e:	f990 7000 	ldrsb.w	r7, [r0]
 800df22:	e7b5      	b.n	800de90 <forward_dense_integer_SSSA+0x23c>
 800df24:	940a      	str	r4, [sp, #40]	; 0x28
 800df26:	e71a      	b.n	800dd5e <forward_dense_integer_SSSA+0x10a>
 800df28:	2300      	movs	r3, #0
 800df2a:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 800df2e:	9311      	str	r3, [sp, #68]	; 0x44
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	deff      	udf	#255	; 0xff
 800df34:	2300      	movs	r3, #0
 800df36:	685b      	ldr	r3, [r3, #4]
 800df38:	deff      	udf	#255	; 0xff
 800df3a:	2300      	movs	r3, #0
 800df3c:	685b      	ldr	r3, [r3, #4]
 800df3e:	deff      	udf	#255	; 0xff
 800df40:	2300      	movs	r3, #0
 800df42:	685b      	ldr	r3, [r3, #4]
 800df44:	deff      	udf	#255	; 0xff
 800df46:	bf00      	nop
 800df48:	00000000 	.word	0x00000000

0800df4c <align_factor>:
 800df4c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800df50:	4602      	mov	r2, r0
 800df52:	b508      	push	{r3, lr}
 800df54:	eeb4 0a67 	vcmp.f32	s0, s15
 800df58:	2300      	movs	r3, #0
 800df5a:	8003      	strh	r3, [r0, #0]
 800df5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df60:	d524      	bpl.n	800dfac <align_factor+0x60>
 800df62:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800df66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df6a:	dd1f      	ble.n	800dfac <align_factor+0x60>
 800df6c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800df70:	2301      	movs	r3, #1
 800df72:	e005      	b.n	800df80 <align_factor+0x34>
 800df74:	8013      	strh	r3, [r2, #0]
 800df76:	b28b      	uxth	r3, r1
 800df78:	ee30 0a00 	vadd.f32	s0, s0, s0
 800df7c:	2b21      	cmp	r3, #33	; 0x21
 800df7e:	d02b      	beq.n	800dfd8 <align_factor+0x8c>
 800df80:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800df84:	1c59      	adds	r1, r3, #1
 800df86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df8a:	d4f3      	bmi.n	800df74 <align_factor+0x28>
 800df8c:	eddf 7a17 	vldr	s15, [pc, #92]	; 800dfec <align_factor+0xa0>
 800df90:	ee60 7a27 	vmul.f32	s15, s0, s15
 800df94:	ee17 0a90 	vmov	r0, s15
 800df98:	f7f2 fe4e 	bl	8000c38 <__aeabi_f2lz>
 800df9c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 800dfa0:	d003      	beq.n	800dfaa <align_factor+0x5e>
 800dfa2:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800dfa6:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
 800dfaa:	bd08      	pop	{r3, pc}
 800dfac:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800dfb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dfb4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dfb8:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800dfbc:	e005      	b.n	800dfca <align_factor+0x7e>
 800dfbe:	8013      	strh	r3, [r2, #0]
 800dfc0:	b28b      	uxth	r3, r1
 800dfc2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800dfc6:	4283      	cmp	r3, r0
 800dfc8:	d00a      	beq.n	800dfe0 <align_factor+0x94>
 800dfca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800dfce:	1e59      	subs	r1, r3, #1
 800dfd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfd4:	dcf3      	bgt.n	800dfbe <align_factor+0x72>
 800dfd6:	e7d9      	b.n	800df8c <align_factor+0x40>
 800dfd8:	2300      	movs	r3, #0
 800dfda:	4618      	mov	r0, r3
 800dfdc:	8013      	strh	r3, [r2, #0]
 800dfde:	bd08      	pop	{r3, pc}
 800dfe0:	f64f 73e2 	movw	r3, #65506	; 0xffe2
 800dfe4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dfe8:	8013      	strh	r3, [r2, #0]
 800dfea:	e7cf      	b.n	800df8c <align_factor+0x40>
 800dfec:	4f000000 	.word	0x4f000000

0800dff0 <st_sssa8_fully_connected>:
 800dff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dff4:	b097      	sub	sp, #92	; 0x5c
 800dff6:	460d      	mov	r5, r1
 800dff8:	4683      	mov	fp, r0
 800dffa:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800dffc:	9313      	str	r3, [sp, #76]	; 0x4c
 800dffe:	6823      	ldr	r3, [r4, #0]
 800e000:	9203      	str	r2, [sp, #12]
 800e002:	9307      	str	r3, [sp, #28]
 800e004:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e006:	f99d 6088 	ldrsb.w	r6, [sp, #136]	; 0x88
 800e00a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800e00e:	f99d 308c 	ldrsb.w	r3, [sp, #140]	; 0x8c
 800e012:	1e4a      	subs	r2, r1, #1
 800e014:	9104      	str	r1, [sp, #16]
 800e016:	920d      	str	r2, [sp, #52]	; 0x34
 800e018:	b292      	uxth	r2, r2
 800e01a:	2a14      	cmp	r2, #20
 800e01c:	f200 81b3 	bhi.w	800e386 <st_sssa8_fully_connected+0x396>
 800e020:	2201      	movs	r2, #1
 800e022:	408b      	lsls	r3, r1
 800e024:	408a      	lsls	r2, r1
 800e026:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800e02a:	9308      	str	r3, [sp, #32]
 800e02c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e02e:	2b00      	cmp	r3, #0
 800e030:	f000 81ae 	beq.w	800e390 <st_sssa8_fully_connected+0x3a0>
 800e034:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e036:	b2b3      	uxth	r3, r6
 800e038:	9600      	str	r6, [sp, #0]
 800e03a:	4658      	mov	r0, fp
 800e03c:	0851      	lsrs	r1, r2, #1
 800e03e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800e042:	9e03      	ldr	r6, [sp, #12]
 800e044:	460c      	mov	r4, r1
 800e046:	9115      	str	r1, [sp, #84]	; 0x54
 800e048:	4632      	mov	r2, r6
 800e04a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e04c:	f000 fb52 	bl	800e6f4 <st_int8_reordered_no_shift_zero>
 800e050:	4621      	mov	r1, r4
 800e052:	2c00      	cmp	r4, #0
 800e054:	f000 8145 	beq.w	800e2e2 <st_sssa8_fully_connected+0x2f2>
 800e058:	4634      	mov	r4, r6
 800e05a:	f1a6 0310 	sub.w	r3, r6, #16
 800e05e:	9e04      	ldr	r6, [sp, #16]
 800e060:	1e4a      	subs	r2, r1, #1
 800e062:	2001      	movs	r0, #1
 800e064:	091b      	lsrs	r3, r3, #4
 800e066:	1eb1      	subs	r1, r6, #2
 800e068:	b292      	uxth	r2, r2
 800e06a:	3301      	adds	r3, #1
 800e06c:	fa00 f101 	lsl.w	r1, r0, r1
 800e070:	9112      	str	r1, [sp, #72]	; 0x48
 800e072:	9924      	ldr	r1, [sp, #144]	; 0x90
 800e074:	3110      	adds	r1, #16
 800e076:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e07a:	920e      	str	r2, [sp, #56]	; 0x38
 800e07c:	1ee2      	subs	r2, r4, #3
 800e07e:	920f      	str	r2, [sp, #60]	; 0x3c
 800e080:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e082:	3208      	adds	r2, #8
 800e084:	9205      	str	r2, [sp, #20]
 800e086:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e088:	3202      	adds	r2, #2
 800e08a:	9206      	str	r2, [sp, #24]
 800e08c:	011a      	lsls	r2, r3, #4
 800e08e:	9209      	str	r2, [sp, #36]	; 0x24
 800e090:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e092:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800e096:	9310      	str	r3, [sp, #64]	; 0x40
 800e098:	1f23      	subs	r3, r4, #4
 800e09a:	9311      	str	r3, [sp, #68]	; 0x44
 800e09c:	1b83      	subs	r3, r0, r6
 800e09e:	9314      	str	r3, [sp, #80]	; 0x50
 800e0a0:	9a03      	ldr	r2, [sp, #12]
 800e0a2:	9b05      	ldr	r3, [sp, #20]
 800e0a4:	2a0f      	cmp	r2, #15
 800e0a6:	eb05 0b02 	add.w	fp, r5, r2
 800e0aa:	e953 1302 	ldrd	r1, r3, [r3, #-8]
 800e0ae:	f340 8260 	ble.w	800e572 <st_sssa8_fully_connected+0x582>
 800e0b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0b4:	465c      	mov	r4, fp
 800e0b6:	18ae      	adds	r6, r5, r2
 800e0b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e0ba:	682f      	ldr	r7, [r5, #0]
 800e0bc:	f8d4 a000 	ldr.w	sl, [r4]
 800e0c0:	ea4f 2037 	mov.w	r0, r7, ror #8
 800e0c4:	f8d2 9000 	ldr.w	r9, [r2]
 800e0c8:	ea4f 2e3a 	mov.w	lr, sl, ror #8
 800e0cc:	fa2f f080 	sxtb16	r0, r0
 800e0d0:	fa2f fc8e 	sxtb16	ip, lr
 800e0d4:	fa2f f787 	sxtb16	r7, r7
 800e0d8:	fa2f fe8a 	sxtb16	lr, sl
 800e0dc:	fb29 1107 	smlad	r1, r9, r7, r1
 800e0e0:	fb29 390e 	smlad	r9, r9, lr, r3
 800e0e4:	f8d2 8004 	ldr.w	r8, [r2, #4]
 800e0e8:	fb28 1100 	smlad	r1, r8, r0, r1
 800e0ec:	fb28 9e0c 	smlad	lr, r8, ip, r9
 800e0f0:	6868      	ldr	r0, [r5, #4]
 800e0f2:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e0f6:	ea4f 2330 	mov.w	r3, r0, ror #8
 800e0fa:	f8d2 8008 	ldr.w	r8, [r2, #8]
 800e0fe:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800e102:	fa2f f383 	sxtb16	r3, r3
 800e106:	fa2f f78a 	sxtb16	r7, sl
 800e10a:	fa2f f080 	sxtb16	r0, r0
 800e10e:	fa2f fa89 	sxtb16	sl, r9
 800e112:	fb28 1000 	smlad	r0, r8, r0, r1
 800e116:	fb28 e80a 	smlad	r8, r8, sl, lr
 800e11a:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800e11e:	fb2c 0003 	smlad	r0, ip, r3, r0
 800e122:	fb2c 8a07 	smlad	sl, ip, r7, r8
 800e126:	68ab      	ldr	r3, [r5, #8]
 800e128:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800e12c:	ea4f 2133 	mov.w	r1, r3, ror #8
 800e130:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800e134:	ea4f 2e38 	mov.w	lr, r8, ror #8
 800e138:	fa2f f181 	sxtb16	r1, r1
 800e13c:	fa2f f98e 	sxtb16	r9, lr
 800e140:	fa2f f383 	sxtb16	r3, r3
 800e144:	fa2f fe88 	sxtb16	lr, r8
 800e148:	fb2c 0303 	smlad	r3, ip, r3, r0
 800e14c:	fb2c ac0e 	smlad	ip, ip, lr, sl
 800e150:	6957      	ldr	r7, [r2, #20]
 800e152:	fb27 3301 	smlad	r3, r7, r1, r3
 800e156:	fb27 ce09 	smlad	lr, r7, r9, ip
 800e15a:	68e8      	ldr	r0, [r5, #12]
 800e15c:	3410      	adds	r4, #16
 800e15e:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800e162:	3510      	adds	r5, #16
 800e164:	ea4f 2130 	mov.w	r1, r0, ror #8
 800e168:	6997      	ldr	r7, [r2, #24]
 800e16a:	fa2f f881 	sxtb16	r8, r1
 800e16e:	fa2f f180 	sxtb16	r1, r0
 800e172:	ea4f 203c 	mov.w	r0, ip, ror #8
 800e176:	fa2f fc8c 	sxtb16	ip, ip
 800e17a:	fa2f f080 	sxtb16	r0, r0
 800e17e:	fb27 3101 	smlad	r1, r7, r1, r3
 800e182:	fb27 e70c 	smlad	r7, r7, ip, lr
 800e186:	69d3      	ldr	r3, [r2, #28]
 800e188:	3220      	adds	r2, #32
 800e18a:	fb23 1108 	smlad	r1, r3, r8, r1
 800e18e:	fb23 7300 	smlad	r3, r3, r0, r7
 800e192:	42b5      	cmp	r5, r6
 800e194:	d191      	bne.n	800e0ba <st_sssa8_fully_connected+0xca>
 800e196:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e198:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 800e19c:	4493      	add	fp, r2
 800e19e:	4691      	mov	r9, r2
 800e1a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e1a2:	4591      	cmp	r9, r2
 800e1a4:	f280 81e3 	bge.w	800e56e <st_sssa8_fully_connected+0x57e>
 800e1a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e1aa:	4657      	mov	r7, sl
 800e1ac:	46d8      	mov	r8, fp
 800e1ae:	eba2 0209 	sub.w	r2, r2, r9
 800e1b2:	0892      	lsrs	r2, r2, #2
 800e1b4:	920c      	str	r2, [sp, #48]	; 0x30
 800e1b6:	3201      	adds	r2, #1
 800e1b8:	0090      	lsls	r0, r2, #2
 800e1ba:	920b      	str	r2, [sp, #44]	; 0x2c
 800e1bc:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 800e1c0:	900a      	str	r0, [sp, #40]	; 0x28
 800e1c2:	f856 eb04 	ldr.w	lr, [r6], #4
 800e1c6:	f858 0b04 	ldr.w	r0, [r8], #4
 800e1ca:	ea4f 2c3e 	mov.w	ip, lr, ror #8
 800e1ce:	683a      	ldr	r2, [r7, #0]
 800e1d0:	ea4f 2530 	mov.w	r5, r0, ror #8
 800e1d4:	fa2f fc8c 	sxtb16	ip, ip
 800e1d8:	fa2f fe8e 	sxtb16	lr, lr
 800e1dc:	fa2f f585 	sxtb16	r5, r5
 800e1e0:	fa2f f080 	sxtb16	r0, r0
 800e1e4:	fb22 110e 	smlad	r1, r2, lr, r1
 800e1e8:	fb22 3300 	smlad	r3, r2, r0, r3
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	3708      	adds	r7, #8
 800e1f0:	fb22 110c 	smlad	r1, r2, ip, r1
 800e1f4:	fb22 3305 	smlad	r3, r2, r5, r3
 800e1f8:	42a6      	cmp	r6, r4
 800e1fa:	d1e2      	bne.n	800e1c2 <st_sssa8_fully_connected+0x1d2>
 800e1fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e1fe:	f109 0904 	add.w	r9, r9, #4
 800e202:	eb0a 0ac2 	add.w	sl, sl, r2, lsl #3
 800e206:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e208:	4493      	add	fp, r2
 800e20a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e20c:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800e210:	9d03      	ldr	r5, [sp, #12]
 800e212:	454d      	cmp	r5, r9
 800e214:	dd37      	ble.n	800e286 <st_sssa8_fully_connected+0x296>
 800e216:	f9ba 2000 	ldrsh.w	r2, [sl]
 800e21a:	f994 0000 	ldrsb.w	r0, [r4]
 800e21e:	fb12 1100 	smlabb	r1, r2, r0, r1
 800e222:	f99b 0000 	ldrsb.w	r0, [fp]
 800e226:	fb12 3300 	smlabb	r3, r2, r0, r3
 800e22a:	f109 0201 	add.w	r2, r9, #1
 800e22e:	42aa      	cmp	r2, r5
 800e230:	da25      	bge.n	800e27e <st_sssa8_fully_connected+0x28e>
 800e232:	f9ba 2002 	ldrsh.w	r2, [sl, #2]
 800e236:	f994 0001 	ldrsb.w	r0, [r4, #1]
 800e23a:	fb12 1100 	smlabb	r1, r2, r0, r1
 800e23e:	f99b 0001 	ldrsb.w	r0, [fp, #1]
 800e242:	fb12 3300 	smlabb	r3, r2, r0, r3
 800e246:	f109 0202 	add.w	r2, r9, #2
 800e24a:	42aa      	cmp	r2, r5
 800e24c:	da17      	bge.n	800e27e <st_sssa8_fully_connected+0x28e>
 800e24e:	f9ba 2004 	ldrsh.w	r2, [sl, #4]
 800e252:	f994 0002 	ldrsb.w	r0, [r4, #2]
 800e256:	fb12 1100 	smlabb	r1, r2, r0, r1
 800e25a:	f99b 0002 	ldrsb.w	r0, [fp, #2]
 800e25e:	fb12 3300 	smlabb	r3, r2, r0, r3
 800e262:	f109 0203 	add.w	r2, r9, #3
 800e266:	4295      	cmp	r5, r2
 800e268:	dd09      	ble.n	800e27e <st_sssa8_fully_connected+0x28e>
 800e26a:	f9ba 2006 	ldrsh.w	r2, [sl, #6]
 800e26e:	f99b 0003 	ldrsb.w	r0, [fp, #3]
 800e272:	fb12 3300 	smlabb	r3, r2, r0, r3
 800e276:	f994 0003 	ldrsb.w	r0, [r4, #3]
 800e27a:	fb12 1100 	smlabb	r1, r2, r0, r1
 800e27e:	9a03      	ldr	r2, [sp, #12]
 800e280:	eba2 0909 	sub.w	r9, r2, r9
 800e284:	444c      	add	r4, r9
 800e286:	9a04      	ldr	r2, [sp, #16]
 800e288:	2a15      	cmp	r2, #21
 800e28a:	f340 8140 	ble.w	800e50e <st_sssa8_fully_connected+0x51e>
 800e28e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e290:	9a07      	ldr	r2, [sp, #28]
 800e292:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e294:	fb51 0102 	smmla	r1, r1, r2, r0
 800e298:	fb53 0302 	smmla	r3, r3, r2, r0
 800e29c:	4129      	asrs	r1, r5
 800e29e:	9a08      	ldr	r2, [sp, #32]
 800e2a0:	4411      	add	r1, r2
 800e2a2:	f301 0107 	ssat	r1, #8, r1
 800e2a6:	9806      	ldr	r0, [sp, #24]
 800e2a8:	412b      	asrs	r3, r5
 800e2aa:	f800 1c02 	strb.w	r1, [r0, #-2]
 800e2ae:	4413      	add	r3, r2
 800e2b0:	f303 0307 	ssat	r3, #8, r3
 800e2b4:	f800 3c01 	strb.w	r3, [r0, #-1]
 800e2b8:	9a03      	ldr	r2, [sp, #12]
 800e2ba:	9b05      	ldr	r3, [sp, #20]
 800e2bc:	18a5      	adds	r5, r4, r2
 800e2be:	9a06      	ldr	r2, [sp, #24]
 800e2c0:	3308      	adds	r3, #8
 800e2c2:	3202      	adds	r2, #2
 800e2c4:	9305      	str	r3, [sp, #20]
 800e2c6:	9206      	str	r2, [sp, #24]
 800e2c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	f47f aee8 	bne.w	800e0a0 <st_sssa8_fully_connected+0xb0>
 800e2d0:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e2d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e2d4:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800e2d8:	9225      	str	r2, [sp, #148]	; 0x94
 800e2da:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e2dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e2e0:	9324      	str	r3, [sp, #144]	; 0x90
 800e2e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e2e4:	07db      	lsls	r3, r3, #31
 800e2e6:	d54a      	bpl.n	800e37e <st_sssa8_fully_connected+0x38e>
 800e2e8:	9a03      	ldr	r2, [sp, #12]
 800e2ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e2ec:	0897      	lsrs	r7, r2, #2
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	f000 8175 	beq.w	800e5de <st_sssa8_fully_connected+0x5ee>
 800e2f4:	eb05 0687 	add.w	r6, r5, r7, lsl #2
 800e2f8:	9826      	ldr	r0, [sp, #152]	; 0x98
 800e2fa:	f855 2b04 	ldr.w	r2, [r5], #4
 800e2fe:	6801      	ldr	r1, [r0, #0]
 800e300:	fa2f f482 	sxtb16	r4, r2
 800e304:	ea4f 2232 	mov.w	r2, r2, ror #8
 800e308:	fa2f f282 	sxtb16	r2, r2
 800e30c:	fb21 3304 	smlad	r3, r1, r4, r3
 800e310:	6841      	ldr	r1, [r0, #4]
 800e312:	3008      	adds	r0, #8
 800e314:	fb21 3302 	smlad	r3, r1, r2, r3
 800e318:	42b5      	cmp	r5, r6
 800e31a:	d1ee      	bne.n	800e2fa <st_sssa8_fully_connected+0x30a>
 800e31c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e31e:	eb02 02c7 	add.w	r2, r2, r7, lsl #3
 800e322:	9226      	str	r2, [sp, #152]	; 0x98
 800e324:	9a03      	ldr	r2, [sp, #12]
 800e326:	f012 0203 	ands.w	r2, r2, #3
 800e32a:	d016      	beq.n	800e35a <st_sssa8_fully_connected+0x36a>
 800e32c:	3a01      	subs	r2, #1
 800e32e:	9826      	ldr	r0, [sp, #152]	; 0x98
 800e330:	f996 1000 	ldrsb.w	r1, [r6]
 800e334:	8800      	ldrh	r0, [r0, #0]
 800e336:	b292      	uxth	r2, r2
 800e338:	fb10 3301 	smlabb	r3, r0, r1, r3
 800e33c:	b16a      	cbz	r2, 800e35a <st_sssa8_fully_connected+0x36a>
 800e33e:	9826      	ldr	r0, [sp, #152]	; 0x98
 800e340:	2a01      	cmp	r2, #1
 800e342:	f996 1001 	ldrsb.w	r1, [r6, #1]
 800e346:	8840      	ldrh	r0, [r0, #2]
 800e348:	fb10 3301 	smlabb	r3, r0, r1, r3
 800e34c:	d005      	beq.n	800e35a <st_sssa8_fully_connected+0x36a>
 800e34e:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e350:	f996 2002 	ldrsb.w	r2, [r6, #2]
 800e354:	8889      	ldrh	r1, [r1, #4]
 800e356:	fb11 3302 	smlabb	r3, r1, r2, r3
 800e35a:	9a04      	ldr	r2, [sp, #16]
 800e35c:	2a15      	cmp	r2, #21
 800e35e:	f340 811c 	ble.w	800e59a <st_sssa8_fully_connected+0x5aa>
 800e362:	1e91      	subs	r1, r2, #2
 800e364:	2201      	movs	r2, #1
 800e366:	408a      	lsls	r2, r1
 800e368:	9907      	ldr	r1, [sp, #28]
 800e36a:	fb53 2301 	smmla	r3, r3, r1, r2
 800e36e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e370:	4113      	asrs	r3, r2
 800e372:	9a08      	ldr	r2, [sp, #32]
 800e374:	4413      	add	r3, r2
 800e376:	f303 0307 	ssat	r3, #8, r3
 800e37a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e37c:	7013      	strb	r3, [r2, #0]
 800e37e:	2000      	movs	r0, #0
 800e380:	b017      	add	sp, #92	; 0x5c
 800e382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e386:	9308      	str	r3, [sp, #32]
 800e388:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	f47f ae52 	bne.w	800e034 <st_sssa8_fully_connected+0x44>
 800e390:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e392:	4270      	negs	r0, r6
 800e394:	eac0 4000 	pkhbt	r0, r0, r0, lsl #16
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d0f0      	beq.n	800e37e <st_sssa8_fully_connected+0x38e>
 800e39c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e39e:	3301      	adds	r3, #1
 800e3a0:	9903      	ldr	r1, [sp, #12]
 800e3a2:	b236      	sxth	r6, r6
 800e3a4:	18d3      	adds	r3, r2, r3
 800e3a6:	9c04      	ldr	r4, [sp, #16]
 800e3a8:	f1a1 0810 	sub.w	r8, r1, #16
 800e3ac:	f102 0e01 	add.w	lr, r2, #1
 800e3b0:	9305      	str	r3, [sp, #20]
 800e3b2:	2201      	movs	r2, #1
 800e3b4:	f028 080f 	bic.w	r8, r8, #15
 800e3b8:	1ea3      	subs	r3, r4, #2
 800e3ba:	468c      	mov	ip, r1
 800e3bc:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
 800e3c0:	fa02 f303 	lsl.w	r3, r2, r3
 800e3c4:	f108 0810 	add.w	r8, r8, #16
 800e3c8:	f1bc 0f0f 	cmp.w	ip, #15
 800e3cc:	f8cd b00c 	str.w	fp, [sp, #12]
 800e3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800e3d2:	eb0b 0308 	add.w	r3, fp, r8
 800e3d6:	9306      	str	r3, [sp, #24]
 800e3d8:	eba2 0304 	sub.w	r3, r2, r4
 800e3dc:	930a      	str	r3, [sp, #40]	; 0x28
 800e3de:	f859 3b04 	ldr.w	r3, [r9], #4
 800e3e2:	dd7e      	ble.n	800e4e2 <st_sssa8_fully_connected+0x4f2>
 800e3e4:	eb05 0708 	add.w	r7, r5, r8
 800e3e8:	462a      	mov	r2, r5
 800e3ea:	9d03      	ldr	r5, [sp, #12]
 800e3ec:	6811      	ldr	r1, [r2, #0]
 800e3ee:	682c      	ldr	r4, [r5, #0]
 800e3f0:	fa2f fb81 	sxtb16	fp, r1
 800e3f4:	ea4f 2a34 	mov.w	sl, r4, ror #8
 800e3f8:	ea4f 2131 	mov.w	r1, r1, ror #8
 800e3fc:	fa20 fa8a 	sxtab16	sl, r0, sl
 800e400:	fa2f f181 	sxtb16	r1, r1
 800e404:	fa20 f484 	sxtab16	r4, r0, r4
 800e408:	fb24 340b 	smlad	r4, r4, fp, r3
 800e40c:	fb2a 4b01 	smlad	fp, sl, r1, r4
 800e410:	6851      	ldr	r1, [r2, #4]
 800e412:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800e416:	fa2f f481 	sxtb16	r4, r1
 800e41a:	ea4f 233a 	mov.w	r3, sl, ror #8
 800e41e:	ea4f 2131 	mov.w	r1, r1, ror #8
 800e422:	fa20 f383 	sxtab16	r3, r0, r3
 800e426:	fa2f f181 	sxtb16	r1, r1
 800e42a:	fa20 fa8a 	sxtab16	sl, r0, sl
 800e42e:	fb2a ba04 	smlad	sl, sl, r4, fp
 800e432:	fb23 a401 	smlad	r4, r3, r1, sl
 800e436:	6891      	ldr	r1, [r2, #8]
 800e438:	68ab      	ldr	r3, [r5, #8]
 800e43a:	fa2f fb81 	sxtb16	fp, r1
 800e43e:	ea4f 2a33 	mov.w	sl, r3, ror #8
 800e442:	ea4f 2131 	mov.w	r1, r1, ror #8
 800e446:	fa20 fa8a 	sxtab16	sl, r0, sl
 800e44a:	fa2f f181 	sxtb16	r1, r1
 800e44e:	fa20 f383 	sxtab16	r3, r0, r3
 800e452:	fb23 430b 	smlad	r3, r3, fp, r4
 800e456:	fb2a 3301 	smlad	r3, sl, r1, r3
 800e45a:	f8d2 a00c 	ldr.w	sl, [r2, #12]
 800e45e:	3510      	adds	r5, #16
 800e460:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800e464:	3210      	adds	r2, #16
 800e466:	ea4f 2b3a 	mov.w	fp, sl, ror #8
 800e46a:	ea4f 2431 	mov.w	r4, r1, ror #8
 800e46e:	fa2f fa8a 	sxtb16	sl, sl
 800e472:	fa2f fb8b 	sxtb16	fp, fp
 800e476:	fa20 f181 	sxtab16	r1, r0, r1
 800e47a:	fa20 f484 	sxtab16	r4, r0, r4
 800e47e:	fb21 330a 	smlad	r3, r1, sl, r3
 800e482:	fb24 330b 	smlad	r3, r4, fp, r3
 800e486:	4297      	cmp	r7, r2
 800e488:	d1b0      	bne.n	800e3ec <st_sssa8_fully_connected+0x3fc>
 800e48a:	4645      	mov	r5, r8
 800e48c:	9f06      	ldr	r7, [sp, #24]
 800e48e:	45ac      	cmp	ip, r5
 800e490:	dd2c      	ble.n	800e4ec <st_sssa8_fully_connected+0x4fc>
 800e492:	ebac 0505 	sub.w	r5, ip, r5
 800e496:	4415      	add	r5, r2
 800e498:	4611      	mov	r1, r2
 800e49a:	f917 4b01 	ldrsb.w	r4, [r7], #1
 800e49e:	3201      	adds	r2, #1
 800e4a0:	7809      	ldrb	r1, [r1, #0]
 800e4a2:	1ba4      	subs	r4, r4, r6
 800e4a4:	42aa      	cmp	r2, r5
 800e4a6:	b249      	sxtb	r1, r1
 800e4a8:	fb14 3301 	smlabb	r3, r4, r1, r3
 800e4ac:	d1f4      	bne.n	800e498 <st_sssa8_fully_connected+0x4a8>
 800e4ae:	9a04      	ldr	r2, [sp, #16]
 800e4b0:	2a15      	cmp	r2, #21
 800e4b2:	dd1f      	ble.n	800e4f4 <st_sssa8_fully_connected+0x504>
 800e4b4:	9a07      	ldr	r2, [sp, #28]
 800e4b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e4b8:	fb53 1302 	smmla	r3, r3, r2, r1
 800e4bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e4be:	4113      	asrs	r3, r2
 800e4c0:	9a08      	ldr	r2, [sp, #32]
 800e4c2:	4413      	add	r3, r2
 800e4c4:	f303 0307 	ssat	r3, #8, r3
 800e4c8:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800e4cc:	f10e 0e01 	add.w	lr, lr, #1
 800e4d0:	9b05      	ldr	r3, [sp, #20]
 800e4d2:	459e      	cmp	lr, r3
 800e4d4:	f43f af53 	beq.w	800e37e <st_sssa8_fully_connected+0x38e>
 800e4d8:	f1bc 0f0f 	cmp.w	ip, #15
 800e4dc:	f859 3b04 	ldr.w	r3, [r9], #4
 800e4e0:	dc80      	bgt.n	800e3e4 <st_sssa8_fully_connected+0x3f4>
 800e4e2:	462a      	mov	r2, r5
 800e4e4:	2500      	movs	r5, #0
 800e4e6:	9f03      	ldr	r7, [sp, #12]
 800e4e8:	45ac      	cmp	ip, r5
 800e4ea:	dcd2      	bgt.n	800e492 <st_sssa8_fully_connected+0x4a2>
 800e4ec:	4615      	mov	r5, r2
 800e4ee:	9a04      	ldr	r2, [sp, #16]
 800e4f0:	2a15      	cmp	r2, #21
 800e4f2:	dcdf      	bgt.n	800e4b4 <st_sssa8_fully_connected+0x4c4>
 800e4f4:	2a00      	cmp	r2, #0
 800e4f6:	dd42      	ble.n	800e57e <st_sssa8_fully_connected+0x58e>
 800e4f8:	005b      	lsls	r3, r3, #1
 800e4fa:	e9dd 1407 	ldrd	r1, r4, [sp, #28]
 800e4fe:	fb53 4301 	smmla	r3, r3, r1, r4
 800e502:	4113      	asrs	r3, r2
 800e504:	f303 0307 	ssat	r3, #8, r3
 800e508:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800e50c:	e7de      	b.n	800e4cc <st_sssa8_fully_connected+0x4dc>
 800e50e:	2a00      	cmp	r2, #0
 800e510:	dd13      	ble.n	800e53a <st_sssa8_fully_connected+0x54a>
 800e512:	0049      	lsls	r1, r1, #1
 800e514:	005b      	lsls	r3, r3, #1
 800e516:	e9dd 0507 	ldrd	r0, r5, [sp, #28]
 800e51a:	fb51 5100 	smmla	r1, r1, r0, r5
 800e51e:	fb53 5300 	smmla	r3, r3, r0, r5
 800e522:	4111      	asrs	r1, r2
 800e524:	f301 0107 	ssat	r1, #8, r1
 800e528:	9806      	ldr	r0, [sp, #24]
 800e52a:	4113      	asrs	r3, r2
 800e52c:	f800 1c02 	strb.w	r1, [r0, #-2]
 800e530:	f303 0307 	ssat	r3, #8, r3
 800e534:	f800 3c01 	strb.w	r3, [r0, #-1]
 800e538:	e6be      	b.n	800e2b8 <st_sssa8_fully_connected+0x2c8>
 800e53a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e53c:	fa01 f200 	lsl.w	r2, r1, r0
 800e540:	f302 021f 	ssat	r2, #32, r2
 800e544:	9907      	ldr	r1, [sp, #28]
 800e546:	fb52 f211 	smmulr	r2, r2, r1
 800e54a:	4083      	lsls	r3, r0
 800e54c:	f303 031f 	ssat	r3, #32, r3
 800e550:	fb53 f311 	smmulr	r3, r3, r1
 800e554:	9908      	ldr	r1, [sp, #32]
 800e556:	440a      	add	r2, r1
 800e558:	f302 0207 	ssat	r2, #8, r2
 800e55c:	9806      	ldr	r0, [sp, #24]
 800e55e:	440b      	add	r3, r1
 800e560:	f800 2c02 	strb.w	r2, [r0, #-2]
 800e564:	f303 0307 	ssat	r3, #8, r3
 800e568:	f800 3c01 	strb.w	r3, [r0, #-1]
 800e56c:	e6a4      	b.n	800e2b8 <st_sssa8_fully_connected+0x2c8>
 800e56e:	4634      	mov	r4, r6
 800e570:	e64e      	b.n	800e210 <st_sssa8_fully_connected+0x220>
 800e572:	462e      	mov	r6, r5
 800e574:	f8dd a098 	ldr.w	sl, [sp, #152]	; 0x98
 800e578:	f04f 0900 	mov.w	r9, #0
 800e57c:	e610      	b.n	800e1a0 <st_sssa8_fully_connected+0x1b0>
 800e57e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e580:	4093      	lsls	r3, r2
 800e582:	f303 031f 	ssat	r3, #32, r3
 800e586:	9a07      	ldr	r2, [sp, #28]
 800e588:	fb53 f312 	smmulr	r3, r3, r2
 800e58c:	9a08      	ldr	r2, [sp, #32]
 800e58e:	4413      	add	r3, r2
 800e590:	f303 0307 	ssat	r3, #8, r3
 800e594:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800e598:	e798      	b.n	800e4cc <st_sssa8_fully_connected+0x4dc>
 800e59a:	2a00      	cmp	r2, #0
 800e59c:	dd0d      	ble.n	800e5ba <st_sssa8_fully_connected+0x5ca>
 800e59e:	005b      	lsls	r3, r3, #1
 800e5a0:	e9dd 1007 	ldrd	r1, r0, [sp, #28]
 800e5a4:	fb53 0301 	smmla	r3, r3, r1, r0
 800e5a8:	4113      	asrs	r3, r2
 800e5aa:	f303 0307 	ssat	r3, #8, r3
 800e5ae:	2000      	movs	r0, #0
 800e5b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e5b2:	7013      	strb	r3, [r2, #0]
 800e5b4:	b017      	add	sp, #92	; 0x5c
 800e5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ba:	f1c2 0201 	rsb	r2, r2, #1
 800e5be:	4093      	lsls	r3, r2
 800e5c0:	f303 031f 	ssat	r3, #32, r3
 800e5c4:	9a07      	ldr	r2, [sp, #28]
 800e5c6:	fb53 f312 	smmulr	r3, r3, r2
 800e5ca:	9a08      	ldr	r2, [sp, #32]
 800e5cc:	441a      	add	r2, r3
 800e5ce:	f302 0307 	ssat	r3, #8, r2
 800e5d2:	2000      	movs	r0, #0
 800e5d4:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800e5d6:	7013      	strb	r3, [r2, #0]
 800e5d8:	b017      	add	sp, #92	; 0x5c
 800e5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5de:	462e      	mov	r6, r5
 800e5e0:	e6a0      	b.n	800e324 <st_sssa8_fully_connected+0x334>
 800e5e2:	bf00      	nop

0800e5e4 <st_int8_copy>:
 800e5e4:	4288      	cmp	r0, r1
 800e5e6:	d010      	beq.n	800e60a <st_int8_copy+0x26>
 800e5e8:	b17a      	cbz	r2, 800e60a <st_int8_copy+0x26>
 800e5ea:	4288      	cmp	r0, r1
 800e5ec:	eb00 0302 	add.w	r3, r0, r2
 800e5f0:	d20c      	bcs.n	800e60c <st_int8_copy+0x28>
 800e5f2:	428b      	cmp	r3, r1
 800e5f4:	d90a      	bls.n	800e60c <st_int8_copy+0x28>
 800e5f6:	4283      	cmp	r3, r0
 800e5f8:	440a      	add	r2, r1
 800e5fa:	d906      	bls.n	800e60a <st_int8_copy+0x26>
 800e5fc:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800e600:	4283      	cmp	r3, r0
 800e602:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800e606:	d1f9      	bne.n	800e5fc <st_int8_copy+0x18>
 800e608:	4770      	bx	lr
 800e60a:	4770      	bx	lr
 800e60c:	078b      	lsls	r3, r1, #30
 800e60e:	d102      	bne.n	800e616 <st_int8_copy+0x32>
 800e610:	e008      	b.n	800e624 <st_int8_copy+0x40>
 800e612:	2a00      	cmp	r2, #0
 800e614:	d04d      	beq.n	800e6b2 <st_int8_copy+0xce>
 800e616:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800e61a:	3a01      	subs	r2, #1
 800e61c:	f801 3b01 	strb.w	r3, [r1], #1
 800e620:	078b      	lsls	r3, r1, #30
 800e622:	d1f6      	bne.n	800e612 <st_int8_copy+0x2e>
 800e624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e628:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 800e62c:	d05e      	beq.n	800e6ec <st_int8_copy+0x108>
 800e62e:	ea40 0301 	orr.w	r3, r0, r1
 800e632:	075b      	lsls	r3, r3, #29
 800e634:	d13e      	bne.n	800e6b4 <st_int8_copy+0xd0>
 800e636:	f10e 33ff 	add.w	r3, lr, #4294967295
 800e63a:	2b01      	cmp	r3, #1
 800e63c:	d93a      	bls.n	800e6b4 <st_int8_copy+0xd0>
 800e63e:	f100 0310 	add.w	r3, r0, #16
 800e642:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800e646:	f101 0c10 	add.w	ip, r1, #16
 800e64a:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 800e64e:	3310      	adds	r3, #16
 800e650:	f10c 0c10 	add.w	ip, ip, #16
 800e654:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 800e658:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 800e65c:	4573      	cmp	r3, lr
 800e65e:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 800e662:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 800e666:	d1f2      	bne.n	800e64e <st_int8_copy+0x6a>
 800e668:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800e66c:	4421      	add	r1, r4
 800e66e:	4420      	add	r0, r4
 800e670:	f002 0203 	and.w	r2, r2, #3
 800e674:	b16b      	cbz	r3, 800e692 <st_int8_copy+0xae>
 800e676:	6804      	ldr	r4, [r0, #0]
 800e678:	600c      	str	r4, [r1, #0]
 800e67a:	1e5c      	subs	r4, r3, #1
 800e67c:	d005      	beq.n	800e68a <st_int8_copy+0xa6>
 800e67e:	6845      	ldr	r5, [r0, #4]
 800e680:	2c01      	cmp	r4, #1
 800e682:	604d      	str	r5, [r1, #4]
 800e684:	d001      	beq.n	800e68a <st_int8_copy+0xa6>
 800e686:	6884      	ldr	r4, [r0, #8]
 800e688:	608c      	str	r4, [r1, #8]
 800e68a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800e68e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800e692:	b162      	cbz	r2, 800e6ae <st_int8_copy+0xca>
 800e694:	f990 3000 	ldrsb.w	r3, [r0]
 800e698:	3a01      	subs	r2, #1
 800e69a:	700b      	strb	r3, [r1, #0]
 800e69c:	d007      	beq.n	800e6ae <st_int8_copy+0xca>
 800e69e:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800e6a2:	2a01      	cmp	r2, #1
 800e6a4:	704b      	strb	r3, [r1, #1]
 800e6a6:	d002      	beq.n	800e6ae <st_int8_copy+0xca>
 800e6a8:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800e6ac:	708b      	strb	r3, [r1, #2]
 800e6ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6b2:	4770      	bx	lr
 800e6b4:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800e6be:	4684      	mov	ip, r0
 800e6c0:	f8dc 8000 	ldr.w	r8, [ip]
 800e6c4:	3310      	adds	r3, #16
 800e6c6:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800e6ca:	f10c 0c10 	add.w	ip, ip, #16
 800e6ce:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 800e6d2:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 800e6d6:	f843 8c10 	str.w	r8, [r3, #-16]
 800e6da:	f843 7c0c 	str.w	r7, [r3, #-12]
 800e6de:	f843 6c08 	str.w	r6, [r3, #-8]
 800e6e2:	f843 5c04 	str.w	r5, [r3, #-4]
 800e6e6:	459e      	cmp	lr, r3
 800e6e8:	d1ea      	bne.n	800e6c0 <st_int8_copy+0xdc>
 800e6ea:	e7bd      	b.n	800e668 <st_int8_copy+0x84>
 800e6ec:	0893      	lsrs	r3, r2, #2
 800e6ee:	f002 0203 	and.w	r2, r2, #3
 800e6f2:	e7bf      	b.n	800e674 <st_int8_copy+0x90>

0800e6f4 <st_int8_reordered_no_shift_zero>:
 800e6f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6f6:	0897      	lsrs	r7, r2, #2
 800e6f8:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 800e6fc:	d02f      	beq.n	800e75e <st_int8_reordered_no_shift_zero+0x6a>
 800e6fe:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 800e702:	460c      	mov	r4, r1
 800e704:	f850 cb04 	ldr.w	ip, [r0], #4
 800e708:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 800e70c:	fa2f fe8e 	sxtb16	lr, lr
 800e710:	fade fe03 	ssub16	lr, lr, r3
 800e714:	fa2f fc8c 	sxtb16	ip, ip
 800e718:	fadc fc03 	ssub16	ip, ip, r3
 800e71c:	42a8      	cmp	r0, r5
 800e71e:	f8c4 c000 	str.w	ip, [r4]
 800e722:	f8c4 e004 	str.w	lr, [r4, #4]
 800e726:	f104 0408 	add.w	r4, r4, #8
 800e72a:	d1eb      	bne.n	800e704 <st_int8_reordered_no_shift_zero+0x10>
 800e72c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800e730:	f012 0203 	ands.w	r2, r2, #3
 800e734:	d012      	beq.n	800e75c <st_int8_reordered_no_shift_zero+0x68>
 800e736:	f995 0000 	ldrsb.w	r0, [r5]
 800e73a:	b273      	sxtb	r3, r6
 800e73c:	3a01      	subs	r2, #1
 800e73e:	eba0 0003 	sub.w	r0, r0, r3
 800e742:	8008      	strh	r0, [r1, #0]
 800e744:	d00a      	beq.n	800e75c <st_int8_reordered_no_shift_zero+0x68>
 800e746:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800e74a:	2a01      	cmp	r2, #1
 800e74c:	eba0 0003 	sub.w	r0, r0, r3
 800e750:	8048      	strh	r0, [r1, #2]
 800e752:	d003      	beq.n	800e75c <st_int8_reordered_no_shift_zero+0x68>
 800e754:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800e758:	1ad3      	subs	r3, r2, r3
 800e75a:	808b      	strh	r3, [r1, #4]
 800e75c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e75e:	4605      	mov	r5, r0
 800e760:	e7e6      	b.n	800e730 <st_int8_reordered_no_shift_zero+0x3c>
 800e762:	bf00      	nop

0800e764 <arm_float_to_q15>:
 800e764:	b530      	push	{r4, r5, lr}
 800e766:	0895      	lsrs	r5, r2, #2
 800e768:	d069      	beq.n	800e83e <arm_float_to_q15+0xda>
 800e76a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e76e:	f100 0c10 	add.w	ip, r0, #16
 800e772:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 800e776:	ed9f 6a55 	vldr	s12, [pc, #340]	; 800e8cc <arm_float_to_q15+0x168>
 800e77a:	f101 0e08 	add.w	lr, r1, #8
 800e77e:	462c      	mov	r4, r5
 800e780:	ed5c 7a04 	vldr	s15, [ip, #-16]
 800e784:	ee67 6a86 	vmul.f32	s13, s15, s12
 800e788:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800e78c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e790:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800e794:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e798:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e79c:	ee17 3a90 	vmov	r3, s15
 800e7a0:	f303 030f 	ssat	r3, #16, r3
 800e7a4:	f82e 3c08 	strh.w	r3, [lr, #-8]
 800e7a8:	ed5c 7a03 	vldr	s15, [ip, #-12]
 800e7ac:	ee67 6a86 	vmul.f32	s13, s15, s12
 800e7b0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800e7b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7b8:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800e7bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e7c4:	ee17 3a90 	vmov	r3, s15
 800e7c8:	f303 030f 	ssat	r3, #16, r3
 800e7cc:	f82e 3c06 	strh.w	r3, [lr, #-6]
 800e7d0:	ed5c 7a02 	vldr	s15, [ip, #-8]
 800e7d4:	ee67 6a86 	vmul.f32	s13, s15, s12
 800e7d8:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800e7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7e0:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800e7e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e7ec:	ee17 3a90 	vmov	r3, s15
 800e7f0:	f303 030f 	ssat	r3, #16, r3
 800e7f4:	f82e 3c04 	strh.w	r3, [lr, #-4]
 800e7f8:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800e7fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e800:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e804:	ee77 6a87 	vadd.f32	s13, s15, s14
 800e808:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e80c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e810:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800e814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e818:	bfcc      	ite	gt
 800e81a:	ee16 3a90 	vmovgt	r3, s13
 800e81e:	ee17 3a90 	vmovle	r3, s15
 800e822:	f303 030f 	ssat	r3, #16, r3
 800e826:	3c01      	subs	r4, #1
 800e828:	f82e 3c02 	strh.w	r3, [lr, #-2]
 800e82c:	f10c 0c10 	add.w	ip, ip, #16
 800e830:	f10e 0e08 	add.w	lr, lr, #8
 800e834:	d1a4      	bne.n	800e780 <arm_float_to_q15+0x1c>
 800e836:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800e83a:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800e83e:	f012 0203 	ands.w	r2, r2, #3
 800e842:	d042      	beq.n	800e8ca <arm_float_to_q15+0x166>
 800e844:	edd0 7a00 	vldr	s15, [r0]
 800e848:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e84c:	eddf 5a1f 	vldr	s11, [pc, #124]	; 800e8cc <arm_float_to_q15+0x168>
 800e850:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 800e854:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800e858:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800e85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e860:	fe77 7a06 	vselgt.f32	s15, s14, s12
 800e864:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e868:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e86c:	ee17 3a90 	vmov	r3, s15
 800e870:	f303 030f 	ssat	r3, #16, r3
 800e874:	3a01      	subs	r2, #1
 800e876:	800b      	strh	r3, [r1, #0]
 800e878:	d027      	beq.n	800e8ca <arm_float_to_q15+0x166>
 800e87a:	edd0 7a01 	vldr	s15, [r0, #4]
 800e87e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e882:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e88a:	fe77 6a06 	vselgt.f32	s13, s14, s12
 800e88e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e892:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e896:	ee17 3a90 	vmov	r3, s15
 800e89a:	f303 030f 	ssat	r3, #16, r3
 800e89e:	2a01      	cmp	r2, #1
 800e8a0:	804b      	strh	r3, [r1, #2]
 800e8a2:	d012      	beq.n	800e8ca <arm_float_to_q15+0x166>
 800e8a4:	edd0 7a02 	vldr	s15, [r0, #8]
 800e8a8:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800e8ac:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 800e8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8b4:	fe37 7a06 	vselgt.f32	s14, s14, s12
 800e8b8:	ee37 7a25 	vadd.f32	s14, s14, s11
 800e8bc:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800e8c0:	ee17 3a10 	vmov	r3, s14
 800e8c4:	f303 030f 	ssat	r3, #16, r3
 800e8c8:	808b      	strh	r3, [r1, #4]
 800e8ca:	bd30      	pop	{r4, r5, pc}
 800e8cc:	47000000 	.word	0x47000000

0800e8d0 <arm_float_to_q7>:
 800e8d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e8d2:	0895      	lsrs	r5, r2, #2
 800e8d4:	d06f      	beq.n	800e9b6 <arm_float_to_q7+0xe6>
 800e8d6:	f101 0c04 	add.w	ip, r1, #4
 800e8da:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800e8de:	eebe 5a00 	vmov.f32	s10, #224	; 0xbf000000 -0.5
 800e8e2:	f100 0e10 	add.w	lr, r0, #16
 800e8e6:	eddf 5a5f 	vldr	s11, [pc, #380]	; 800ea64 <arm_float_to_q7+0x194>
 800e8ea:	00ae      	lsls	r6, r5, #2
 800e8ec:	eb0c 0485 	add.w	r4, ip, r5, lsl #2
 800e8f0:	ed5e 7a04 	vldr	s15, [lr, #-16]
 800e8f4:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800e8f8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800e8fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e900:	fe76 7a05 	vselgt.f32	s15, s12, s10
 800e904:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e908:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e90c:	ee17 3a90 	vmov	r3, s15
 800e910:	b21b      	sxth	r3, r3
 800e912:	f303 0307 	ssat	r3, #8, r3
 800e916:	f80c 3c04 	strb.w	r3, [ip, #-4]
 800e91a:	ed5e 7a03 	vldr	s15, [lr, #-12]
 800e91e:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800e922:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800e926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e92a:	fe76 7a05 	vselgt.f32	s15, s12, s10
 800e92e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e932:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e936:	ee17 3a90 	vmov	r3, s15
 800e93a:	b21b      	sxth	r3, r3
 800e93c:	f303 0307 	ssat	r3, #8, r3
 800e940:	f80c 3c03 	strb.w	r3, [ip, #-3]
 800e944:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800e948:	ee27 7aa5 	vmul.f32	s14, s15, s11
 800e94c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800e950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e954:	fe76 7a05 	vselgt.f32	s15, s12, s10
 800e958:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e95c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e960:	ee17 3a90 	vmov	r3, s15
 800e964:	b21b      	sxth	r3, r3
 800e966:	f303 0307 	ssat	r3, #8, r3
 800e96a:	f80c 3c02 	strb.w	r3, [ip, #-2]
 800e96e:	ed5e 6a01 	vldr	s13, [lr, #-4]
 800e972:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e976:	ee76 7a86 	vadd.f32	s15, s13, s12
 800e97a:	ee36 7ac6 	vsub.f32	s14, s13, s12
 800e97e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800e982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e986:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800e98a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e98e:	ee17 3a90 	vmov	r3, s15
 800e992:	ee17 7a10 	vmov	r7, s14
 800e996:	b21b      	sxth	r3, r3
 800e998:	b23f      	sxth	r7, r7
 800e99a:	dd56      	ble.n	800ea4a <arm_float_to_q7+0x17a>
 800e99c:	f303 0307 	ssat	r3, #8, r3
 800e9a0:	f80c 3c01 	strb.w	r3, [ip, #-1]
 800e9a4:	f10c 0c04 	add.w	ip, ip, #4
 800e9a8:	f10e 0e10 	add.w	lr, lr, #16
 800e9ac:	4564      	cmp	r4, ip
 800e9ae:	d19f      	bne.n	800e8f0 <arm_float_to_q7+0x20>
 800e9b0:	4431      	add	r1, r6
 800e9b2:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800e9b6:	f012 0203 	ands.w	r2, r2, #3
 800e9ba:	d045      	beq.n	800ea48 <arm_float_to_q7+0x178>
 800e9bc:	edd0 7a00 	vldr	s15, [r0]
 800e9c0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e9c4:	ed9f 5a27 	vldr	s10, [pc, #156]	; 800ea64 <arm_float_to_q7+0x194>
 800e9c8:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 800e9cc:	ee67 6a85 	vmul.f32	s13, s15, s10
 800e9d0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800e9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9d8:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800e9dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e9e4:	ee17 3a90 	vmov	r3, s15
 800e9e8:	b21b      	sxth	r3, r3
 800e9ea:	f303 0307 	ssat	r3, #8, r3
 800e9ee:	3a01      	subs	r2, #1
 800e9f0:	700b      	strb	r3, [r1, #0]
 800e9f2:	d029      	beq.n	800ea48 <arm_float_to_q7+0x178>
 800e9f4:	edd0 6a01 	vldr	s13, [r0, #4]
 800e9f8:	ee26 6a85 	vmul.f32	s12, s13, s10
 800e9fc:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 800ea00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea04:	fe77 6a25 	vselgt.f32	s13, s14, s11
 800ea08:	ee76 6a86 	vadd.f32	s13, s13, s12
 800ea0c:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800ea10:	ee16 3a90 	vmov	r3, s13
 800ea14:	b21b      	sxth	r3, r3
 800ea16:	f303 0307 	ssat	r3, #8, r3
 800ea1a:	2a01      	cmp	r2, #1
 800ea1c:	704b      	strb	r3, [r1, #1]
 800ea1e:	d013      	beq.n	800ea48 <arm_float_to_q7+0x178>
 800ea20:	edd0 7a02 	vldr	s15, [r0, #8]
 800ea24:	ee27 5a85 	vmul.f32	s10, s15, s10
 800ea28:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 800ea2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea30:	fe77 7a25 	vselgt.f32	s15, s14, s11
 800ea34:	ee77 7a85 	vadd.f32	s15, s15, s10
 800ea38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ea3c:	ee17 3a90 	vmov	r3, s15
 800ea40:	b21b      	sxth	r3, r3
 800ea42:	f303 0307 	ssat	r3, #8, r3
 800ea46:	708b      	strb	r3, [r1, #2]
 800ea48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea4a:	f307 0707 	ssat	r7, #8, r7
 800ea4e:	f80c 7c01 	strb.w	r7, [ip, #-1]
 800ea52:	f10c 0c04 	add.w	ip, ip, #4
 800ea56:	f10e 0e10 	add.w	lr, lr, #16
 800ea5a:	45a4      	cmp	ip, r4
 800ea5c:	f47f af48 	bne.w	800e8f0 <arm_float_to_q7+0x20>
 800ea60:	e7a6      	b.n	800e9b0 <arm_float_to_q7+0xe0>
 800ea62:	bf00      	nop
 800ea64:	43000000 	.word	0x43000000

0800ea68 <arm_q15_to_float>:
 800ea68:	b530      	push	{r4, r5, lr}
 800ea6a:	0894      	lsrs	r4, r2, #2
 800ea6c:	d038      	beq.n	800eae0 <arm_q15_to_float+0x78>
 800ea6e:	f100 0c08 	add.w	ip, r0, #8
 800ea72:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800eb30 <arm_q15_to_float+0xc8>
 800ea76:	f101 0310 	add.w	r3, r1, #16
 800ea7a:	46a6      	mov	lr, r4
 800ea7c:	f93c 5c08 	ldrsh.w	r5, [ip, #-8]
 800ea80:	3310      	adds	r3, #16
 800ea82:	f10c 0c08 	add.w	ip, ip, #8
 800ea86:	f1be 0e01 	subs.w	lr, lr, #1
 800ea8a:	ee07 5a90 	vmov	s15, r5
 800ea8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ea92:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ea96:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
 800ea9a:	f93c 5c0e 	ldrsh.w	r5, [ip, #-14]
 800ea9e:	ee07 5a90 	vmov	s15, r5
 800eaa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eaa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eaaa:	ed43 7a07 	vstr	s15, [r3, #-28]	; 0xffffffe4
 800eaae:	f93c 5c0c 	ldrsh.w	r5, [ip, #-12]
 800eab2:	ee07 5a90 	vmov	s15, r5
 800eab6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eaba:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eabe:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800eac2:	f93c 5c0a 	ldrsh.w	r5, [ip, #-10]
 800eac6:	ee07 5a90 	vmov	s15, r5
 800eaca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eace:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ead2:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800ead6:	d1d1      	bne.n	800ea7c <arm_q15_to_float+0x14>
 800ead8:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800eadc:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800eae0:	f012 0203 	ands.w	r2, r2, #3
 800eae4:	d023      	beq.n	800eb2e <arm_q15_to_float+0xc6>
 800eae6:	f9b0 3000 	ldrsh.w	r3, [r0]
 800eaea:	3a01      	subs	r2, #1
 800eaec:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800eb30 <arm_q15_to_float+0xc8>
 800eaf0:	ee07 3a90 	vmov	s15, r3
 800eaf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eaf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eafc:	edc1 7a00 	vstr	s15, [r1]
 800eb00:	d015      	beq.n	800eb2e <arm_q15_to_float+0xc6>
 800eb02:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 800eb06:	2a01      	cmp	r2, #1
 800eb08:	ee07 3a90 	vmov	s15, r3
 800eb0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb14:	edc1 7a01 	vstr	s15, [r1, #4]
 800eb18:	d009      	beq.n	800eb2e <arm_q15_to_float+0xc6>
 800eb1a:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800eb1e:	ee07 3a90 	vmov	s15, r3
 800eb22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb26:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb2a:	edc1 7a02 	vstr	s15, [r1, #8]
 800eb2e:	bd30      	pop	{r4, r5, pc}
 800eb30:	38000000 	.word	0x38000000

0800eb34 <arm_q7_to_float>:
 800eb34:	b530      	push	{r4, r5, lr}
 800eb36:	0894      	lsrs	r4, r2, #2
 800eb38:	d036      	beq.n	800eba8 <arm_q7_to_float+0x74>
 800eb3a:	1d03      	adds	r3, r0, #4
 800eb3c:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800eb40:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800ebf8 <arm_q7_to_float+0xc4>
 800eb44:	f101 0010 	add.w	r0, r1, #16
 800eb48:	f913 ec04 	ldrsb.w	lr, [r3, #-4]
 800eb4c:	3010      	adds	r0, #16
 800eb4e:	ee07 ea90 	vmov	s15, lr
 800eb52:	469e      	mov	lr, r3
 800eb54:	3304      	adds	r3, #4
 800eb56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb5a:	45e6      	cmp	lr, ip
 800eb5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb60:	ed40 7a08 	vstr	s15, [r0, #-32]	; 0xffffffe0
 800eb64:	f913 5c07 	ldrsb.w	r5, [r3, #-7]
 800eb68:	ee07 5a90 	vmov	s15, r5
 800eb6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb70:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb74:	ed40 7a07 	vstr	s15, [r0, #-28]	; 0xffffffe4
 800eb78:	f913 5c06 	ldrsb.w	r5, [r3, #-6]
 800eb7c:	ee07 5a90 	vmov	s15, r5
 800eb80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb84:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb88:	ed40 7a06 	vstr	s15, [r0, #-24]	; 0xffffffe8
 800eb8c:	f913 5c05 	ldrsb.w	r5, [r3, #-5]
 800eb90:	ee07 5a90 	vmov	s15, r5
 800eb94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb98:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb9c:	ed40 7a05 	vstr	s15, [r0, #-20]	; 0xffffffec
 800eba0:	d1d2      	bne.n	800eb48 <arm_q7_to_float+0x14>
 800eba2:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800eba6:	4660      	mov	r0, ip
 800eba8:	f012 0203 	ands.w	r2, r2, #3
 800ebac:	d023      	beq.n	800ebf6 <arm_q7_to_float+0xc2>
 800ebae:	f990 3000 	ldrsb.w	r3, [r0]
 800ebb2:	3a01      	subs	r2, #1
 800ebb4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800ebf8 <arm_q7_to_float+0xc4>
 800ebb8:	ee07 3a90 	vmov	s15, r3
 800ebbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ebc4:	edc1 7a00 	vstr	s15, [r1]
 800ebc8:	d015      	beq.n	800ebf6 <arm_q7_to_float+0xc2>
 800ebca:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800ebce:	2a01      	cmp	r2, #1
 800ebd0:	ee07 3a90 	vmov	s15, r3
 800ebd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ebdc:	edc1 7a01 	vstr	s15, [r1, #4]
 800ebe0:	d009      	beq.n	800ebf6 <arm_q7_to_float+0xc2>
 800ebe2:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800ebe6:	ee07 3a90 	vmov	s15, r3
 800ebea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ebf2:	edc1 7a02 	vstr	s15, [r1, #8]
 800ebf6:	bd30      	pop	{r4, r5, pc}
 800ebf8:	3c000000 	.word	0x3c000000

0800ebfc <ai_array_to_buffer_fmt>:
 800ebfc:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800ec00:	2b02      	cmp	r3, #2
 800ec02:	d050      	beq.n	800eca6 <ai_array_to_buffer_fmt+0xaa>
 800ec04:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800ec08:	4b29      	ldr	r3, [pc, #164]	; (800ecb0 <ai_array_to_buffer_fmt+0xb4>)
 800ec0a:	429a      	cmp	r2, r3
 800ec0c:	d00b      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec0e:	dc1c      	bgt.n	800ec4a <ai_array_to_buffer_fmt+0x4e>
 800ec10:	4b28      	ldr	r3, [pc, #160]	; (800ecb4 <ai_array_to_buffer_fmt+0xb8>)
 800ec12:	429a      	cmp	r2, r3
 800ec14:	d007      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec16:	dd0b      	ble.n	800ec30 <ai_array_to_buffer_fmt+0x34>
 800ec18:	4b27      	ldr	r3, [pc, #156]	; (800ecb8 <ai_array_to_buffer_fmt+0xbc>)
 800ec1a:	429a      	cmp	r2, r3
 800ec1c:	d003      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec1e:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800ec22:	429a      	cmp	r2, r3
 800ec24:	d131      	bne.n	800ec8a <ai_array_to_buffer_fmt+0x8e>
 800ec26:	4613      	mov	r3, r2
 800ec28:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800ec2c:	4318      	orrs	r0, r3
 800ec2e:	4770      	bx	lr
 800ec30:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800ec34:	429a      	cmp	r2, r3
 800ec36:	d0f6      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec38:	dd2c      	ble.n	800ec94 <ai_array_to_buffer_fmt+0x98>
 800ec3a:	4b20      	ldr	r3, [pc, #128]	; (800ecbc <ai_array_to_buffer_fmt+0xc0>)
 800ec3c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800ec40:	429a      	cmp	r2, r3
 800ec42:	bf18      	it	ne
 800ec44:	2340      	movne	r3, #64	; 0x40
 800ec46:	4318      	orrs	r0, r3
 800ec48:	4770      	bx	lr
 800ec4a:	4b1d      	ldr	r3, [pc, #116]	; (800ecc0 <ai_array_to_buffer_fmt+0xc4>)
 800ec4c:	429a      	cmp	r2, r3
 800ec4e:	d0ea      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec50:	dd0e      	ble.n	800ec70 <ai_array_to_buffer_fmt+0x74>
 800ec52:	4b1c      	ldr	r3, [pc, #112]	; (800ecc4 <ai_array_to_buffer_fmt+0xc8>)
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d0e6      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec58:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d0e2      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec60:	4b19      	ldr	r3, [pc, #100]	; (800ecc8 <ai_array_to_buffer_fmt+0xcc>)
 800ec62:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800ec66:	429a      	cmp	r2, r3
 800ec68:	bf18      	it	ne
 800ec6a:	2340      	movne	r3, #64	; 0x40
 800ec6c:	4318      	orrs	r0, r3
 800ec6e:	4770      	bx	lr
 800ec70:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800ec74:	429a      	cmp	r2, r3
 800ec76:	d0d6      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec78:	3307      	adds	r3, #7
 800ec7a:	429a      	cmp	r2, r3
 800ec7c:	d0d3      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec7e:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800ec82:	429a      	cmp	r2, r3
 800ec84:	bf18      	it	ne
 800ec86:	2340      	movne	r3, #64	; 0x40
 800ec88:	e7ce      	b.n	800ec28 <ai_array_to_buffer_fmt+0x2c>
 800ec8a:	4b10      	ldr	r3, [pc, #64]	; (800eccc <ai_array_to_buffer_fmt+0xd0>)
 800ec8c:	429a      	cmp	r2, r3
 800ec8e:	bf18      	it	ne
 800ec90:	2340      	movne	r3, #64	; 0x40
 800ec92:	e7c9      	b.n	800ec28 <ai_array_to_buffer_fmt+0x2c>
 800ec94:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800ec98:	429a      	cmp	r2, r3
 800ec9a:	d0c4      	beq.n	800ec26 <ai_array_to_buffer_fmt+0x2a>
 800ec9c:	3380      	adds	r3, #128	; 0x80
 800ec9e:	429a      	cmp	r2, r3
 800eca0:	bf18      	it	ne
 800eca2:	2340      	movne	r3, #64	; 0x40
 800eca4:	e7c0      	b.n	800ec28 <ai_array_to_buffer_fmt+0x2c>
 800eca6:	4b0a      	ldr	r3, [pc, #40]	; (800ecd0 <ai_array_to_buffer_fmt+0xd4>)
 800eca8:	4003      	ands	r3, r0
 800ecaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ecae:	e7bb      	b.n	800ec28 <ai_array_to_buffer_fmt+0x2c>
 800ecb0:	00840040 	.word	0x00840040
 800ecb4:	00040840 	.word	0x00040840
 800ecb8:	00041040 	.word	0x00041040
 800ecbc:	00040447 	.word	0x00040447
 800ecc0:	00840840 	.word	0x00840840
 800ecc4:	00841040 	.word	0x00841040
 800ecc8:	0084084f 	.word	0x0084084f
 800eccc:	0004084f 	.word	0x0004084f
 800ecd0:	00803fff 	.word	0x00803fff

0800ecd4 <ai_array_get_data_byte_size>:
 800ecd4:	b161      	cbz	r1, 800ecf0 <ai_array_get_data_byte_size+0x1c>
 800ecd6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800ecda:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800ecde:	fb03 f101 	mul.w	r1, r3, r1
 800ece2:	1dc8      	adds	r0, r1, #7
 800ece4:	f020 0007 	bic.w	r0, r0, #7
 800ece8:	40d0      	lsrs	r0, r2
 800ecea:	3007      	adds	r0, #7
 800ecec:	08c0      	lsrs	r0, r0, #3
 800ecee:	4770      	bx	lr
 800ecf0:	4608      	mov	r0, r1
 800ecf2:	4770      	bx	lr

0800ecf4 <ai_version_get>:
 800ecf4:	0212      	lsls	r2, r2, #8
 800ecf6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800ecfa:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800ecfe:	4770      	bx	lr

0800ed00 <get_tensor_byte_size>:
 800ed00:	b430      	push	{r4, r5}
 800ed02:	6985      	ldr	r5, [r0, #24]
 800ed04:	68c4      	ldr	r4, [r0, #12]
 800ed06:	6941      	ldr	r1, [r0, #20]
 800ed08:	4b06      	ldr	r3, [pc, #24]	; (800ed24 <get_tensor_byte_size+0x24>)
 800ed0a:	6828      	ldr	r0, [r5, #0]
 800ed0c:	4a06      	ldr	r2, [pc, #24]	; (800ed28 <get_tensor_byte_size+0x28>)
 800ed0e:	4003      	ands	r3, r0
 800ed10:	68c9      	ldr	r1, [r1, #12]
 800ed12:	68e0      	ldr	r0, [r4, #12]
 800ed14:	4293      	cmp	r3, r2
 800ed16:	fb01 f000 	mul.w	r0, r1, r0
 800ed1a:	d101      	bne.n	800ed20 <get_tensor_byte_size+0x20>
 800ed1c:	3007      	adds	r0, #7
 800ed1e:	08c0      	lsrs	r0, r0, #3
 800ed20:	bc30      	pop	{r4, r5}
 800ed22:	4770      	bx	lr
 800ed24:	017fffff 	.word	0x017fffff
 800ed28:	000400c0 	.word	0x000400c0

0800ed2c <__errno>:
 800ed2c:	4b01      	ldr	r3, [pc, #4]	; (800ed34 <__errno+0x8>)
 800ed2e:	6818      	ldr	r0, [r3, #0]
 800ed30:	4770      	bx	lr
 800ed32:	bf00      	nop
 800ed34:	20000eac 	.word	0x20000eac

0800ed38 <__libc_init_array>:
 800ed38:	b570      	push	{r4, r5, r6, lr}
 800ed3a:	4d0d      	ldr	r5, [pc, #52]	; (800ed70 <__libc_init_array+0x38>)
 800ed3c:	4c0d      	ldr	r4, [pc, #52]	; (800ed74 <__libc_init_array+0x3c>)
 800ed3e:	1b64      	subs	r4, r4, r5
 800ed40:	10a4      	asrs	r4, r4, #2
 800ed42:	2600      	movs	r6, #0
 800ed44:	42a6      	cmp	r6, r4
 800ed46:	d109      	bne.n	800ed5c <__libc_init_array+0x24>
 800ed48:	4d0b      	ldr	r5, [pc, #44]	; (800ed78 <__libc_init_array+0x40>)
 800ed4a:	4c0c      	ldr	r4, [pc, #48]	; (800ed7c <__libc_init_array+0x44>)
 800ed4c:	f003 fb1c 	bl	8012388 <_init>
 800ed50:	1b64      	subs	r4, r4, r5
 800ed52:	10a4      	asrs	r4, r4, #2
 800ed54:	2600      	movs	r6, #0
 800ed56:	42a6      	cmp	r6, r4
 800ed58:	d105      	bne.n	800ed66 <__libc_init_array+0x2e>
 800ed5a:	bd70      	pop	{r4, r5, r6, pc}
 800ed5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed60:	4798      	blx	r3
 800ed62:	3601      	adds	r6, #1
 800ed64:	e7ee      	b.n	800ed44 <__libc_init_array+0xc>
 800ed66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed6a:	4798      	blx	r3
 800ed6c:	3601      	adds	r6, #1
 800ed6e:	e7f2      	b.n	800ed56 <__libc_init_array+0x1e>
 800ed70:	0802b04c 	.word	0x0802b04c
 800ed74:	0802b04c 	.word	0x0802b04c
 800ed78:	0802b04c 	.word	0x0802b04c
 800ed7c:	0802b050 	.word	0x0802b050

0800ed80 <malloc>:
 800ed80:	4b02      	ldr	r3, [pc, #8]	; (800ed8c <malloc+0xc>)
 800ed82:	4601      	mov	r1, r0
 800ed84:	6818      	ldr	r0, [r3, #0]
 800ed86:	f000 b885 	b.w	800ee94 <_malloc_r>
 800ed8a:	bf00      	nop
 800ed8c:	20000eac 	.word	0x20000eac

0800ed90 <memcpy>:
 800ed90:	440a      	add	r2, r1
 800ed92:	4291      	cmp	r1, r2
 800ed94:	f100 33ff 	add.w	r3, r0, #4294967295
 800ed98:	d100      	bne.n	800ed9c <memcpy+0xc>
 800ed9a:	4770      	bx	lr
 800ed9c:	b510      	push	{r4, lr}
 800ed9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eda2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eda6:	4291      	cmp	r1, r2
 800eda8:	d1f9      	bne.n	800ed9e <memcpy+0xe>
 800edaa:	bd10      	pop	{r4, pc}

0800edac <memset>:
 800edac:	4402      	add	r2, r0
 800edae:	4603      	mov	r3, r0
 800edb0:	4293      	cmp	r3, r2
 800edb2:	d100      	bne.n	800edb6 <memset+0xa>
 800edb4:	4770      	bx	lr
 800edb6:	f803 1b01 	strb.w	r1, [r3], #1
 800edba:	e7f9      	b.n	800edb0 <memset+0x4>

0800edbc <_free_r>:
 800edbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800edbe:	2900      	cmp	r1, #0
 800edc0:	d044      	beq.n	800ee4c <_free_r+0x90>
 800edc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800edc6:	9001      	str	r0, [sp, #4]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	f1a1 0404 	sub.w	r4, r1, #4
 800edce:	bfb8      	it	lt
 800edd0:	18e4      	addlt	r4, r4, r3
 800edd2:	f001 fbf3 	bl	80105bc <__malloc_lock>
 800edd6:	4a1e      	ldr	r2, [pc, #120]	; (800ee50 <_free_r+0x94>)
 800edd8:	9801      	ldr	r0, [sp, #4]
 800edda:	6813      	ldr	r3, [r2, #0]
 800eddc:	b933      	cbnz	r3, 800edec <_free_r+0x30>
 800edde:	6063      	str	r3, [r4, #4]
 800ede0:	6014      	str	r4, [r2, #0]
 800ede2:	b003      	add	sp, #12
 800ede4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ede8:	f001 bbee 	b.w	80105c8 <__malloc_unlock>
 800edec:	42a3      	cmp	r3, r4
 800edee:	d908      	bls.n	800ee02 <_free_r+0x46>
 800edf0:	6825      	ldr	r5, [r4, #0]
 800edf2:	1961      	adds	r1, r4, r5
 800edf4:	428b      	cmp	r3, r1
 800edf6:	bf01      	itttt	eq
 800edf8:	6819      	ldreq	r1, [r3, #0]
 800edfa:	685b      	ldreq	r3, [r3, #4]
 800edfc:	1949      	addeq	r1, r1, r5
 800edfe:	6021      	streq	r1, [r4, #0]
 800ee00:	e7ed      	b.n	800edde <_free_r+0x22>
 800ee02:	461a      	mov	r2, r3
 800ee04:	685b      	ldr	r3, [r3, #4]
 800ee06:	b10b      	cbz	r3, 800ee0c <_free_r+0x50>
 800ee08:	42a3      	cmp	r3, r4
 800ee0a:	d9fa      	bls.n	800ee02 <_free_r+0x46>
 800ee0c:	6811      	ldr	r1, [r2, #0]
 800ee0e:	1855      	adds	r5, r2, r1
 800ee10:	42a5      	cmp	r5, r4
 800ee12:	d10b      	bne.n	800ee2c <_free_r+0x70>
 800ee14:	6824      	ldr	r4, [r4, #0]
 800ee16:	4421      	add	r1, r4
 800ee18:	1854      	adds	r4, r2, r1
 800ee1a:	42a3      	cmp	r3, r4
 800ee1c:	6011      	str	r1, [r2, #0]
 800ee1e:	d1e0      	bne.n	800ede2 <_free_r+0x26>
 800ee20:	681c      	ldr	r4, [r3, #0]
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	6053      	str	r3, [r2, #4]
 800ee26:	4421      	add	r1, r4
 800ee28:	6011      	str	r1, [r2, #0]
 800ee2a:	e7da      	b.n	800ede2 <_free_r+0x26>
 800ee2c:	d902      	bls.n	800ee34 <_free_r+0x78>
 800ee2e:	230c      	movs	r3, #12
 800ee30:	6003      	str	r3, [r0, #0]
 800ee32:	e7d6      	b.n	800ede2 <_free_r+0x26>
 800ee34:	6825      	ldr	r5, [r4, #0]
 800ee36:	1961      	adds	r1, r4, r5
 800ee38:	428b      	cmp	r3, r1
 800ee3a:	bf04      	itt	eq
 800ee3c:	6819      	ldreq	r1, [r3, #0]
 800ee3e:	685b      	ldreq	r3, [r3, #4]
 800ee40:	6063      	str	r3, [r4, #4]
 800ee42:	bf04      	itt	eq
 800ee44:	1949      	addeq	r1, r1, r5
 800ee46:	6021      	streq	r1, [r4, #0]
 800ee48:	6054      	str	r4, [r2, #4]
 800ee4a:	e7ca      	b.n	800ede2 <_free_r+0x26>
 800ee4c:	b003      	add	sp, #12
 800ee4e:	bd30      	pop	{r4, r5, pc}
 800ee50:	20005560 	.word	0x20005560

0800ee54 <sbrk_aligned>:
 800ee54:	b570      	push	{r4, r5, r6, lr}
 800ee56:	4e0e      	ldr	r6, [pc, #56]	; (800ee90 <sbrk_aligned+0x3c>)
 800ee58:	460c      	mov	r4, r1
 800ee5a:	6831      	ldr	r1, [r6, #0]
 800ee5c:	4605      	mov	r5, r0
 800ee5e:	b911      	cbnz	r1, 800ee66 <sbrk_aligned+0x12>
 800ee60:	f000 fcf6 	bl	800f850 <_sbrk_r>
 800ee64:	6030      	str	r0, [r6, #0]
 800ee66:	4621      	mov	r1, r4
 800ee68:	4628      	mov	r0, r5
 800ee6a:	f000 fcf1 	bl	800f850 <_sbrk_r>
 800ee6e:	1c43      	adds	r3, r0, #1
 800ee70:	d00a      	beq.n	800ee88 <sbrk_aligned+0x34>
 800ee72:	1cc4      	adds	r4, r0, #3
 800ee74:	f024 0403 	bic.w	r4, r4, #3
 800ee78:	42a0      	cmp	r0, r4
 800ee7a:	d007      	beq.n	800ee8c <sbrk_aligned+0x38>
 800ee7c:	1a21      	subs	r1, r4, r0
 800ee7e:	4628      	mov	r0, r5
 800ee80:	f000 fce6 	bl	800f850 <_sbrk_r>
 800ee84:	3001      	adds	r0, #1
 800ee86:	d101      	bne.n	800ee8c <sbrk_aligned+0x38>
 800ee88:	f04f 34ff 	mov.w	r4, #4294967295
 800ee8c:	4620      	mov	r0, r4
 800ee8e:	bd70      	pop	{r4, r5, r6, pc}
 800ee90:	20005564 	.word	0x20005564

0800ee94 <_malloc_r>:
 800ee94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee98:	1ccd      	adds	r5, r1, #3
 800ee9a:	f025 0503 	bic.w	r5, r5, #3
 800ee9e:	3508      	adds	r5, #8
 800eea0:	2d0c      	cmp	r5, #12
 800eea2:	bf38      	it	cc
 800eea4:	250c      	movcc	r5, #12
 800eea6:	2d00      	cmp	r5, #0
 800eea8:	4607      	mov	r7, r0
 800eeaa:	db01      	blt.n	800eeb0 <_malloc_r+0x1c>
 800eeac:	42a9      	cmp	r1, r5
 800eeae:	d905      	bls.n	800eebc <_malloc_r+0x28>
 800eeb0:	230c      	movs	r3, #12
 800eeb2:	603b      	str	r3, [r7, #0]
 800eeb4:	2600      	movs	r6, #0
 800eeb6:	4630      	mov	r0, r6
 800eeb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eebc:	4e2e      	ldr	r6, [pc, #184]	; (800ef78 <_malloc_r+0xe4>)
 800eebe:	f001 fb7d 	bl	80105bc <__malloc_lock>
 800eec2:	6833      	ldr	r3, [r6, #0]
 800eec4:	461c      	mov	r4, r3
 800eec6:	bb34      	cbnz	r4, 800ef16 <_malloc_r+0x82>
 800eec8:	4629      	mov	r1, r5
 800eeca:	4638      	mov	r0, r7
 800eecc:	f7ff ffc2 	bl	800ee54 <sbrk_aligned>
 800eed0:	1c43      	adds	r3, r0, #1
 800eed2:	4604      	mov	r4, r0
 800eed4:	d14d      	bne.n	800ef72 <_malloc_r+0xde>
 800eed6:	6834      	ldr	r4, [r6, #0]
 800eed8:	4626      	mov	r6, r4
 800eeda:	2e00      	cmp	r6, #0
 800eedc:	d140      	bne.n	800ef60 <_malloc_r+0xcc>
 800eede:	6823      	ldr	r3, [r4, #0]
 800eee0:	4631      	mov	r1, r6
 800eee2:	4638      	mov	r0, r7
 800eee4:	eb04 0803 	add.w	r8, r4, r3
 800eee8:	f000 fcb2 	bl	800f850 <_sbrk_r>
 800eeec:	4580      	cmp	r8, r0
 800eeee:	d13a      	bne.n	800ef66 <_malloc_r+0xd2>
 800eef0:	6821      	ldr	r1, [r4, #0]
 800eef2:	3503      	adds	r5, #3
 800eef4:	1a6d      	subs	r5, r5, r1
 800eef6:	f025 0503 	bic.w	r5, r5, #3
 800eefa:	3508      	adds	r5, #8
 800eefc:	2d0c      	cmp	r5, #12
 800eefe:	bf38      	it	cc
 800ef00:	250c      	movcc	r5, #12
 800ef02:	4629      	mov	r1, r5
 800ef04:	4638      	mov	r0, r7
 800ef06:	f7ff ffa5 	bl	800ee54 <sbrk_aligned>
 800ef0a:	3001      	adds	r0, #1
 800ef0c:	d02b      	beq.n	800ef66 <_malloc_r+0xd2>
 800ef0e:	6823      	ldr	r3, [r4, #0]
 800ef10:	442b      	add	r3, r5
 800ef12:	6023      	str	r3, [r4, #0]
 800ef14:	e00e      	b.n	800ef34 <_malloc_r+0xa0>
 800ef16:	6822      	ldr	r2, [r4, #0]
 800ef18:	1b52      	subs	r2, r2, r5
 800ef1a:	d41e      	bmi.n	800ef5a <_malloc_r+0xc6>
 800ef1c:	2a0b      	cmp	r2, #11
 800ef1e:	d916      	bls.n	800ef4e <_malloc_r+0xba>
 800ef20:	1961      	adds	r1, r4, r5
 800ef22:	42a3      	cmp	r3, r4
 800ef24:	6025      	str	r5, [r4, #0]
 800ef26:	bf18      	it	ne
 800ef28:	6059      	strne	r1, [r3, #4]
 800ef2a:	6863      	ldr	r3, [r4, #4]
 800ef2c:	bf08      	it	eq
 800ef2e:	6031      	streq	r1, [r6, #0]
 800ef30:	5162      	str	r2, [r4, r5]
 800ef32:	604b      	str	r3, [r1, #4]
 800ef34:	4638      	mov	r0, r7
 800ef36:	f104 060b 	add.w	r6, r4, #11
 800ef3a:	f001 fb45 	bl	80105c8 <__malloc_unlock>
 800ef3e:	f026 0607 	bic.w	r6, r6, #7
 800ef42:	1d23      	adds	r3, r4, #4
 800ef44:	1af2      	subs	r2, r6, r3
 800ef46:	d0b6      	beq.n	800eeb6 <_malloc_r+0x22>
 800ef48:	1b9b      	subs	r3, r3, r6
 800ef4a:	50a3      	str	r3, [r4, r2]
 800ef4c:	e7b3      	b.n	800eeb6 <_malloc_r+0x22>
 800ef4e:	6862      	ldr	r2, [r4, #4]
 800ef50:	42a3      	cmp	r3, r4
 800ef52:	bf0c      	ite	eq
 800ef54:	6032      	streq	r2, [r6, #0]
 800ef56:	605a      	strne	r2, [r3, #4]
 800ef58:	e7ec      	b.n	800ef34 <_malloc_r+0xa0>
 800ef5a:	4623      	mov	r3, r4
 800ef5c:	6864      	ldr	r4, [r4, #4]
 800ef5e:	e7b2      	b.n	800eec6 <_malloc_r+0x32>
 800ef60:	4634      	mov	r4, r6
 800ef62:	6876      	ldr	r6, [r6, #4]
 800ef64:	e7b9      	b.n	800eeda <_malloc_r+0x46>
 800ef66:	230c      	movs	r3, #12
 800ef68:	603b      	str	r3, [r7, #0]
 800ef6a:	4638      	mov	r0, r7
 800ef6c:	f001 fb2c 	bl	80105c8 <__malloc_unlock>
 800ef70:	e7a1      	b.n	800eeb6 <_malloc_r+0x22>
 800ef72:	6025      	str	r5, [r4, #0]
 800ef74:	e7de      	b.n	800ef34 <_malloc_r+0xa0>
 800ef76:	bf00      	nop
 800ef78:	20005560 	.word	0x20005560

0800ef7c <__cvt>:
 800ef7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef80:	ec55 4b10 	vmov	r4, r5, d0
 800ef84:	2d00      	cmp	r5, #0
 800ef86:	460e      	mov	r6, r1
 800ef88:	4619      	mov	r1, r3
 800ef8a:	462b      	mov	r3, r5
 800ef8c:	bfbb      	ittet	lt
 800ef8e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ef92:	461d      	movlt	r5, r3
 800ef94:	2300      	movge	r3, #0
 800ef96:	232d      	movlt	r3, #45	; 0x2d
 800ef98:	700b      	strb	r3, [r1, #0]
 800ef9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef9c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800efa0:	4691      	mov	r9, r2
 800efa2:	f023 0820 	bic.w	r8, r3, #32
 800efa6:	bfbc      	itt	lt
 800efa8:	4622      	movlt	r2, r4
 800efaa:	4614      	movlt	r4, r2
 800efac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800efb0:	d005      	beq.n	800efbe <__cvt+0x42>
 800efb2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800efb6:	d100      	bne.n	800efba <__cvt+0x3e>
 800efb8:	3601      	adds	r6, #1
 800efba:	2102      	movs	r1, #2
 800efbc:	e000      	b.n	800efc0 <__cvt+0x44>
 800efbe:	2103      	movs	r1, #3
 800efc0:	ab03      	add	r3, sp, #12
 800efc2:	9301      	str	r3, [sp, #4]
 800efc4:	ab02      	add	r3, sp, #8
 800efc6:	9300      	str	r3, [sp, #0]
 800efc8:	ec45 4b10 	vmov	d0, r4, r5
 800efcc:	4653      	mov	r3, sl
 800efce:	4632      	mov	r2, r6
 800efd0:	f000 fd02 	bl	800f9d8 <_dtoa_r>
 800efd4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800efd8:	4607      	mov	r7, r0
 800efda:	d102      	bne.n	800efe2 <__cvt+0x66>
 800efdc:	f019 0f01 	tst.w	r9, #1
 800efe0:	d022      	beq.n	800f028 <__cvt+0xac>
 800efe2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800efe6:	eb07 0906 	add.w	r9, r7, r6
 800efea:	d110      	bne.n	800f00e <__cvt+0x92>
 800efec:	783b      	ldrb	r3, [r7, #0]
 800efee:	2b30      	cmp	r3, #48	; 0x30
 800eff0:	d10a      	bne.n	800f008 <__cvt+0x8c>
 800eff2:	2200      	movs	r2, #0
 800eff4:	2300      	movs	r3, #0
 800eff6:	4620      	mov	r0, r4
 800eff8:	4629      	mov	r1, r5
 800effa:	f7f1 fd95 	bl	8000b28 <__aeabi_dcmpeq>
 800effe:	b918      	cbnz	r0, 800f008 <__cvt+0x8c>
 800f000:	f1c6 0601 	rsb	r6, r6, #1
 800f004:	f8ca 6000 	str.w	r6, [sl]
 800f008:	f8da 3000 	ldr.w	r3, [sl]
 800f00c:	4499      	add	r9, r3
 800f00e:	2200      	movs	r2, #0
 800f010:	2300      	movs	r3, #0
 800f012:	4620      	mov	r0, r4
 800f014:	4629      	mov	r1, r5
 800f016:	f7f1 fd87 	bl	8000b28 <__aeabi_dcmpeq>
 800f01a:	b108      	cbz	r0, 800f020 <__cvt+0xa4>
 800f01c:	f8cd 900c 	str.w	r9, [sp, #12]
 800f020:	2230      	movs	r2, #48	; 0x30
 800f022:	9b03      	ldr	r3, [sp, #12]
 800f024:	454b      	cmp	r3, r9
 800f026:	d307      	bcc.n	800f038 <__cvt+0xbc>
 800f028:	9b03      	ldr	r3, [sp, #12]
 800f02a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f02c:	1bdb      	subs	r3, r3, r7
 800f02e:	4638      	mov	r0, r7
 800f030:	6013      	str	r3, [r2, #0]
 800f032:	b004      	add	sp, #16
 800f034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f038:	1c59      	adds	r1, r3, #1
 800f03a:	9103      	str	r1, [sp, #12]
 800f03c:	701a      	strb	r2, [r3, #0]
 800f03e:	e7f0      	b.n	800f022 <__cvt+0xa6>

0800f040 <__exponent>:
 800f040:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f042:	4603      	mov	r3, r0
 800f044:	2900      	cmp	r1, #0
 800f046:	bfb8      	it	lt
 800f048:	4249      	neglt	r1, r1
 800f04a:	f803 2b02 	strb.w	r2, [r3], #2
 800f04e:	bfb4      	ite	lt
 800f050:	222d      	movlt	r2, #45	; 0x2d
 800f052:	222b      	movge	r2, #43	; 0x2b
 800f054:	2909      	cmp	r1, #9
 800f056:	7042      	strb	r2, [r0, #1]
 800f058:	dd2a      	ble.n	800f0b0 <__exponent+0x70>
 800f05a:	f10d 0407 	add.w	r4, sp, #7
 800f05e:	46a4      	mov	ip, r4
 800f060:	270a      	movs	r7, #10
 800f062:	46a6      	mov	lr, r4
 800f064:	460a      	mov	r2, r1
 800f066:	fb91 f6f7 	sdiv	r6, r1, r7
 800f06a:	fb07 1516 	mls	r5, r7, r6, r1
 800f06e:	3530      	adds	r5, #48	; 0x30
 800f070:	2a63      	cmp	r2, #99	; 0x63
 800f072:	f104 34ff 	add.w	r4, r4, #4294967295
 800f076:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f07a:	4631      	mov	r1, r6
 800f07c:	dcf1      	bgt.n	800f062 <__exponent+0x22>
 800f07e:	3130      	adds	r1, #48	; 0x30
 800f080:	f1ae 0502 	sub.w	r5, lr, #2
 800f084:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f088:	1c44      	adds	r4, r0, #1
 800f08a:	4629      	mov	r1, r5
 800f08c:	4561      	cmp	r1, ip
 800f08e:	d30a      	bcc.n	800f0a6 <__exponent+0x66>
 800f090:	f10d 0209 	add.w	r2, sp, #9
 800f094:	eba2 020e 	sub.w	r2, r2, lr
 800f098:	4565      	cmp	r5, ip
 800f09a:	bf88      	it	hi
 800f09c:	2200      	movhi	r2, #0
 800f09e:	4413      	add	r3, r2
 800f0a0:	1a18      	subs	r0, r3, r0
 800f0a2:	b003      	add	sp, #12
 800f0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f0ae:	e7ed      	b.n	800f08c <__exponent+0x4c>
 800f0b0:	2330      	movs	r3, #48	; 0x30
 800f0b2:	3130      	adds	r1, #48	; 0x30
 800f0b4:	7083      	strb	r3, [r0, #2]
 800f0b6:	70c1      	strb	r1, [r0, #3]
 800f0b8:	1d03      	adds	r3, r0, #4
 800f0ba:	e7f1      	b.n	800f0a0 <__exponent+0x60>

0800f0bc <_printf_float>:
 800f0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0c0:	ed2d 8b02 	vpush	{d8}
 800f0c4:	b08d      	sub	sp, #52	; 0x34
 800f0c6:	460c      	mov	r4, r1
 800f0c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f0cc:	4616      	mov	r6, r2
 800f0ce:	461f      	mov	r7, r3
 800f0d0:	4605      	mov	r5, r0
 800f0d2:	f001 fa6f 	bl	80105b4 <_localeconv_r>
 800f0d6:	f8d0 a000 	ldr.w	sl, [r0]
 800f0da:	4650      	mov	r0, sl
 800f0dc:	f7f1 f8a2 	bl	8000224 <strlen>
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	930a      	str	r3, [sp, #40]	; 0x28
 800f0e4:	6823      	ldr	r3, [r4, #0]
 800f0e6:	9305      	str	r3, [sp, #20]
 800f0e8:	f8d8 3000 	ldr.w	r3, [r8]
 800f0ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f0f0:	3307      	adds	r3, #7
 800f0f2:	f023 0307 	bic.w	r3, r3, #7
 800f0f6:	f103 0208 	add.w	r2, r3, #8
 800f0fa:	f8c8 2000 	str.w	r2, [r8]
 800f0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f102:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f106:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f10a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f10e:	9307      	str	r3, [sp, #28]
 800f110:	f8cd 8018 	str.w	r8, [sp, #24]
 800f114:	ee08 0a10 	vmov	s16, r0
 800f118:	4b9f      	ldr	r3, [pc, #636]	; (800f398 <_printf_float+0x2dc>)
 800f11a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f11e:	f04f 32ff 	mov.w	r2, #4294967295
 800f122:	f7f1 fd33 	bl	8000b8c <__aeabi_dcmpun>
 800f126:	bb88      	cbnz	r0, 800f18c <_printf_float+0xd0>
 800f128:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f12c:	4b9a      	ldr	r3, [pc, #616]	; (800f398 <_printf_float+0x2dc>)
 800f12e:	f04f 32ff 	mov.w	r2, #4294967295
 800f132:	f7f1 fd0d 	bl	8000b50 <__aeabi_dcmple>
 800f136:	bb48      	cbnz	r0, 800f18c <_printf_float+0xd0>
 800f138:	2200      	movs	r2, #0
 800f13a:	2300      	movs	r3, #0
 800f13c:	4640      	mov	r0, r8
 800f13e:	4649      	mov	r1, r9
 800f140:	f7f1 fcfc 	bl	8000b3c <__aeabi_dcmplt>
 800f144:	b110      	cbz	r0, 800f14c <_printf_float+0x90>
 800f146:	232d      	movs	r3, #45	; 0x2d
 800f148:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f14c:	4b93      	ldr	r3, [pc, #588]	; (800f39c <_printf_float+0x2e0>)
 800f14e:	4894      	ldr	r0, [pc, #592]	; (800f3a0 <_printf_float+0x2e4>)
 800f150:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f154:	bf94      	ite	ls
 800f156:	4698      	movls	r8, r3
 800f158:	4680      	movhi	r8, r0
 800f15a:	2303      	movs	r3, #3
 800f15c:	6123      	str	r3, [r4, #16]
 800f15e:	9b05      	ldr	r3, [sp, #20]
 800f160:	f023 0204 	bic.w	r2, r3, #4
 800f164:	6022      	str	r2, [r4, #0]
 800f166:	f04f 0900 	mov.w	r9, #0
 800f16a:	9700      	str	r7, [sp, #0]
 800f16c:	4633      	mov	r3, r6
 800f16e:	aa0b      	add	r2, sp, #44	; 0x2c
 800f170:	4621      	mov	r1, r4
 800f172:	4628      	mov	r0, r5
 800f174:	f000 f9d8 	bl	800f528 <_printf_common>
 800f178:	3001      	adds	r0, #1
 800f17a:	f040 8090 	bne.w	800f29e <_printf_float+0x1e2>
 800f17e:	f04f 30ff 	mov.w	r0, #4294967295
 800f182:	b00d      	add	sp, #52	; 0x34
 800f184:	ecbd 8b02 	vpop	{d8}
 800f188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f18c:	4642      	mov	r2, r8
 800f18e:	464b      	mov	r3, r9
 800f190:	4640      	mov	r0, r8
 800f192:	4649      	mov	r1, r9
 800f194:	f7f1 fcfa 	bl	8000b8c <__aeabi_dcmpun>
 800f198:	b140      	cbz	r0, 800f1ac <_printf_float+0xf0>
 800f19a:	464b      	mov	r3, r9
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	bfbc      	itt	lt
 800f1a0:	232d      	movlt	r3, #45	; 0x2d
 800f1a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f1a6:	487f      	ldr	r0, [pc, #508]	; (800f3a4 <_printf_float+0x2e8>)
 800f1a8:	4b7f      	ldr	r3, [pc, #508]	; (800f3a8 <_printf_float+0x2ec>)
 800f1aa:	e7d1      	b.n	800f150 <_printf_float+0x94>
 800f1ac:	6863      	ldr	r3, [r4, #4]
 800f1ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f1b2:	9206      	str	r2, [sp, #24]
 800f1b4:	1c5a      	adds	r2, r3, #1
 800f1b6:	d13f      	bne.n	800f238 <_printf_float+0x17c>
 800f1b8:	2306      	movs	r3, #6
 800f1ba:	6063      	str	r3, [r4, #4]
 800f1bc:	9b05      	ldr	r3, [sp, #20]
 800f1be:	6861      	ldr	r1, [r4, #4]
 800f1c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	9303      	str	r3, [sp, #12]
 800f1c8:	ab0a      	add	r3, sp, #40	; 0x28
 800f1ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f1ce:	ab09      	add	r3, sp, #36	; 0x24
 800f1d0:	ec49 8b10 	vmov	d0, r8, r9
 800f1d4:	9300      	str	r3, [sp, #0]
 800f1d6:	6022      	str	r2, [r4, #0]
 800f1d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f1dc:	4628      	mov	r0, r5
 800f1de:	f7ff fecd 	bl	800ef7c <__cvt>
 800f1e2:	9b06      	ldr	r3, [sp, #24]
 800f1e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1e6:	2b47      	cmp	r3, #71	; 0x47
 800f1e8:	4680      	mov	r8, r0
 800f1ea:	d108      	bne.n	800f1fe <_printf_float+0x142>
 800f1ec:	1cc8      	adds	r0, r1, #3
 800f1ee:	db02      	blt.n	800f1f6 <_printf_float+0x13a>
 800f1f0:	6863      	ldr	r3, [r4, #4]
 800f1f2:	4299      	cmp	r1, r3
 800f1f4:	dd41      	ble.n	800f27a <_printf_float+0x1be>
 800f1f6:	f1ab 0b02 	sub.w	fp, fp, #2
 800f1fa:	fa5f fb8b 	uxtb.w	fp, fp
 800f1fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f202:	d820      	bhi.n	800f246 <_printf_float+0x18a>
 800f204:	3901      	subs	r1, #1
 800f206:	465a      	mov	r2, fp
 800f208:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f20c:	9109      	str	r1, [sp, #36]	; 0x24
 800f20e:	f7ff ff17 	bl	800f040 <__exponent>
 800f212:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f214:	1813      	adds	r3, r2, r0
 800f216:	2a01      	cmp	r2, #1
 800f218:	4681      	mov	r9, r0
 800f21a:	6123      	str	r3, [r4, #16]
 800f21c:	dc02      	bgt.n	800f224 <_printf_float+0x168>
 800f21e:	6822      	ldr	r2, [r4, #0]
 800f220:	07d2      	lsls	r2, r2, #31
 800f222:	d501      	bpl.n	800f228 <_printf_float+0x16c>
 800f224:	3301      	adds	r3, #1
 800f226:	6123      	str	r3, [r4, #16]
 800f228:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d09c      	beq.n	800f16a <_printf_float+0xae>
 800f230:	232d      	movs	r3, #45	; 0x2d
 800f232:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f236:	e798      	b.n	800f16a <_printf_float+0xae>
 800f238:	9a06      	ldr	r2, [sp, #24]
 800f23a:	2a47      	cmp	r2, #71	; 0x47
 800f23c:	d1be      	bne.n	800f1bc <_printf_float+0x100>
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d1bc      	bne.n	800f1bc <_printf_float+0x100>
 800f242:	2301      	movs	r3, #1
 800f244:	e7b9      	b.n	800f1ba <_printf_float+0xfe>
 800f246:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f24a:	d118      	bne.n	800f27e <_printf_float+0x1c2>
 800f24c:	2900      	cmp	r1, #0
 800f24e:	6863      	ldr	r3, [r4, #4]
 800f250:	dd0b      	ble.n	800f26a <_printf_float+0x1ae>
 800f252:	6121      	str	r1, [r4, #16]
 800f254:	b913      	cbnz	r3, 800f25c <_printf_float+0x1a0>
 800f256:	6822      	ldr	r2, [r4, #0]
 800f258:	07d0      	lsls	r0, r2, #31
 800f25a:	d502      	bpl.n	800f262 <_printf_float+0x1a6>
 800f25c:	3301      	adds	r3, #1
 800f25e:	440b      	add	r3, r1
 800f260:	6123      	str	r3, [r4, #16]
 800f262:	65a1      	str	r1, [r4, #88]	; 0x58
 800f264:	f04f 0900 	mov.w	r9, #0
 800f268:	e7de      	b.n	800f228 <_printf_float+0x16c>
 800f26a:	b913      	cbnz	r3, 800f272 <_printf_float+0x1b6>
 800f26c:	6822      	ldr	r2, [r4, #0]
 800f26e:	07d2      	lsls	r2, r2, #31
 800f270:	d501      	bpl.n	800f276 <_printf_float+0x1ba>
 800f272:	3302      	adds	r3, #2
 800f274:	e7f4      	b.n	800f260 <_printf_float+0x1a4>
 800f276:	2301      	movs	r3, #1
 800f278:	e7f2      	b.n	800f260 <_printf_float+0x1a4>
 800f27a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f27e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f280:	4299      	cmp	r1, r3
 800f282:	db05      	blt.n	800f290 <_printf_float+0x1d4>
 800f284:	6823      	ldr	r3, [r4, #0]
 800f286:	6121      	str	r1, [r4, #16]
 800f288:	07d8      	lsls	r0, r3, #31
 800f28a:	d5ea      	bpl.n	800f262 <_printf_float+0x1a6>
 800f28c:	1c4b      	adds	r3, r1, #1
 800f28e:	e7e7      	b.n	800f260 <_printf_float+0x1a4>
 800f290:	2900      	cmp	r1, #0
 800f292:	bfd4      	ite	le
 800f294:	f1c1 0202 	rsble	r2, r1, #2
 800f298:	2201      	movgt	r2, #1
 800f29a:	4413      	add	r3, r2
 800f29c:	e7e0      	b.n	800f260 <_printf_float+0x1a4>
 800f29e:	6823      	ldr	r3, [r4, #0]
 800f2a0:	055a      	lsls	r2, r3, #21
 800f2a2:	d407      	bmi.n	800f2b4 <_printf_float+0x1f8>
 800f2a4:	6923      	ldr	r3, [r4, #16]
 800f2a6:	4642      	mov	r2, r8
 800f2a8:	4631      	mov	r1, r6
 800f2aa:	4628      	mov	r0, r5
 800f2ac:	47b8      	blx	r7
 800f2ae:	3001      	adds	r0, #1
 800f2b0:	d12c      	bne.n	800f30c <_printf_float+0x250>
 800f2b2:	e764      	b.n	800f17e <_printf_float+0xc2>
 800f2b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f2b8:	f240 80e0 	bls.w	800f47c <_printf_float+0x3c0>
 800f2bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f2c0:	2200      	movs	r2, #0
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	f7f1 fc30 	bl	8000b28 <__aeabi_dcmpeq>
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d034      	beq.n	800f336 <_printf_float+0x27a>
 800f2cc:	4a37      	ldr	r2, [pc, #220]	; (800f3ac <_printf_float+0x2f0>)
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	4631      	mov	r1, r6
 800f2d2:	4628      	mov	r0, r5
 800f2d4:	47b8      	blx	r7
 800f2d6:	3001      	adds	r0, #1
 800f2d8:	f43f af51 	beq.w	800f17e <_printf_float+0xc2>
 800f2dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f2e0:	429a      	cmp	r2, r3
 800f2e2:	db02      	blt.n	800f2ea <_printf_float+0x22e>
 800f2e4:	6823      	ldr	r3, [r4, #0]
 800f2e6:	07d8      	lsls	r0, r3, #31
 800f2e8:	d510      	bpl.n	800f30c <_printf_float+0x250>
 800f2ea:	ee18 3a10 	vmov	r3, s16
 800f2ee:	4652      	mov	r2, sl
 800f2f0:	4631      	mov	r1, r6
 800f2f2:	4628      	mov	r0, r5
 800f2f4:	47b8      	blx	r7
 800f2f6:	3001      	adds	r0, #1
 800f2f8:	f43f af41 	beq.w	800f17e <_printf_float+0xc2>
 800f2fc:	f04f 0800 	mov.w	r8, #0
 800f300:	f104 091a 	add.w	r9, r4, #26
 800f304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f306:	3b01      	subs	r3, #1
 800f308:	4543      	cmp	r3, r8
 800f30a:	dc09      	bgt.n	800f320 <_printf_float+0x264>
 800f30c:	6823      	ldr	r3, [r4, #0]
 800f30e:	079b      	lsls	r3, r3, #30
 800f310:	f100 8105 	bmi.w	800f51e <_printf_float+0x462>
 800f314:	68e0      	ldr	r0, [r4, #12]
 800f316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f318:	4298      	cmp	r0, r3
 800f31a:	bfb8      	it	lt
 800f31c:	4618      	movlt	r0, r3
 800f31e:	e730      	b.n	800f182 <_printf_float+0xc6>
 800f320:	2301      	movs	r3, #1
 800f322:	464a      	mov	r2, r9
 800f324:	4631      	mov	r1, r6
 800f326:	4628      	mov	r0, r5
 800f328:	47b8      	blx	r7
 800f32a:	3001      	adds	r0, #1
 800f32c:	f43f af27 	beq.w	800f17e <_printf_float+0xc2>
 800f330:	f108 0801 	add.w	r8, r8, #1
 800f334:	e7e6      	b.n	800f304 <_printf_float+0x248>
 800f336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f338:	2b00      	cmp	r3, #0
 800f33a:	dc39      	bgt.n	800f3b0 <_printf_float+0x2f4>
 800f33c:	4a1b      	ldr	r2, [pc, #108]	; (800f3ac <_printf_float+0x2f0>)
 800f33e:	2301      	movs	r3, #1
 800f340:	4631      	mov	r1, r6
 800f342:	4628      	mov	r0, r5
 800f344:	47b8      	blx	r7
 800f346:	3001      	adds	r0, #1
 800f348:	f43f af19 	beq.w	800f17e <_printf_float+0xc2>
 800f34c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f350:	4313      	orrs	r3, r2
 800f352:	d102      	bne.n	800f35a <_printf_float+0x29e>
 800f354:	6823      	ldr	r3, [r4, #0]
 800f356:	07d9      	lsls	r1, r3, #31
 800f358:	d5d8      	bpl.n	800f30c <_printf_float+0x250>
 800f35a:	ee18 3a10 	vmov	r3, s16
 800f35e:	4652      	mov	r2, sl
 800f360:	4631      	mov	r1, r6
 800f362:	4628      	mov	r0, r5
 800f364:	47b8      	blx	r7
 800f366:	3001      	adds	r0, #1
 800f368:	f43f af09 	beq.w	800f17e <_printf_float+0xc2>
 800f36c:	f04f 0900 	mov.w	r9, #0
 800f370:	f104 0a1a 	add.w	sl, r4, #26
 800f374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f376:	425b      	negs	r3, r3
 800f378:	454b      	cmp	r3, r9
 800f37a:	dc01      	bgt.n	800f380 <_printf_float+0x2c4>
 800f37c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f37e:	e792      	b.n	800f2a6 <_printf_float+0x1ea>
 800f380:	2301      	movs	r3, #1
 800f382:	4652      	mov	r2, sl
 800f384:	4631      	mov	r1, r6
 800f386:	4628      	mov	r0, r5
 800f388:	47b8      	blx	r7
 800f38a:	3001      	adds	r0, #1
 800f38c:	f43f aef7 	beq.w	800f17e <_printf_float+0xc2>
 800f390:	f109 0901 	add.w	r9, r9, #1
 800f394:	e7ee      	b.n	800f374 <_printf_float+0x2b8>
 800f396:	bf00      	nop
 800f398:	7fefffff 	.word	0x7fefffff
 800f39c:	0802ac54 	.word	0x0802ac54
 800f3a0:	0802ac58 	.word	0x0802ac58
 800f3a4:	0802ac60 	.word	0x0802ac60
 800f3a8:	0802ac5c 	.word	0x0802ac5c
 800f3ac:	0802ac64 	.word	0x0802ac64
 800f3b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	bfa8      	it	ge
 800f3b8:	461a      	movge	r2, r3
 800f3ba:	2a00      	cmp	r2, #0
 800f3bc:	4691      	mov	r9, r2
 800f3be:	dc37      	bgt.n	800f430 <_printf_float+0x374>
 800f3c0:	f04f 0b00 	mov.w	fp, #0
 800f3c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f3c8:	f104 021a 	add.w	r2, r4, #26
 800f3cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f3ce:	9305      	str	r3, [sp, #20]
 800f3d0:	eba3 0309 	sub.w	r3, r3, r9
 800f3d4:	455b      	cmp	r3, fp
 800f3d6:	dc33      	bgt.n	800f440 <_printf_float+0x384>
 800f3d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f3dc:	429a      	cmp	r2, r3
 800f3de:	db3b      	blt.n	800f458 <_printf_float+0x39c>
 800f3e0:	6823      	ldr	r3, [r4, #0]
 800f3e2:	07da      	lsls	r2, r3, #31
 800f3e4:	d438      	bmi.n	800f458 <_printf_float+0x39c>
 800f3e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3e8:	9a05      	ldr	r2, [sp, #20]
 800f3ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f3ec:	1a9a      	subs	r2, r3, r2
 800f3ee:	eba3 0901 	sub.w	r9, r3, r1
 800f3f2:	4591      	cmp	r9, r2
 800f3f4:	bfa8      	it	ge
 800f3f6:	4691      	movge	r9, r2
 800f3f8:	f1b9 0f00 	cmp.w	r9, #0
 800f3fc:	dc35      	bgt.n	800f46a <_printf_float+0x3ae>
 800f3fe:	f04f 0800 	mov.w	r8, #0
 800f402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f406:	f104 0a1a 	add.w	sl, r4, #26
 800f40a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f40e:	1a9b      	subs	r3, r3, r2
 800f410:	eba3 0309 	sub.w	r3, r3, r9
 800f414:	4543      	cmp	r3, r8
 800f416:	f77f af79 	ble.w	800f30c <_printf_float+0x250>
 800f41a:	2301      	movs	r3, #1
 800f41c:	4652      	mov	r2, sl
 800f41e:	4631      	mov	r1, r6
 800f420:	4628      	mov	r0, r5
 800f422:	47b8      	blx	r7
 800f424:	3001      	adds	r0, #1
 800f426:	f43f aeaa 	beq.w	800f17e <_printf_float+0xc2>
 800f42a:	f108 0801 	add.w	r8, r8, #1
 800f42e:	e7ec      	b.n	800f40a <_printf_float+0x34e>
 800f430:	4613      	mov	r3, r2
 800f432:	4631      	mov	r1, r6
 800f434:	4642      	mov	r2, r8
 800f436:	4628      	mov	r0, r5
 800f438:	47b8      	blx	r7
 800f43a:	3001      	adds	r0, #1
 800f43c:	d1c0      	bne.n	800f3c0 <_printf_float+0x304>
 800f43e:	e69e      	b.n	800f17e <_printf_float+0xc2>
 800f440:	2301      	movs	r3, #1
 800f442:	4631      	mov	r1, r6
 800f444:	4628      	mov	r0, r5
 800f446:	9205      	str	r2, [sp, #20]
 800f448:	47b8      	blx	r7
 800f44a:	3001      	adds	r0, #1
 800f44c:	f43f ae97 	beq.w	800f17e <_printf_float+0xc2>
 800f450:	9a05      	ldr	r2, [sp, #20]
 800f452:	f10b 0b01 	add.w	fp, fp, #1
 800f456:	e7b9      	b.n	800f3cc <_printf_float+0x310>
 800f458:	ee18 3a10 	vmov	r3, s16
 800f45c:	4652      	mov	r2, sl
 800f45e:	4631      	mov	r1, r6
 800f460:	4628      	mov	r0, r5
 800f462:	47b8      	blx	r7
 800f464:	3001      	adds	r0, #1
 800f466:	d1be      	bne.n	800f3e6 <_printf_float+0x32a>
 800f468:	e689      	b.n	800f17e <_printf_float+0xc2>
 800f46a:	9a05      	ldr	r2, [sp, #20]
 800f46c:	464b      	mov	r3, r9
 800f46e:	4442      	add	r2, r8
 800f470:	4631      	mov	r1, r6
 800f472:	4628      	mov	r0, r5
 800f474:	47b8      	blx	r7
 800f476:	3001      	adds	r0, #1
 800f478:	d1c1      	bne.n	800f3fe <_printf_float+0x342>
 800f47a:	e680      	b.n	800f17e <_printf_float+0xc2>
 800f47c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f47e:	2a01      	cmp	r2, #1
 800f480:	dc01      	bgt.n	800f486 <_printf_float+0x3ca>
 800f482:	07db      	lsls	r3, r3, #31
 800f484:	d538      	bpl.n	800f4f8 <_printf_float+0x43c>
 800f486:	2301      	movs	r3, #1
 800f488:	4642      	mov	r2, r8
 800f48a:	4631      	mov	r1, r6
 800f48c:	4628      	mov	r0, r5
 800f48e:	47b8      	blx	r7
 800f490:	3001      	adds	r0, #1
 800f492:	f43f ae74 	beq.w	800f17e <_printf_float+0xc2>
 800f496:	ee18 3a10 	vmov	r3, s16
 800f49a:	4652      	mov	r2, sl
 800f49c:	4631      	mov	r1, r6
 800f49e:	4628      	mov	r0, r5
 800f4a0:	47b8      	blx	r7
 800f4a2:	3001      	adds	r0, #1
 800f4a4:	f43f ae6b 	beq.w	800f17e <_printf_float+0xc2>
 800f4a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	f7f1 fb3a 	bl	8000b28 <__aeabi_dcmpeq>
 800f4b4:	b9d8      	cbnz	r0, 800f4ee <_printf_float+0x432>
 800f4b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4b8:	f108 0201 	add.w	r2, r8, #1
 800f4bc:	3b01      	subs	r3, #1
 800f4be:	4631      	mov	r1, r6
 800f4c0:	4628      	mov	r0, r5
 800f4c2:	47b8      	blx	r7
 800f4c4:	3001      	adds	r0, #1
 800f4c6:	d10e      	bne.n	800f4e6 <_printf_float+0x42a>
 800f4c8:	e659      	b.n	800f17e <_printf_float+0xc2>
 800f4ca:	2301      	movs	r3, #1
 800f4cc:	4652      	mov	r2, sl
 800f4ce:	4631      	mov	r1, r6
 800f4d0:	4628      	mov	r0, r5
 800f4d2:	47b8      	blx	r7
 800f4d4:	3001      	adds	r0, #1
 800f4d6:	f43f ae52 	beq.w	800f17e <_printf_float+0xc2>
 800f4da:	f108 0801 	add.w	r8, r8, #1
 800f4de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4e0:	3b01      	subs	r3, #1
 800f4e2:	4543      	cmp	r3, r8
 800f4e4:	dcf1      	bgt.n	800f4ca <_printf_float+0x40e>
 800f4e6:	464b      	mov	r3, r9
 800f4e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f4ec:	e6dc      	b.n	800f2a8 <_printf_float+0x1ec>
 800f4ee:	f04f 0800 	mov.w	r8, #0
 800f4f2:	f104 0a1a 	add.w	sl, r4, #26
 800f4f6:	e7f2      	b.n	800f4de <_printf_float+0x422>
 800f4f8:	2301      	movs	r3, #1
 800f4fa:	4642      	mov	r2, r8
 800f4fc:	e7df      	b.n	800f4be <_printf_float+0x402>
 800f4fe:	2301      	movs	r3, #1
 800f500:	464a      	mov	r2, r9
 800f502:	4631      	mov	r1, r6
 800f504:	4628      	mov	r0, r5
 800f506:	47b8      	blx	r7
 800f508:	3001      	adds	r0, #1
 800f50a:	f43f ae38 	beq.w	800f17e <_printf_float+0xc2>
 800f50e:	f108 0801 	add.w	r8, r8, #1
 800f512:	68e3      	ldr	r3, [r4, #12]
 800f514:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f516:	1a5b      	subs	r3, r3, r1
 800f518:	4543      	cmp	r3, r8
 800f51a:	dcf0      	bgt.n	800f4fe <_printf_float+0x442>
 800f51c:	e6fa      	b.n	800f314 <_printf_float+0x258>
 800f51e:	f04f 0800 	mov.w	r8, #0
 800f522:	f104 0919 	add.w	r9, r4, #25
 800f526:	e7f4      	b.n	800f512 <_printf_float+0x456>

0800f528 <_printf_common>:
 800f528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f52c:	4616      	mov	r6, r2
 800f52e:	4699      	mov	r9, r3
 800f530:	688a      	ldr	r2, [r1, #8]
 800f532:	690b      	ldr	r3, [r1, #16]
 800f534:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f538:	4293      	cmp	r3, r2
 800f53a:	bfb8      	it	lt
 800f53c:	4613      	movlt	r3, r2
 800f53e:	6033      	str	r3, [r6, #0]
 800f540:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f544:	4607      	mov	r7, r0
 800f546:	460c      	mov	r4, r1
 800f548:	b10a      	cbz	r2, 800f54e <_printf_common+0x26>
 800f54a:	3301      	adds	r3, #1
 800f54c:	6033      	str	r3, [r6, #0]
 800f54e:	6823      	ldr	r3, [r4, #0]
 800f550:	0699      	lsls	r1, r3, #26
 800f552:	bf42      	ittt	mi
 800f554:	6833      	ldrmi	r3, [r6, #0]
 800f556:	3302      	addmi	r3, #2
 800f558:	6033      	strmi	r3, [r6, #0]
 800f55a:	6825      	ldr	r5, [r4, #0]
 800f55c:	f015 0506 	ands.w	r5, r5, #6
 800f560:	d106      	bne.n	800f570 <_printf_common+0x48>
 800f562:	f104 0a19 	add.w	sl, r4, #25
 800f566:	68e3      	ldr	r3, [r4, #12]
 800f568:	6832      	ldr	r2, [r6, #0]
 800f56a:	1a9b      	subs	r3, r3, r2
 800f56c:	42ab      	cmp	r3, r5
 800f56e:	dc26      	bgt.n	800f5be <_printf_common+0x96>
 800f570:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f574:	1e13      	subs	r3, r2, #0
 800f576:	6822      	ldr	r2, [r4, #0]
 800f578:	bf18      	it	ne
 800f57a:	2301      	movne	r3, #1
 800f57c:	0692      	lsls	r2, r2, #26
 800f57e:	d42b      	bmi.n	800f5d8 <_printf_common+0xb0>
 800f580:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f584:	4649      	mov	r1, r9
 800f586:	4638      	mov	r0, r7
 800f588:	47c0      	blx	r8
 800f58a:	3001      	adds	r0, #1
 800f58c:	d01e      	beq.n	800f5cc <_printf_common+0xa4>
 800f58e:	6823      	ldr	r3, [r4, #0]
 800f590:	68e5      	ldr	r5, [r4, #12]
 800f592:	6832      	ldr	r2, [r6, #0]
 800f594:	f003 0306 	and.w	r3, r3, #6
 800f598:	2b04      	cmp	r3, #4
 800f59a:	bf08      	it	eq
 800f59c:	1aad      	subeq	r5, r5, r2
 800f59e:	68a3      	ldr	r3, [r4, #8]
 800f5a0:	6922      	ldr	r2, [r4, #16]
 800f5a2:	bf0c      	ite	eq
 800f5a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f5a8:	2500      	movne	r5, #0
 800f5aa:	4293      	cmp	r3, r2
 800f5ac:	bfc4      	itt	gt
 800f5ae:	1a9b      	subgt	r3, r3, r2
 800f5b0:	18ed      	addgt	r5, r5, r3
 800f5b2:	2600      	movs	r6, #0
 800f5b4:	341a      	adds	r4, #26
 800f5b6:	42b5      	cmp	r5, r6
 800f5b8:	d11a      	bne.n	800f5f0 <_printf_common+0xc8>
 800f5ba:	2000      	movs	r0, #0
 800f5bc:	e008      	b.n	800f5d0 <_printf_common+0xa8>
 800f5be:	2301      	movs	r3, #1
 800f5c0:	4652      	mov	r2, sl
 800f5c2:	4649      	mov	r1, r9
 800f5c4:	4638      	mov	r0, r7
 800f5c6:	47c0      	blx	r8
 800f5c8:	3001      	adds	r0, #1
 800f5ca:	d103      	bne.n	800f5d4 <_printf_common+0xac>
 800f5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5d4:	3501      	adds	r5, #1
 800f5d6:	e7c6      	b.n	800f566 <_printf_common+0x3e>
 800f5d8:	18e1      	adds	r1, r4, r3
 800f5da:	1c5a      	adds	r2, r3, #1
 800f5dc:	2030      	movs	r0, #48	; 0x30
 800f5de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f5e2:	4422      	add	r2, r4
 800f5e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f5e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f5ec:	3302      	adds	r3, #2
 800f5ee:	e7c7      	b.n	800f580 <_printf_common+0x58>
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	4622      	mov	r2, r4
 800f5f4:	4649      	mov	r1, r9
 800f5f6:	4638      	mov	r0, r7
 800f5f8:	47c0      	blx	r8
 800f5fa:	3001      	adds	r0, #1
 800f5fc:	d0e6      	beq.n	800f5cc <_printf_common+0xa4>
 800f5fe:	3601      	adds	r6, #1
 800f600:	e7d9      	b.n	800f5b6 <_printf_common+0x8e>
	...

0800f604 <_printf_i>:
 800f604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f608:	7e0f      	ldrb	r7, [r1, #24]
 800f60a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f60c:	2f78      	cmp	r7, #120	; 0x78
 800f60e:	4691      	mov	r9, r2
 800f610:	4680      	mov	r8, r0
 800f612:	460c      	mov	r4, r1
 800f614:	469a      	mov	sl, r3
 800f616:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f61a:	d807      	bhi.n	800f62c <_printf_i+0x28>
 800f61c:	2f62      	cmp	r7, #98	; 0x62
 800f61e:	d80a      	bhi.n	800f636 <_printf_i+0x32>
 800f620:	2f00      	cmp	r7, #0
 800f622:	f000 80d8 	beq.w	800f7d6 <_printf_i+0x1d2>
 800f626:	2f58      	cmp	r7, #88	; 0x58
 800f628:	f000 80a3 	beq.w	800f772 <_printf_i+0x16e>
 800f62c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f630:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f634:	e03a      	b.n	800f6ac <_printf_i+0xa8>
 800f636:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f63a:	2b15      	cmp	r3, #21
 800f63c:	d8f6      	bhi.n	800f62c <_printf_i+0x28>
 800f63e:	a101      	add	r1, pc, #4	; (adr r1, 800f644 <_printf_i+0x40>)
 800f640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f644:	0800f69d 	.word	0x0800f69d
 800f648:	0800f6b1 	.word	0x0800f6b1
 800f64c:	0800f62d 	.word	0x0800f62d
 800f650:	0800f62d 	.word	0x0800f62d
 800f654:	0800f62d 	.word	0x0800f62d
 800f658:	0800f62d 	.word	0x0800f62d
 800f65c:	0800f6b1 	.word	0x0800f6b1
 800f660:	0800f62d 	.word	0x0800f62d
 800f664:	0800f62d 	.word	0x0800f62d
 800f668:	0800f62d 	.word	0x0800f62d
 800f66c:	0800f62d 	.word	0x0800f62d
 800f670:	0800f7bd 	.word	0x0800f7bd
 800f674:	0800f6e1 	.word	0x0800f6e1
 800f678:	0800f79f 	.word	0x0800f79f
 800f67c:	0800f62d 	.word	0x0800f62d
 800f680:	0800f62d 	.word	0x0800f62d
 800f684:	0800f7df 	.word	0x0800f7df
 800f688:	0800f62d 	.word	0x0800f62d
 800f68c:	0800f6e1 	.word	0x0800f6e1
 800f690:	0800f62d 	.word	0x0800f62d
 800f694:	0800f62d 	.word	0x0800f62d
 800f698:	0800f7a7 	.word	0x0800f7a7
 800f69c:	682b      	ldr	r3, [r5, #0]
 800f69e:	1d1a      	adds	r2, r3, #4
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	602a      	str	r2, [r5, #0]
 800f6a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f6a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f6ac:	2301      	movs	r3, #1
 800f6ae:	e0a3      	b.n	800f7f8 <_printf_i+0x1f4>
 800f6b0:	6820      	ldr	r0, [r4, #0]
 800f6b2:	6829      	ldr	r1, [r5, #0]
 800f6b4:	0606      	lsls	r6, r0, #24
 800f6b6:	f101 0304 	add.w	r3, r1, #4
 800f6ba:	d50a      	bpl.n	800f6d2 <_printf_i+0xce>
 800f6bc:	680e      	ldr	r6, [r1, #0]
 800f6be:	602b      	str	r3, [r5, #0]
 800f6c0:	2e00      	cmp	r6, #0
 800f6c2:	da03      	bge.n	800f6cc <_printf_i+0xc8>
 800f6c4:	232d      	movs	r3, #45	; 0x2d
 800f6c6:	4276      	negs	r6, r6
 800f6c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6cc:	485e      	ldr	r0, [pc, #376]	; (800f848 <_printf_i+0x244>)
 800f6ce:	230a      	movs	r3, #10
 800f6d0:	e019      	b.n	800f706 <_printf_i+0x102>
 800f6d2:	680e      	ldr	r6, [r1, #0]
 800f6d4:	602b      	str	r3, [r5, #0]
 800f6d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f6da:	bf18      	it	ne
 800f6dc:	b236      	sxthne	r6, r6
 800f6de:	e7ef      	b.n	800f6c0 <_printf_i+0xbc>
 800f6e0:	682b      	ldr	r3, [r5, #0]
 800f6e2:	6820      	ldr	r0, [r4, #0]
 800f6e4:	1d19      	adds	r1, r3, #4
 800f6e6:	6029      	str	r1, [r5, #0]
 800f6e8:	0601      	lsls	r1, r0, #24
 800f6ea:	d501      	bpl.n	800f6f0 <_printf_i+0xec>
 800f6ec:	681e      	ldr	r6, [r3, #0]
 800f6ee:	e002      	b.n	800f6f6 <_printf_i+0xf2>
 800f6f0:	0646      	lsls	r6, r0, #25
 800f6f2:	d5fb      	bpl.n	800f6ec <_printf_i+0xe8>
 800f6f4:	881e      	ldrh	r6, [r3, #0]
 800f6f6:	4854      	ldr	r0, [pc, #336]	; (800f848 <_printf_i+0x244>)
 800f6f8:	2f6f      	cmp	r7, #111	; 0x6f
 800f6fa:	bf0c      	ite	eq
 800f6fc:	2308      	moveq	r3, #8
 800f6fe:	230a      	movne	r3, #10
 800f700:	2100      	movs	r1, #0
 800f702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f706:	6865      	ldr	r5, [r4, #4]
 800f708:	60a5      	str	r5, [r4, #8]
 800f70a:	2d00      	cmp	r5, #0
 800f70c:	bfa2      	ittt	ge
 800f70e:	6821      	ldrge	r1, [r4, #0]
 800f710:	f021 0104 	bicge.w	r1, r1, #4
 800f714:	6021      	strge	r1, [r4, #0]
 800f716:	b90e      	cbnz	r6, 800f71c <_printf_i+0x118>
 800f718:	2d00      	cmp	r5, #0
 800f71a:	d04d      	beq.n	800f7b8 <_printf_i+0x1b4>
 800f71c:	4615      	mov	r5, r2
 800f71e:	fbb6 f1f3 	udiv	r1, r6, r3
 800f722:	fb03 6711 	mls	r7, r3, r1, r6
 800f726:	5dc7      	ldrb	r7, [r0, r7]
 800f728:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f72c:	4637      	mov	r7, r6
 800f72e:	42bb      	cmp	r3, r7
 800f730:	460e      	mov	r6, r1
 800f732:	d9f4      	bls.n	800f71e <_printf_i+0x11a>
 800f734:	2b08      	cmp	r3, #8
 800f736:	d10b      	bne.n	800f750 <_printf_i+0x14c>
 800f738:	6823      	ldr	r3, [r4, #0]
 800f73a:	07de      	lsls	r6, r3, #31
 800f73c:	d508      	bpl.n	800f750 <_printf_i+0x14c>
 800f73e:	6923      	ldr	r3, [r4, #16]
 800f740:	6861      	ldr	r1, [r4, #4]
 800f742:	4299      	cmp	r1, r3
 800f744:	bfde      	ittt	le
 800f746:	2330      	movle	r3, #48	; 0x30
 800f748:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f74c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f750:	1b52      	subs	r2, r2, r5
 800f752:	6122      	str	r2, [r4, #16]
 800f754:	f8cd a000 	str.w	sl, [sp]
 800f758:	464b      	mov	r3, r9
 800f75a:	aa03      	add	r2, sp, #12
 800f75c:	4621      	mov	r1, r4
 800f75e:	4640      	mov	r0, r8
 800f760:	f7ff fee2 	bl	800f528 <_printf_common>
 800f764:	3001      	adds	r0, #1
 800f766:	d14c      	bne.n	800f802 <_printf_i+0x1fe>
 800f768:	f04f 30ff 	mov.w	r0, #4294967295
 800f76c:	b004      	add	sp, #16
 800f76e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f772:	4835      	ldr	r0, [pc, #212]	; (800f848 <_printf_i+0x244>)
 800f774:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f778:	6829      	ldr	r1, [r5, #0]
 800f77a:	6823      	ldr	r3, [r4, #0]
 800f77c:	f851 6b04 	ldr.w	r6, [r1], #4
 800f780:	6029      	str	r1, [r5, #0]
 800f782:	061d      	lsls	r5, r3, #24
 800f784:	d514      	bpl.n	800f7b0 <_printf_i+0x1ac>
 800f786:	07df      	lsls	r7, r3, #31
 800f788:	bf44      	itt	mi
 800f78a:	f043 0320 	orrmi.w	r3, r3, #32
 800f78e:	6023      	strmi	r3, [r4, #0]
 800f790:	b91e      	cbnz	r6, 800f79a <_printf_i+0x196>
 800f792:	6823      	ldr	r3, [r4, #0]
 800f794:	f023 0320 	bic.w	r3, r3, #32
 800f798:	6023      	str	r3, [r4, #0]
 800f79a:	2310      	movs	r3, #16
 800f79c:	e7b0      	b.n	800f700 <_printf_i+0xfc>
 800f79e:	6823      	ldr	r3, [r4, #0]
 800f7a0:	f043 0320 	orr.w	r3, r3, #32
 800f7a4:	6023      	str	r3, [r4, #0]
 800f7a6:	2378      	movs	r3, #120	; 0x78
 800f7a8:	4828      	ldr	r0, [pc, #160]	; (800f84c <_printf_i+0x248>)
 800f7aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f7ae:	e7e3      	b.n	800f778 <_printf_i+0x174>
 800f7b0:	0659      	lsls	r1, r3, #25
 800f7b2:	bf48      	it	mi
 800f7b4:	b2b6      	uxthmi	r6, r6
 800f7b6:	e7e6      	b.n	800f786 <_printf_i+0x182>
 800f7b8:	4615      	mov	r5, r2
 800f7ba:	e7bb      	b.n	800f734 <_printf_i+0x130>
 800f7bc:	682b      	ldr	r3, [r5, #0]
 800f7be:	6826      	ldr	r6, [r4, #0]
 800f7c0:	6961      	ldr	r1, [r4, #20]
 800f7c2:	1d18      	adds	r0, r3, #4
 800f7c4:	6028      	str	r0, [r5, #0]
 800f7c6:	0635      	lsls	r5, r6, #24
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	d501      	bpl.n	800f7d0 <_printf_i+0x1cc>
 800f7cc:	6019      	str	r1, [r3, #0]
 800f7ce:	e002      	b.n	800f7d6 <_printf_i+0x1d2>
 800f7d0:	0670      	lsls	r0, r6, #25
 800f7d2:	d5fb      	bpl.n	800f7cc <_printf_i+0x1c8>
 800f7d4:	8019      	strh	r1, [r3, #0]
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	6123      	str	r3, [r4, #16]
 800f7da:	4615      	mov	r5, r2
 800f7dc:	e7ba      	b.n	800f754 <_printf_i+0x150>
 800f7de:	682b      	ldr	r3, [r5, #0]
 800f7e0:	1d1a      	adds	r2, r3, #4
 800f7e2:	602a      	str	r2, [r5, #0]
 800f7e4:	681d      	ldr	r5, [r3, #0]
 800f7e6:	6862      	ldr	r2, [r4, #4]
 800f7e8:	2100      	movs	r1, #0
 800f7ea:	4628      	mov	r0, r5
 800f7ec:	f7f0 fd28 	bl	8000240 <memchr>
 800f7f0:	b108      	cbz	r0, 800f7f6 <_printf_i+0x1f2>
 800f7f2:	1b40      	subs	r0, r0, r5
 800f7f4:	6060      	str	r0, [r4, #4]
 800f7f6:	6863      	ldr	r3, [r4, #4]
 800f7f8:	6123      	str	r3, [r4, #16]
 800f7fa:	2300      	movs	r3, #0
 800f7fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f800:	e7a8      	b.n	800f754 <_printf_i+0x150>
 800f802:	6923      	ldr	r3, [r4, #16]
 800f804:	462a      	mov	r2, r5
 800f806:	4649      	mov	r1, r9
 800f808:	4640      	mov	r0, r8
 800f80a:	47d0      	blx	sl
 800f80c:	3001      	adds	r0, #1
 800f80e:	d0ab      	beq.n	800f768 <_printf_i+0x164>
 800f810:	6823      	ldr	r3, [r4, #0]
 800f812:	079b      	lsls	r3, r3, #30
 800f814:	d413      	bmi.n	800f83e <_printf_i+0x23a>
 800f816:	68e0      	ldr	r0, [r4, #12]
 800f818:	9b03      	ldr	r3, [sp, #12]
 800f81a:	4298      	cmp	r0, r3
 800f81c:	bfb8      	it	lt
 800f81e:	4618      	movlt	r0, r3
 800f820:	e7a4      	b.n	800f76c <_printf_i+0x168>
 800f822:	2301      	movs	r3, #1
 800f824:	4632      	mov	r2, r6
 800f826:	4649      	mov	r1, r9
 800f828:	4640      	mov	r0, r8
 800f82a:	47d0      	blx	sl
 800f82c:	3001      	adds	r0, #1
 800f82e:	d09b      	beq.n	800f768 <_printf_i+0x164>
 800f830:	3501      	adds	r5, #1
 800f832:	68e3      	ldr	r3, [r4, #12]
 800f834:	9903      	ldr	r1, [sp, #12]
 800f836:	1a5b      	subs	r3, r3, r1
 800f838:	42ab      	cmp	r3, r5
 800f83a:	dcf2      	bgt.n	800f822 <_printf_i+0x21e>
 800f83c:	e7eb      	b.n	800f816 <_printf_i+0x212>
 800f83e:	2500      	movs	r5, #0
 800f840:	f104 0619 	add.w	r6, r4, #25
 800f844:	e7f5      	b.n	800f832 <_printf_i+0x22e>
 800f846:	bf00      	nop
 800f848:	0802ac66 	.word	0x0802ac66
 800f84c:	0802ac77 	.word	0x0802ac77

0800f850 <_sbrk_r>:
 800f850:	b538      	push	{r3, r4, r5, lr}
 800f852:	4d06      	ldr	r5, [pc, #24]	; (800f86c <_sbrk_r+0x1c>)
 800f854:	2300      	movs	r3, #0
 800f856:	4604      	mov	r4, r0
 800f858:	4608      	mov	r0, r1
 800f85a:	602b      	str	r3, [r5, #0]
 800f85c:	f7f2 fb6c 	bl	8001f38 <_sbrk>
 800f860:	1c43      	adds	r3, r0, #1
 800f862:	d102      	bne.n	800f86a <_sbrk_r+0x1a>
 800f864:	682b      	ldr	r3, [r5, #0]
 800f866:	b103      	cbz	r3, 800f86a <_sbrk_r+0x1a>
 800f868:	6023      	str	r3, [r4, #0]
 800f86a:	bd38      	pop	{r3, r4, r5, pc}
 800f86c:	20005568 	.word	0x20005568

0800f870 <siprintf>:
 800f870:	b40e      	push	{r1, r2, r3}
 800f872:	b500      	push	{lr}
 800f874:	b09c      	sub	sp, #112	; 0x70
 800f876:	ab1d      	add	r3, sp, #116	; 0x74
 800f878:	9002      	str	r0, [sp, #8]
 800f87a:	9006      	str	r0, [sp, #24]
 800f87c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f880:	4809      	ldr	r0, [pc, #36]	; (800f8a8 <siprintf+0x38>)
 800f882:	9107      	str	r1, [sp, #28]
 800f884:	9104      	str	r1, [sp, #16]
 800f886:	4909      	ldr	r1, [pc, #36]	; (800f8ac <siprintf+0x3c>)
 800f888:	f853 2b04 	ldr.w	r2, [r3], #4
 800f88c:	9105      	str	r1, [sp, #20]
 800f88e:	6800      	ldr	r0, [r0, #0]
 800f890:	9301      	str	r3, [sp, #4]
 800f892:	a902      	add	r1, sp, #8
 800f894:	f001 fac2 	bl	8010e1c <_svfiprintf_r>
 800f898:	9b02      	ldr	r3, [sp, #8]
 800f89a:	2200      	movs	r2, #0
 800f89c:	701a      	strb	r2, [r3, #0]
 800f89e:	b01c      	add	sp, #112	; 0x70
 800f8a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f8a4:	b003      	add	sp, #12
 800f8a6:	4770      	bx	lr
 800f8a8:	20000eac 	.word	0x20000eac
 800f8ac:	ffff0208 	.word	0xffff0208

0800f8b0 <strcpy>:
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f8b6:	f803 2b01 	strb.w	r2, [r3], #1
 800f8ba:	2a00      	cmp	r2, #0
 800f8bc:	d1f9      	bne.n	800f8b2 <strcpy+0x2>
 800f8be:	4770      	bx	lr

0800f8c0 <quorem>:
 800f8c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8c4:	6903      	ldr	r3, [r0, #16]
 800f8c6:	690c      	ldr	r4, [r1, #16]
 800f8c8:	42a3      	cmp	r3, r4
 800f8ca:	4607      	mov	r7, r0
 800f8cc:	f2c0 8081 	blt.w	800f9d2 <quorem+0x112>
 800f8d0:	3c01      	subs	r4, #1
 800f8d2:	f101 0814 	add.w	r8, r1, #20
 800f8d6:	f100 0514 	add.w	r5, r0, #20
 800f8da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f8de:	9301      	str	r3, [sp, #4]
 800f8e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f8e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f8e8:	3301      	adds	r3, #1
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f8f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f8f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800f8f8:	d331      	bcc.n	800f95e <quorem+0x9e>
 800f8fa:	f04f 0e00 	mov.w	lr, #0
 800f8fe:	4640      	mov	r0, r8
 800f900:	46ac      	mov	ip, r5
 800f902:	46f2      	mov	sl, lr
 800f904:	f850 2b04 	ldr.w	r2, [r0], #4
 800f908:	b293      	uxth	r3, r2
 800f90a:	fb06 e303 	mla	r3, r6, r3, lr
 800f90e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f912:	b29b      	uxth	r3, r3
 800f914:	ebaa 0303 	sub.w	r3, sl, r3
 800f918:	f8dc a000 	ldr.w	sl, [ip]
 800f91c:	0c12      	lsrs	r2, r2, #16
 800f91e:	fa13 f38a 	uxtah	r3, r3, sl
 800f922:	fb06 e202 	mla	r2, r6, r2, lr
 800f926:	9300      	str	r3, [sp, #0]
 800f928:	9b00      	ldr	r3, [sp, #0]
 800f92a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f92e:	b292      	uxth	r2, r2
 800f930:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f934:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f938:	f8bd 3000 	ldrh.w	r3, [sp]
 800f93c:	4581      	cmp	r9, r0
 800f93e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f942:	f84c 3b04 	str.w	r3, [ip], #4
 800f946:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f94a:	d2db      	bcs.n	800f904 <quorem+0x44>
 800f94c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f950:	b92b      	cbnz	r3, 800f95e <quorem+0x9e>
 800f952:	9b01      	ldr	r3, [sp, #4]
 800f954:	3b04      	subs	r3, #4
 800f956:	429d      	cmp	r5, r3
 800f958:	461a      	mov	r2, r3
 800f95a:	d32e      	bcc.n	800f9ba <quorem+0xfa>
 800f95c:	613c      	str	r4, [r7, #16]
 800f95e:	4638      	mov	r0, r7
 800f960:	f001 f8ba 	bl	8010ad8 <__mcmp>
 800f964:	2800      	cmp	r0, #0
 800f966:	db24      	blt.n	800f9b2 <quorem+0xf2>
 800f968:	3601      	adds	r6, #1
 800f96a:	4628      	mov	r0, r5
 800f96c:	f04f 0c00 	mov.w	ip, #0
 800f970:	f858 2b04 	ldr.w	r2, [r8], #4
 800f974:	f8d0 e000 	ldr.w	lr, [r0]
 800f978:	b293      	uxth	r3, r2
 800f97a:	ebac 0303 	sub.w	r3, ip, r3
 800f97e:	0c12      	lsrs	r2, r2, #16
 800f980:	fa13 f38e 	uxtah	r3, r3, lr
 800f984:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f988:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f98c:	b29b      	uxth	r3, r3
 800f98e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f992:	45c1      	cmp	r9, r8
 800f994:	f840 3b04 	str.w	r3, [r0], #4
 800f998:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f99c:	d2e8      	bcs.n	800f970 <quorem+0xb0>
 800f99e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f9a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f9a6:	b922      	cbnz	r2, 800f9b2 <quorem+0xf2>
 800f9a8:	3b04      	subs	r3, #4
 800f9aa:	429d      	cmp	r5, r3
 800f9ac:	461a      	mov	r2, r3
 800f9ae:	d30a      	bcc.n	800f9c6 <quorem+0x106>
 800f9b0:	613c      	str	r4, [r7, #16]
 800f9b2:	4630      	mov	r0, r6
 800f9b4:	b003      	add	sp, #12
 800f9b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ba:	6812      	ldr	r2, [r2, #0]
 800f9bc:	3b04      	subs	r3, #4
 800f9be:	2a00      	cmp	r2, #0
 800f9c0:	d1cc      	bne.n	800f95c <quorem+0x9c>
 800f9c2:	3c01      	subs	r4, #1
 800f9c4:	e7c7      	b.n	800f956 <quorem+0x96>
 800f9c6:	6812      	ldr	r2, [r2, #0]
 800f9c8:	3b04      	subs	r3, #4
 800f9ca:	2a00      	cmp	r2, #0
 800f9cc:	d1f0      	bne.n	800f9b0 <quorem+0xf0>
 800f9ce:	3c01      	subs	r4, #1
 800f9d0:	e7eb      	b.n	800f9aa <quorem+0xea>
 800f9d2:	2000      	movs	r0, #0
 800f9d4:	e7ee      	b.n	800f9b4 <quorem+0xf4>
	...

0800f9d8 <_dtoa_r>:
 800f9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9dc:	ed2d 8b04 	vpush	{d8-d9}
 800f9e0:	ec57 6b10 	vmov	r6, r7, d0
 800f9e4:	b093      	sub	sp, #76	; 0x4c
 800f9e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f9e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f9ec:	9106      	str	r1, [sp, #24]
 800f9ee:	ee10 aa10 	vmov	sl, s0
 800f9f2:	4604      	mov	r4, r0
 800f9f4:	9209      	str	r2, [sp, #36]	; 0x24
 800f9f6:	930c      	str	r3, [sp, #48]	; 0x30
 800f9f8:	46bb      	mov	fp, r7
 800f9fa:	b975      	cbnz	r5, 800fa1a <_dtoa_r+0x42>
 800f9fc:	2010      	movs	r0, #16
 800f9fe:	f7ff f9bf 	bl	800ed80 <malloc>
 800fa02:	4602      	mov	r2, r0
 800fa04:	6260      	str	r0, [r4, #36]	; 0x24
 800fa06:	b920      	cbnz	r0, 800fa12 <_dtoa_r+0x3a>
 800fa08:	4ba7      	ldr	r3, [pc, #668]	; (800fca8 <_dtoa_r+0x2d0>)
 800fa0a:	21ea      	movs	r1, #234	; 0xea
 800fa0c:	48a7      	ldr	r0, [pc, #668]	; (800fcac <_dtoa_r+0x2d4>)
 800fa0e:	f001 fb05 	bl	801101c <__assert_func>
 800fa12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fa16:	6005      	str	r5, [r0, #0]
 800fa18:	60c5      	str	r5, [r0, #12]
 800fa1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa1c:	6819      	ldr	r1, [r3, #0]
 800fa1e:	b151      	cbz	r1, 800fa36 <_dtoa_r+0x5e>
 800fa20:	685a      	ldr	r2, [r3, #4]
 800fa22:	604a      	str	r2, [r1, #4]
 800fa24:	2301      	movs	r3, #1
 800fa26:	4093      	lsls	r3, r2
 800fa28:	608b      	str	r3, [r1, #8]
 800fa2a:	4620      	mov	r0, r4
 800fa2c:	f000 fe12 	bl	8010654 <_Bfree>
 800fa30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa32:	2200      	movs	r2, #0
 800fa34:	601a      	str	r2, [r3, #0]
 800fa36:	1e3b      	subs	r3, r7, #0
 800fa38:	bfaa      	itet	ge
 800fa3a:	2300      	movge	r3, #0
 800fa3c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800fa40:	f8c8 3000 	strge.w	r3, [r8]
 800fa44:	4b9a      	ldr	r3, [pc, #616]	; (800fcb0 <_dtoa_r+0x2d8>)
 800fa46:	bfbc      	itt	lt
 800fa48:	2201      	movlt	r2, #1
 800fa4a:	f8c8 2000 	strlt.w	r2, [r8]
 800fa4e:	ea33 030b 	bics.w	r3, r3, fp
 800fa52:	d11b      	bne.n	800fa8c <_dtoa_r+0xb4>
 800fa54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa56:	f242 730f 	movw	r3, #9999	; 0x270f
 800fa5a:	6013      	str	r3, [r2, #0]
 800fa5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa60:	4333      	orrs	r3, r6
 800fa62:	f000 8592 	beq.w	801058a <_dtoa_r+0xbb2>
 800fa66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fa68:	b963      	cbnz	r3, 800fa84 <_dtoa_r+0xac>
 800fa6a:	4b92      	ldr	r3, [pc, #584]	; (800fcb4 <_dtoa_r+0x2dc>)
 800fa6c:	e022      	b.n	800fab4 <_dtoa_r+0xdc>
 800fa6e:	4b92      	ldr	r3, [pc, #584]	; (800fcb8 <_dtoa_r+0x2e0>)
 800fa70:	9301      	str	r3, [sp, #4]
 800fa72:	3308      	adds	r3, #8
 800fa74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fa76:	6013      	str	r3, [r2, #0]
 800fa78:	9801      	ldr	r0, [sp, #4]
 800fa7a:	b013      	add	sp, #76	; 0x4c
 800fa7c:	ecbd 8b04 	vpop	{d8-d9}
 800fa80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa84:	4b8b      	ldr	r3, [pc, #556]	; (800fcb4 <_dtoa_r+0x2dc>)
 800fa86:	9301      	str	r3, [sp, #4]
 800fa88:	3303      	adds	r3, #3
 800fa8a:	e7f3      	b.n	800fa74 <_dtoa_r+0x9c>
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	2300      	movs	r3, #0
 800fa90:	4650      	mov	r0, sl
 800fa92:	4659      	mov	r1, fp
 800fa94:	f7f1 f848 	bl	8000b28 <__aeabi_dcmpeq>
 800fa98:	ec4b ab19 	vmov	d9, sl, fp
 800fa9c:	4680      	mov	r8, r0
 800fa9e:	b158      	cbz	r0, 800fab8 <_dtoa_r+0xe0>
 800faa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800faa2:	2301      	movs	r3, #1
 800faa4:	6013      	str	r3, [r2, #0]
 800faa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	f000 856b 	beq.w	8010584 <_dtoa_r+0xbac>
 800faae:	4883      	ldr	r0, [pc, #524]	; (800fcbc <_dtoa_r+0x2e4>)
 800fab0:	6018      	str	r0, [r3, #0]
 800fab2:	1e43      	subs	r3, r0, #1
 800fab4:	9301      	str	r3, [sp, #4]
 800fab6:	e7df      	b.n	800fa78 <_dtoa_r+0xa0>
 800fab8:	ec4b ab10 	vmov	d0, sl, fp
 800fabc:	aa10      	add	r2, sp, #64	; 0x40
 800fabe:	a911      	add	r1, sp, #68	; 0x44
 800fac0:	4620      	mov	r0, r4
 800fac2:	f001 f8af 	bl	8010c24 <__d2b>
 800fac6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800faca:	ee08 0a10 	vmov	s16, r0
 800face:	2d00      	cmp	r5, #0
 800fad0:	f000 8084 	beq.w	800fbdc <_dtoa_r+0x204>
 800fad4:	ee19 3a90 	vmov	r3, s19
 800fad8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fadc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fae0:	4656      	mov	r6, sl
 800fae2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fae6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800faea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800faee:	4b74      	ldr	r3, [pc, #464]	; (800fcc0 <_dtoa_r+0x2e8>)
 800faf0:	2200      	movs	r2, #0
 800faf2:	4630      	mov	r0, r6
 800faf4:	4639      	mov	r1, r7
 800faf6:	f7f0 fbf7 	bl	80002e8 <__aeabi_dsub>
 800fafa:	a365      	add	r3, pc, #404	; (adr r3, 800fc90 <_dtoa_r+0x2b8>)
 800fafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb00:	f7f0 fdaa 	bl	8000658 <__aeabi_dmul>
 800fb04:	a364      	add	r3, pc, #400	; (adr r3, 800fc98 <_dtoa_r+0x2c0>)
 800fb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb0a:	f7f0 fbef 	bl	80002ec <__adddf3>
 800fb0e:	4606      	mov	r6, r0
 800fb10:	4628      	mov	r0, r5
 800fb12:	460f      	mov	r7, r1
 800fb14:	f7f0 fd36 	bl	8000584 <__aeabi_i2d>
 800fb18:	a361      	add	r3, pc, #388	; (adr r3, 800fca0 <_dtoa_r+0x2c8>)
 800fb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb1e:	f7f0 fd9b 	bl	8000658 <__aeabi_dmul>
 800fb22:	4602      	mov	r2, r0
 800fb24:	460b      	mov	r3, r1
 800fb26:	4630      	mov	r0, r6
 800fb28:	4639      	mov	r1, r7
 800fb2a:	f7f0 fbdf 	bl	80002ec <__adddf3>
 800fb2e:	4606      	mov	r6, r0
 800fb30:	460f      	mov	r7, r1
 800fb32:	f7f1 f841 	bl	8000bb8 <__aeabi_d2iz>
 800fb36:	2200      	movs	r2, #0
 800fb38:	9000      	str	r0, [sp, #0]
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	4639      	mov	r1, r7
 800fb40:	f7f0 fffc 	bl	8000b3c <__aeabi_dcmplt>
 800fb44:	b150      	cbz	r0, 800fb5c <_dtoa_r+0x184>
 800fb46:	9800      	ldr	r0, [sp, #0]
 800fb48:	f7f0 fd1c 	bl	8000584 <__aeabi_i2d>
 800fb4c:	4632      	mov	r2, r6
 800fb4e:	463b      	mov	r3, r7
 800fb50:	f7f0 ffea 	bl	8000b28 <__aeabi_dcmpeq>
 800fb54:	b910      	cbnz	r0, 800fb5c <_dtoa_r+0x184>
 800fb56:	9b00      	ldr	r3, [sp, #0]
 800fb58:	3b01      	subs	r3, #1
 800fb5a:	9300      	str	r3, [sp, #0]
 800fb5c:	9b00      	ldr	r3, [sp, #0]
 800fb5e:	2b16      	cmp	r3, #22
 800fb60:	d85a      	bhi.n	800fc18 <_dtoa_r+0x240>
 800fb62:	9a00      	ldr	r2, [sp, #0]
 800fb64:	4b57      	ldr	r3, [pc, #348]	; (800fcc4 <_dtoa_r+0x2ec>)
 800fb66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb6e:	ec51 0b19 	vmov	r0, r1, d9
 800fb72:	f7f0 ffe3 	bl	8000b3c <__aeabi_dcmplt>
 800fb76:	2800      	cmp	r0, #0
 800fb78:	d050      	beq.n	800fc1c <_dtoa_r+0x244>
 800fb7a:	9b00      	ldr	r3, [sp, #0]
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	9300      	str	r3, [sp, #0]
 800fb80:	2300      	movs	r3, #0
 800fb82:	930b      	str	r3, [sp, #44]	; 0x2c
 800fb84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fb86:	1b5d      	subs	r5, r3, r5
 800fb88:	1e6b      	subs	r3, r5, #1
 800fb8a:	9305      	str	r3, [sp, #20]
 800fb8c:	bf45      	ittet	mi
 800fb8e:	f1c5 0301 	rsbmi	r3, r5, #1
 800fb92:	9304      	strmi	r3, [sp, #16]
 800fb94:	2300      	movpl	r3, #0
 800fb96:	2300      	movmi	r3, #0
 800fb98:	bf4c      	ite	mi
 800fb9a:	9305      	strmi	r3, [sp, #20]
 800fb9c:	9304      	strpl	r3, [sp, #16]
 800fb9e:	9b00      	ldr	r3, [sp, #0]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	db3d      	blt.n	800fc20 <_dtoa_r+0x248>
 800fba4:	9b05      	ldr	r3, [sp, #20]
 800fba6:	9a00      	ldr	r2, [sp, #0]
 800fba8:	920a      	str	r2, [sp, #40]	; 0x28
 800fbaa:	4413      	add	r3, r2
 800fbac:	9305      	str	r3, [sp, #20]
 800fbae:	2300      	movs	r3, #0
 800fbb0:	9307      	str	r3, [sp, #28]
 800fbb2:	9b06      	ldr	r3, [sp, #24]
 800fbb4:	2b09      	cmp	r3, #9
 800fbb6:	f200 8089 	bhi.w	800fccc <_dtoa_r+0x2f4>
 800fbba:	2b05      	cmp	r3, #5
 800fbbc:	bfc4      	itt	gt
 800fbbe:	3b04      	subgt	r3, #4
 800fbc0:	9306      	strgt	r3, [sp, #24]
 800fbc2:	9b06      	ldr	r3, [sp, #24]
 800fbc4:	f1a3 0302 	sub.w	r3, r3, #2
 800fbc8:	bfcc      	ite	gt
 800fbca:	2500      	movgt	r5, #0
 800fbcc:	2501      	movle	r5, #1
 800fbce:	2b03      	cmp	r3, #3
 800fbd0:	f200 8087 	bhi.w	800fce2 <_dtoa_r+0x30a>
 800fbd4:	e8df f003 	tbb	[pc, r3]
 800fbd8:	59383a2d 	.word	0x59383a2d
 800fbdc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800fbe0:	441d      	add	r5, r3
 800fbe2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fbe6:	2b20      	cmp	r3, #32
 800fbe8:	bfc1      	itttt	gt
 800fbea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fbee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fbf2:	fa0b f303 	lslgt.w	r3, fp, r3
 800fbf6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fbfa:	bfda      	itte	le
 800fbfc:	f1c3 0320 	rsble	r3, r3, #32
 800fc00:	fa06 f003 	lslle.w	r0, r6, r3
 800fc04:	4318      	orrgt	r0, r3
 800fc06:	f7f0 fcad 	bl	8000564 <__aeabi_ui2d>
 800fc0a:	2301      	movs	r3, #1
 800fc0c:	4606      	mov	r6, r0
 800fc0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fc12:	3d01      	subs	r5, #1
 800fc14:	930e      	str	r3, [sp, #56]	; 0x38
 800fc16:	e76a      	b.n	800faee <_dtoa_r+0x116>
 800fc18:	2301      	movs	r3, #1
 800fc1a:	e7b2      	b.n	800fb82 <_dtoa_r+0x1aa>
 800fc1c:	900b      	str	r0, [sp, #44]	; 0x2c
 800fc1e:	e7b1      	b.n	800fb84 <_dtoa_r+0x1ac>
 800fc20:	9b04      	ldr	r3, [sp, #16]
 800fc22:	9a00      	ldr	r2, [sp, #0]
 800fc24:	1a9b      	subs	r3, r3, r2
 800fc26:	9304      	str	r3, [sp, #16]
 800fc28:	4253      	negs	r3, r2
 800fc2a:	9307      	str	r3, [sp, #28]
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	930a      	str	r3, [sp, #40]	; 0x28
 800fc30:	e7bf      	b.n	800fbb2 <_dtoa_r+0x1da>
 800fc32:	2300      	movs	r3, #0
 800fc34:	9308      	str	r3, [sp, #32]
 800fc36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	dc55      	bgt.n	800fce8 <_dtoa_r+0x310>
 800fc3c:	2301      	movs	r3, #1
 800fc3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fc42:	461a      	mov	r2, r3
 800fc44:	9209      	str	r2, [sp, #36]	; 0x24
 800fc46:	e00c      	b.n	800fc62 <_dtoa_r+0x28a>
 800fc48:	2301      	movs	r3, #1
 800fc4a:	e7f3      	b.n	800fc34 <_dtoa_r+0x25c>
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc50:	9308      	str	r3, [sp, #32]
 800fc52:	9b00      	ldr	r3, [sp, #0]
 800fc54:	4413      	add	r3, r2
 800fc56:	9302      	str	r3, [sp, #8]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	2b01      	cmp	r3, #1
 800fc5c:	9303      	str	r3, [sp, #12]
 800fc5e:	bfb8      	it	lt
 800fc60:	2301      	movlt	r3, #1
 800fc62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fc64:	2200      	movs	r2, #0
 800fc66:	6042      	str	r2, [r0, #4]
 800fc68:	2204      	movs	r2, #4
 800fc6a:	f102 0614 	add.w	r6, r2, #20
 800fc6e:	429e      	cmp	r6, r3
 800fc70:	6841      	ldr	r1, [r0, #4]
 800fc72:	d93d      	bls.n	800fcf0 <_dtoa_r+0x318>
 800fc74:	4620      	mov	r0, r4
 800fc76:	f000 fcad 	bl	80105d4 <_Balloc>
 800fc7a:	9001      	str	r0, [sp, #4]
 800fc7c:	2800      	cmp	r0, #0
 800fc7e:	d13b      	bne.n	800fcf8 <_dtoa_r+0x320>
 800fc80:	4b11      	ldr	r3, [pc, #68]	; (800fcc8 <_dtoa_r+0x2f0>)
 800fc82:	4602      	mov	r2, r0
 800fc84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fc88:	e6c0      	b.n	800fa0c <_dtoa_r+0x34>
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	e7df      	b.n	800fc4e <_dtoa_r+0x276>
 800fc8e:	bf00      	nop
 800fc90:	636f4361 	.word	0x636f4361
 800fc94:	3fd287a7 	.word	0x3fd287a7
 800fc98:	8b60c8b3 	.word	0x8b60c8b3
 800fc9c:	3fc68a28 	.word	0x3fc68a28
 800fca0:	509f79fb 	.word	0x509f79fb
 800fca4:	3fd34413 	.word	0x3fd34413
 800fca8:	0802ac95 	.word	0x0802ac95
 800fcac:	0802acac 	.word	0x0802acac
 800fcb0:	7ff00000 	.word	0x7ff00000
 800fcb4:	0802ac91 	.word	0x0802ac91
 800fcb8:	0802ac88 	.word	0x0802ac88
 800fcbc:	0802ac65 	.word	0x0802ac65
 800fcc0:	3ff80000 	.word	0x3ff80000
 800fcc4:	0802ada0 	.word	0x0802ada0
 800fcc8:	0802ad07 	.word	0x0802ad07
 800fccc:	2501      	movs	r5, #1
 800fcce:	2300      	movs	r3, #0
 800fcd0:	9306      	str	r3, [sp, #24]
 800fcd2:	9508      	str	r5, [sp, #32]
 800fcd4:	f04f 33ff 	mov.w	r3, #4294967295
 800fcd8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	2312      	movs	r3, #18
 800fce0:	e7b0      	b.n	800fc44 <_dtoa_r+0x26c>
 800fce2:	2301      	movs	r3, #1
 800fce4:	9308      	str	r3, [sp, #32]
 800fce6:	e7f5      	b.n	800fcd4 <_dtoa_r+0x2fc>
 800fce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fcee:	e7b8      	b.n	800fc62 <_dtoa_r+0x28a>
 800fcf0:	3101      	adds	r1, #1
 800fcf2:	6041      	str	r1, [r0, #4]
 800fcf4:	0052      	lsls	r2, r2, #1
 800fcf6:	e7b8      	b.n	800fc6a <_dtoa_r+0x292>
 800fcf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcfa:	9a01      	ldr	r2, [sp, #4]
 800fcfc:	601a      	str	r2, [r3, #0]
 800fcfe:	9b03      	ldr	r3, [sp, #12]
 800fd00:	2b0e      	cmp	r3, #14
 800fd02:	f200 809d 	bhi.w	800fe40 <_dtoa_r+0x468>
 800fd06:	2d00      	cmp	r5, #0
 800fd08:	f000 809a 	beq.w	800fe40 <_dtoa_r+0x468>
 800fd0c:	9b00      	ldr	r3, [sp, #0]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	dd32      	ble.n	800fd78 <_dtoa_r+0x3a0>
 800fd12:	4ab7      	ldr	r2, [pc, #732]	; (800fff0 <_dtoa_r+0x618>)
 800fd14:	f003 030f 	and.w	r3, r3, #15
 800fd18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fd1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fd20:	9b00      	ldr	r3, [sp, #0]
 800fd22:	05d8      	lsls	r0, r3, #23
 800fd24:	ea4f 1723 	mov.w	r7, r3, asr #4
 800fd28:	d516      	bpl.n	800fd58 <_dtoa_r+0x380>
 800fd2a:	4bb2      	ldr	r3, [pc, #712]	; (800fff4 <_dtoa_r+0x61c>)
 800fd2c:	ec51 0b19 	vmov	r0, r1, d9
 800fd30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fd34:	f7f0 fdba 	bl	80008ac <__aeabi_ddiv>
 800fd38:	f007 070f 	and.w	r7, r7, #15
 800fd3c:	4682      	mov	sl, r0
 800fd3e:	468b      	mov	fp, r1
 800fd40:	2503      	movs	r5, #3
 800fd42:	4eac      	ldr	r6, [pc, #688]	; (800fff4 <_dtoa_r+0x61c>)
 800fd44:	b957      	cbnz	r7, 800fd5c <_dtoa_r+0x384>
 800fd46:	4642      	mov	r2, r8
 800fd48:	464b      	mov	r3, r9
 800fd4a:	4650      	mov	r0, sl
 800fd4c:	4659      	mov	r1, fp
 800fd4e:	f7f0 fdad 	bl	80008ac <__aeabi_ddiv>
 800fd52:	4682      	mov	sl, r0
 800fd54:	468b      	mov	fp, r1
 800fd56:	e028      	b.n	800fdaa <_dtoa_r+0x3d2>
 800fd58:	2502      	movs	r5, #2
 800fd5a:	e7f2      	b.n	800fd42 <_dtoa_r+0x36a>
 800fd5c:	07f9      	lsls	r1, r7, #31
 800fd5e:	d508      	bpl.n	800fd72 <_dtoa_r+0x39a>
 800fd60:	4640      	mov	r0, r8
 800fd62:	4649      	mov	r1, r9
 800fd64:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fd68:	f7f0 fc76 	bl	8000658 <__aeabi_dmul>
 800fd6c:	3501      	adds	r5, #1
 800fd6e:	4680      	mov	r8, r0
 800fd70:	4689      	mov	r9, r1
 800fd72:	107f      	asrs	r7, r7, #1
 800fd74:	3608      	adds	r6, #8
 800fd76:	e7e5      	b.n	800fd44 <_dtoa_r+0x36c>
 800fd78:	f000 809b 	beq.w	800feb2 <_dtoa_r+0x4da>
 800fd7c:	9b00      	ldr	r3, [sp, #0]
 800fd7e:	4f9d      	ldr	r7, [pc, #628]	; (800fff4 <_dtoa_r+0x61c>)
 800fd80:	425e      	negs	r6, r3
 800fd82:	4b9b      	ldr	r3, [pc, #620]	; (800fff0 <_dtoa_r+0x618>)
 800fd84:	f006 020f 	and.w	r2, r6, #15
 800fd88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd90:	ec51 0b19 	vmov	r0, r1, d9
 800fd94:	f7f0 fc60 	bl	8000658 <__aeabi_dmul>
 800fd98:	1136      	asrs	r6, r6, #4
 800fd9a:	4682      	mov	sl, r0
 800fd9c:	468b      	mov	fp, r1
 800fd9e:	2300      	movs	r3, #0
 800fda0:	2502      	movs	r5, #2
 800fda2:	2e00      	cmp	r6, #0
 800fda4:	d17a      	bne.n	800fe9c <_dtoa_r+0x4c4>
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d1d3      	bne.n	800fd52 <_dtoa_r+0x37a>
 800fdaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	f000 8082 	beq.w	800feb6 <_dtoa_r+0x4de>
 800fdb2:	4b91      	ldr	r3, [pc, #580]	; (800fff8 <_dtoa_r+0x620>)
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	4650      	mov	r0, sl
 800fdb8:	4659      	mov	r1, fp
 800fdba:	f7f0 febf 	bl	8000b3c <__aeabi_dcmplt>
 800fdbe:	2800      	cmp	r0, #0
 800fdc0:	d079      	beq.n	800feb6 <_dtoa_r+0x4de>
 800fdc2:	9b03      	ldr	r3, [sp, #12]
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d076      	beq.n	800feb6 <_dtoa_r+0x4de>
 800fdc8:	9b02      	ldr	r3, [sp, #8]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	dd36      	ble.n	800fe3c <_dtoa_r+0x464>
 800fdce:	9b00      	ldr	r3, [sp, #0]
 800fdd0:	4650      	mov	r0, sl
 800fdd2:	4659      	mov	r1, fp
 800fdd4:	1e5f      	subs	r7, r3, #1
 800fdd6:	2200      	movs	r2, #0
 800fdd8:	4b88      	ldr	r3, [pc, #544]	; (800fffc <_dtoa_r+0x624>)
 800fdda:	f7f0 fc3d 	bl	8000658 <__aeabi_dmul>
 800fdde:	9e02      	ldr	r6, [sp, #8]
 800fde0:	4682      	mov	sl, r0
 800fde2:	468b      	mov	fp, r1
 800fde4:	3501      	adds	r5, #1
 800fde6:	4628      	mov	r0, r5
 800fde8:	f7f0 fbcc 	bl	8000584 <__aeabi_i2d>
 800fdec:	4652      	mov	r2, sl
 800fdee:	465b      	mov	r3, fp
 800fdf0:	f7f0 fc32 	bl	8000658 <__aeabi_dmul>
 800fdf4:	4b82      	ldr	r3, [pc, #520]	; (8010000 <_dtoa_r+0x628>)
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	f7f0 fa78 	bl	80002ec <__adddf3>
 800fdfc:	46d0      	mov	r8, sl
 800fdfe:	46d9      	mov	r9, fp
 800fe00:	4682      	mov	sl, r0
 800fe02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800fe06:	2e00      	cmp	r6, #0
 800fe08:	d158      	bne.n	800febc <_dtoa_r+0x4e4>
 800fe0a:	4b7e      	ldr	r3, [pc, #504]	; (8010004 <_dtoa_r+0x62c>)
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	4640      	mov	r0, r8
 800fe10:	4649      	mov	r1, r9
 800fe12:	f7f0 fa69 	bl	80002e8 <__aeabi_dsub>
 800fe16:	4652      	mov	r2, sl
 800fe18:	465b      	mov	r3, fp
 800fe1a:	4680      	mov	r8, r0
 800fe1c:	4689      	mov	r9, r1
 800fe1e:	f7f0 feab 	bl	8000b78 <__aeabi_dcmpgt>
 800fe22:	2800      	cmp	r0, #0
 800fe24:	f040 8295 	bne.w	8010352 <_dtoa_r+0x97a>
 800fe28:	4652      	mov	r2, sl
 800fe2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fe2e:	4640      	mov	r0, r8
 800fe30:	4649      	mov	r1, r9
 800fe32:	f7f0 fe83 	bl	8000b3c <__aeabi_dcmplt>
 800fe36:	2800      	cmp	r0, #0
 800fe38:	f040 8289 	bne.w	801034e <_dtoa_r+0x976>
 800fe3c:	ec5b ab19 	vmov	sl, fp, d9
 800fe40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	f2c0 8148 	blt.w	80100d8 <_dtoa_r+0x700>
 800fe48:	9a00      	ldr	r2, [sp, #0]
 800fe4a:	2a0e      	cmp	r2, #14
 800fe4c:	f300 8144 	bgt.w	80100d8 <_dtoa_r+0x700>
 800fe50:	4b67      	ldr	r3, [pc, #412]	; (800fff0 <_dtoa_r+0x618>)
 800fe52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe56:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fe5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	f280 80d5 	bge.w	801000c <_dtoa_r+0x634>
 800fe62:	9b03      	ldr	r3, [sp, #12]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	f300 80d1 	bgt.w	801000c <_dtoa_r+0x634>
 800fe6a:	f040 826f 	bne.w	801034c <_dtoa_r+0x974>
 800fe6e:	4b65      	ldr	r3, [pc, #404]	; (8010004 <_dtoa_r+0x62c>)
 800fe70:	2200      	movs	r2, #0
 800fe72:	4640      	mov	r0, r8
 800fe74:	4649      	mov	r1, r9
 800fe76:	f7f0 fbef 	bl	8000658 <__aeabi_dmul>
 800fe7a:	4652      	mov	r2, sl
 800fe7c:	465b      	mov	r3, fp
 800fe7e:	f7f0 fe71 	bl	8000b64 <__aeabi_dcmpge>
 800fe82:	9e03      	ldr	r6, [sp, #12]
 800fe84:	4637      	mov	r7, r6
 800fe86:	2800      	cmp	r0, #0
 800fe88:	f040 8245 	bne.w	8010316 <_dtoa_r+0x93e>
 800fe8c:	9d01      	ldr	r5, [sp, #4]
 800fe8e:	2331      	movs	r3, #49	; 0x31
 800fe90:	f805 3b01 	strb.w	r3, [r5], #1
 800fe94:	9b00      	ldr	r3, [sp, #0]
 800fe96:	3301      	adds	r3, #1
 800fe98:	9300      	str	r3, [sp, #0]
 800fe9a:	e240      	b.n	801031e <_dtoa_r+0x946>
 800fe9c:	07f2      	lsls	r2, r6, #31
 800fe9e:	d505      	bpl.n	800feac <_dtoa_r+0x4d4>
 800fea0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fea4:	f7f0 fbd8 	bl	8000658 <__aeabi_dmul>
 800fea8:	3501      	adds	r5, #1
 800feaa:	2301      	movs	r3, #1
 800feac:	1076      	asrs	r6, r6, #1
 800feae:	3708      	adds	r7, #8
 800feb0:	e777      	b.n	800fda2 <_dtoa_r+0x3ca>
 800feb2:	2502      	movs	r5, #2
 800feb4:	e779      	b.n	800fdaa <_dtoa_r+0x3d2>
 800feb6:	9f00      	ldr	r7, [sp, #0]
 800feb8:	9e03      	ldr	r6, [sp, #12]
 800feba:	e794      	b.n	800fde6 <_dtoa_r+0x40e>
 800febc:	9901      	ldr	r1, [sp, #4]
 800febe:	4b4c      	ldr	r3, [pc, #304]	; (800fff0 <_dtoa_r+0x618>)
 800fec0:	4431      	add	r1, r6
 800fec2:	910d      	str	r1, [sp, #52]	; 0x34
 800fec4:	9908      	ldr	r1, [sp, #32]
 800fec6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800feca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fece:	2900      	cmp	r1, #0
 800fed0:	d043      	beq.n	800ff5a <_dtoa_r+0x582>
 800fed2:	494d      	ldr	r1, [pc, #308]	; (8010008 <_dtoa_r+0x630>)
 800fed4:	2000      	movs	r0, #0
 800fed6:	f7f0 fce9 	bl	80008ac <__aeabi_ddiv>
 800feda:	4652      	mov	r2, sl
 800fedc:	465b      	mov	r3, fp
 800fede:	f7f0 fa03 	bl	80002e8 <__aeabi_dsub>
 800fee2:	9d01      	ldr	r5, [sp, #4]
 800fee4:	4682      	mov	sl, r0
 800fee6:	468b      	mov	fp, r1
 800fee8:	4649      	mov	r1, r9
 800feea:	4640      	mov	r0, r8
 800feec:	f7f0 fe64 	bl	8000bb8 <__aeabi_d2iz>
 800fef0:	4606      	mov	r6, r0
 800fef2:	f7f0 fb47 	bl	8000584 <__aeabi_i2d>
 800fef6:	4602      	mov	r2, r0
 800fef8:	460b      	mov	r3, r1
 800fefa:	4640      	mov	r0, r8
 800fefc:	4649      	mov	r1, r9
 800fefe:	f7f0 f9f3 	bl	80002e8 <__aeabi_dsub>
 800ff02:	3630      	adds	r6, #48	; 0x30
 800ff04:	f805 6b01 	strb.w	r6, [r5], #1
 800ff08:	4652      	mov	r2, sl
 800ff0a:	465b      	mov	r3, fp
 800ff0c:	4680      	mov	r8, r0
 800ff0e:	4689      	mov	r9, r1
 800ff10:	f7f0 fe14 	bl	8000b3c <__aeabi_dcmplt>
 800ff14:	2800      	cmp	r0, #0
 800ff16:	d163      	bne.n	800ffe0 <_dtoa_r+0x608>
 800ff18:	4642      	mov	r2, r8
 800ff1a:	464b      	mov	r3, r9
 800ff1c:	4936      	ldr	r1, [pc, #216]	; (800fff8 <_dtoa_r+0x620>)
 800ff1e:	2000      	movs	r0, #0
 800ff20:	f7f0 f9e2 	bl	80002e8 <__aeabi_dsub>
 800ff24:	4652      	mov	r2, sl
 800ff26:	465b      	mov	r3, fp
 800ff28:	f7f0 fe08 	bl	8000b3c <__aeabi_dcmplt>
 800ff2c:	2800      	cmp	r0, #0
 800ff2e:	f040 80b5 	bne.w	801009c <_dtoa_r+0x6c4>
 800ff32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff34:	429d      	cmp	r5, r3
 800ff36:	d081      	beq.n	800fe3c <_dtoa_r+0x464>
 800ff38:	4b30      	ldr	r3, [pc, #192]	; (800fffc <_dtoa_r+0x624>)
 800ff3a:	2200      	movs	r2, #0
 800ff3c:	4650      	mov	r0, sl
 800ff3e:	4659      	mov	r1, fp
 800ff40:	f7f0 fb8a 	bl	8000658 <__aeabi_dmul>
 800ff44:	4b2d      	ldr	r3, [pc, #180]	; (800fffc <_dtoa_r+0x624>)
 800ff46:	4682      	mov	sl, r0
 800ff48:	468b      	mov	fp, r1
 800ff4a:	4640      	mov	r0, r8
 800ff4c:	4649      	mov	r1, r9
 800ff4e:	2200      	movs	r2, #0
 800ff50:	f7f0 fb82 	bl	8000658 <__aeabi_dmul>
 800ff54:	4680      	mov	r8, r0
 800ff56:	4689      	mov	r9, r1
 800ff58:	e7c6      	b.n	800fee8 <_dtoa_r+0x510>
 800ff5a:	4650      	mov	r0, sl
 800ff5c:	4659      	mov	r1, fp
 800ff5e:	f7f0 fb7b 	bl	8000658 <__aeabi_dmul>
 800ff62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff64:	9d01      	ldr	r5, [sp, #4]
 800ff66:	930f      	str	r3, [sp, #60]	; 0x3c
 800ff68:	4682      	mov	sl, r0
 800ff6a:	468b      	mov	fp, r1
 800ff6c:	4649      	mov	r1, r9
 800ff6e:	4640      	mov	r0, r8
 800ff70:	f7f0 fe22 	bl	8000bb8 <__aeabi_d2iz>
 800ff74:	4606      	mov	r6, r0
 800ff76:	f7f0 fb05 	bl	8000584 <__aeabi_i2d>
 800ff7a:	3630      	adds	r6, #48	; 0x30
 800ff7c:	4602      	mov	r2, r0
 800ff7e:	460b      	mov	r3, r1
 800ff80:	4640      	mov	r0, r8
 800ff82:	4649      	mov	r1, r9
 800ff84:	f7f0 f9b0 	bl	80002e8 <__aeabi_dsub>
 800ff88:	f805 6b01 	strb.w	r6, [r5], #1
 800ff8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ff8e:	429d      	cmp	r5, r3
 800ff90:	4680      	mov	r8, r0
 800ff92:	4689      	mov	r9, r1
 800ff94:	f04f 0200 	mov.w	r2, #0
 800ff98:	d124      	bne.n	800ffe4 <_dtoa_r+0x60c>
 800ff9a:	4b1b      	ldr	r3, [pc, #108]	; (8010008 <_dtoa_r+0x630>)
 800ff9c:	4650      	mov	r0, sl
 800ff9e:	4659      	mov	r1, fp
 800ffa0:	f7f0 f9a4 	bl	80002ec <__adddf3>
 800ffa4:	4602      	mov	r2, r0
 800ffa6:	460b      	mov	r3, r1
 800ffa8:	4640      	mov	r0, r8
 800ffaa:	4649      	mov	r1, r9
 800ffac:	f7f0 fde4 	bl	8000b78 <__aeabi_dcmpgt>
 800ffb0:	2800      	cmp	r0, #0
 800ffb2:	d173      	bne.n	801009c <_dtoa_r+0x6c4>
 800ffb4:	4652      	mov	r2, sl
 800ffb6:	465b      	mov	r3, fp
 800ffb8:	4913      	ldr	r1, [pc, #76]	; (8010008 <_dtoa_r+0x630>)
 800ffba:	2000      	movs	r0, #0
 800ffbc:	f7f0 f994 	bl	80002e8 <__aeabi_dsub>
 800ffc0:	4602      	mov	r2, r0
 800ffc2:	460b      	mov	r3, r1
 800ffc4:	4640      	mov	r0, r8
 800ffc6:	4649      	mov	r1, r9
 800ffc8:	f7f0 fdb8 	bl	8000b3c <__aeabi_dcmplt>
 800ffcc:	2800      	cmp	r0, #0
 800ffce:	f43f af35 	beq.w	800fe3c <_dtoa_r+0x464>
 800ffd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ffd4:	1e6b      	subs	r3, r5, #1
 800ffd6:	930f      	str	r3, [sp, #60]	; 0x3c
 800ffd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ffdc:	2b30      	cmp	r3, #48	; 0x30
 800ffde:	d0f8      	beq.n	800ffd2 <_dtoa_r+0x5fa>
 800ffe0:	9700      	str	r7, [sp, #0]
 800ffe2:	e049      	b.n	8010078 <_dtoa_r+0x6a0>
 800ffe4:	4b05      	ldr	r3, [pc, #20]	; (800fffc <_dtoa_r+0x624>)
 800ffe6:	f7f0 fb37 	bl	8000658 <__aeabi_dmul>
 800ffea:	4680      	mov	r8, r0
 800ffec:	4689      	mov	r9, r1
 800ffee:	e7bd      	b.n	800ff6c <_dtoa_r+0x594>
 800fff0:	0802ada0 	.word	0x0802ada0
 800fff4:	0802ad78 	.word	0x0802ad78
 800fff8:	3ff00000 	.word	0x3ff00000
 800fffc:	40240000 	.word	0x40240000
 8010000:	401c0000 	.word	0x401c0000
 8010004:	40140000 	.word	0x40140000
 8010008:	3fe00000 	.word	0x3fe00000
 801000c:	9d01      	ldr	r5, [sp, #4]
 801000e:	4656      	mov	r6, sl
 8010010:	465f      	mov	r7, fp
 8010012:	4642      	mov	r2, r8
 8010014:	464b      	mov	r3, r9
 8010016:	4630      	mov	r0, r6
 8010018:	4639      	mov	r1, r7
 801001a:	f7f0 fc47 	bl	80008ac <__aeabi_ddiv>
 801001e:	f7f0 fdcb 	bl	8000bb8 <__aeabi_d2iz>
 8010022:	4682      	mov	sl, r0
 8010024:	f7f0 faae 	bl	8000584 <__aeabi_i2d>
 8010028:	4642      	mov	r2, r8
 801002a:	464b      	mov	r3, r9
 801002c:	f7f0 fb14 	bl	8000658 <__aeabi_dmul>
 8010030:	4602      	mov	r2, r0
 8010032:	460b      	mov	r3, r1
 8010034:	4630      	mov	r0, r6
 8010036:	4639      	mov	r1, r7
 8010038:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801003c:	f7f0 f954 	bl	80002e8 <__aeabi_dsub>
 8010040:	f805 6b01 	strb.w	r6, [r5], #1
 8010044:	9e01      	ldr	r6, [sp, #4]
 8010046:	9f03      	ldr	r7, [sp, #12]
 8010048:	1bae      	subs	r6, r5, r6
 801004a:	42b7      	cmp	r7, r6
 801004c:	4602      	mov	r2, r0
 801004e:	460b      	mov	r3, r1
 8010050:	d135      	bne.n	80100be <_dtoa_r+0x6e6>
 8010052:	f7f0 f94b 	bl	80002ec <__adddf3>
 8010056:	4642      	mov	r2, r8
 8010058:	464b      	mov	r3, r9
 801005a:	4606      	mov	r6, r0
 801005c:	460f      	mov	r7, r1
 801005e:	f7f0 fd8b 	bl	8000b78 <__aeabi_dcmpgt>
 8010062:	b9d0      	cbnz	r0, 801009a <_dtoa_r+0x6c2>
 8010064:	4642      	mov	r2, r8
 8010066:	464b      	mov	r3, r9
 8010068:	4630      	mov	r0, r6
 801006a:	4639      	mov	r1, r7
 801006c:	f7f0 fd5c 	bl	8000b28 <__aeabi_dcmpeq>
 8010070:	b110      	cbz	r0, 8010078 <_dtoa_r+0x6a0>
 8010072:	f01a 0f01 	tst.w	sl, #1
 8010076:	d110      	bne.n	801009a <_dtoa_r+0x6c2>
 8010078:	4620      	mov	r0, r4
 801007a:	ee18 1a10 	vmov	r1, s16
 801007e:	f000 fae9 	bl	8010654 <_Bfree>
 8010082:	2300      	movs	r3, #0
 8010084:	9800      	ldr	r0, [sp, #0]
 8010086:	702b      	strb	r3, [r5, #0]
 8010088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801008a:	3001      	adds	r0, #1
 801008c:	6018      	str	r0, [r3, #0]
 801008e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010090:	2b00      	cmp	r3, #0
 8010092:	f43f acf1 	beq.w	800fa78 <_dtoa_r+0xa0>
 8010096:	601d      	str	r5, [r3, #0]
 8010098:	e4ee      	b.n	800fa78 <_dtoa_r+0xa0>
 801009a:	9f00      	ldr	r7, [sp, #0]
 801009c:	462b      	mov	r3, r5
 801009e:	461d      	mov	r5, r3
 80100a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80100a4:	2a39      	cmp	r2, #57	; 0x39
 80100a6:	d106      	bne.n	80100b6 <_dtoa_r+0x6de>
 80100a8:	9a01      	ldr	r2, [sp, #4]
 80100aa:	429a      	cmp	r2, r3
 80100ac:	d1f7      	bne.n	801009e <_dtoa_r+0x6c6>
 80100ae:	9901      	ldr	r1, [sp, #4]
 80100b0:	2230      	movs	r2, #48	; 0x30
 80100b2:	3701      	adds	r7, #1
 80100b4:	700a      	strb	r2, [r1, #0]
 80100b6:	781a      	ldrb	r2, [r3, #0]
 80100b8:	3201      	adds	r2, #1
 80100ba:	701a      	strb	r2, [r3, #0]
 80100bc:	e790      	b.n	800ffe0 <_dtoa_r+0x608>
 80100be:	4ba6      	ldr	r3, [pc, #664]	; (8010358 <_dtoa_r+0x980>)
 80100c0:	2200      	movs	r2, #0
 80100c2:	f7f0 fac9 	bl	8000658 <__aeabi_dmul>
 80100c6:	2200      	movs	r2, #0
 80100c8:	2300      	movs	r3, #0
 80100ca:	4606      	mov	r6, r0
 80100cc:	460f      	mov	r7, r1
 80100ce:	f7f0 fd2b 	bl	8000b28 <__aeabi_dcmpeq>
 80100d2:	2800      	cmp	r0, #0
 80100d4:	d09d      	beq.n	8010012 <_dtoa_r+0x63a>
 80100d6:	e7cf      	b.n	8010078 <_dtoa_r+0x6a0>
 80100d8:	9a08      	ldr	r2, [sp, #32]
 80100da:	2a00      	cmp	r2, #0
 80100dc:	f000 80d7 	beq.w	801028e <_dtoa_r+0x8b6>
 80100e0:	9a06      	ldr	r2, [sp, #24]
 80100e2:	2a01      	cmp	r2, #1
 80100e4:	f300 80ba 	bgt.w	801025c <_dtoa_r+0x884>
 80100e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80100ea:	2a00      	cmp	r2, #0
 80100ec:	f000 80b2 	beq.w	8010254 <_dtoa_r+0x87c>
 80100f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80100f4:	9e07      	ldr	r6, [sp, #28]
 80100f6:	9d04      	ldr	r5, [sp, #16]
 80100f8:	9a04      	ldr	r2, [sp, #16]
 80100fa:	441a      	add	r2, r3
 80100fc:	9204      	str	r2, [sp, #16]
 80100fe:	9a05      	ldr	r2, [sp, #20]
 8010100:	2101      	movs	r1, #1
 8010102:	441a      	add	r2, r3
 8010104:	4620      	mov	r0, r4
 8010106:	9205      	str	r2, [sp, #20]
 8010108:	f000 fb5c 	bl	80107c4 <__i2b>
 801010c:	4607      	mov	r7, r0
 801010e:	2d00      	cmp	r5, #0
 8010110:	dd0c      	ble.n	801012c <_dtoa_r+0x754>
 8010112:	9b05      	ldr	r3, [sp, #20]
 8010114:	2b00      	cmp	r3, #0
 8010116:	dd09      	ble.n	801012c <_dtoa_r+0x754>
 8010118:	42ab      	cmp	r3, r5
 801011a:	9a04      	ldr	r2, [sp, #16]
 801011c:	bfa8      	it	ge
 801011e:	462b      	movge	r3, r5
 8010120:	1ad2      	subs	r2, r2, r3
 8010122:	9204      	str	r2, [sp, #16]
 8010124:	9a05      	ldr	r2, [sp, #20]
 8010126:	1aed      	subs	r5, r5, r3
 8010128:	1ad3      	subs	r3, r2, r3
 801012a:	9305      	str	r3, [sp, #20]
 801012c:	9b07      	ldr	r3, [sp, #28]
 801012e:	b31b      	cbz	r3, 8010178 <_dtoa_r+0x7a0>
 8010130:	9b08      	ldr	r3, [sp, #32]
 8010132:	2b00      	cmp	r3, #0
 8010134:	f000 80af 	beq.w	8010296 <_dtoa_r+0x8be>
 8010138:	2e00      	cmp	r6, #0
 801013a:	dd13      	ble.n	8010164 <_dtoa_r+0x78c>
 801013c:	4639      	mov	r1, r7
 801013e:	4632      	mov	r2, r6
 8010140:	4620      	mov	r0, r4
 8010142:	f000 fbff 	bl	8010944 <__pow5mult>
 8010146:	ee18 2a10 	vmov	r2, s16
 801014a:	4601      	mov	r1, r0
 801014c:	4607      	mov	r7, r0
 801014e:	4620      	mov	r0, r4
 8010150:	f000 fb4e 	bl	80107f0 <__multiply>
 8010154:	ee18 1a10 	vmov	r1, s16
 8010158:	4680      	mov	r8, r0
 801015a:	4620      	mov	r0, r4
 801015c:	f000 fa7a 	bl	8010654 <_Bfree>
 8010160:	ee08 8a10 	vmov	s16, r8
 8010164:	9b07      	ldr	r3, [sp, #28]
 8010166:	1b9a      	subs	r2, r3, r6
 8010168:	d006      	beq.n	8010178 <_dtoa_r+0x7a0>
 801016a:	ee18 1a10 	vmov	r1, s16
 801016e:	4620      	mov	r0, r4
 8010170:	f000 fbe8 	bl	8010944 <__pow5mult>
 8010174:	ee08 0a10 	vmov	s16, r0
 8010178:	2101      	movs	r1, #1
 801017a:	4620      	mov	r0, r4
 801017c:	f000 fb22 	bl	80107c4 <__i2b>
 8010180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010182:	2b00      	cmp	r3, #0
 8010184:	4606      	mov	r6, r0
 8010186:	f340 8088 	ble.w	801029a <_dtoa_r+0x8c2>
 801018a:	461a      	mov	r2, r3
 801018c:	4601      	mov	r1, r0
 801018e:	4620      	mov	r0, r4
 8010190:	f000 fbd8 	bl	8010944 <__pow5mult>
 8010194:	9b06      	ldr	r3, [sp, #24]
 8010196:	2b01      	cmp	r3, #1
 8010198:	4606      	mov	r6, r0
 801019a:	f340 8081 	ble.w	80102a0 <_dtoa_r+0x8c8>
 801019e:	f04f 0800 	mov.w	r8, #0
 80101a2:	6933      	ldr	r3, [r6, #16]
 80101a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80101a8:	6918      	ldr	r0, [r3, #16]
 80101aa:	f000 fabb 	bl	8010724 <__hi0bits>
 80101ae:	f1c0 0020 	rsb	r0, r0, #32
 80101b2:	9b05      	ldr	r3, [sp, #20]
 80101b4:	4418      	add	r0, r3
 80101b6:	f010 001f 	ands.w	r0, r0, #31
 80101ba:	f000 8092 	beq.w	80102e2 <_dtoa_r+0x90a>
 80101be:	f1c0 0320 	rsb	r3, r0, #32
 80101c2:	2b04      	cmp	r3, #4
 80101c4:	f340 808a 	ble.w	80102dc <_dtoa_r+0x904>
 80101c8:	f1c0 001c 	rsb	r0, r0, #28
 80101cc:	9b04      	ldr	r3, [sp, #16]
 80101ce:	4403      	add	r3, r0
 80101d0:	9304      	str	r3, [sp, #16]
 80101d2:	9b05      	ldr	r3, [sp, #20]
 80101d4:	4403      	add	r3, r0
 80101d6:	4405      	add	r5, r0
 80101d8:	9305      	str	r3, [sp, #20]
 80101da:	9b04      	ldr	r3, [sp, #16]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	dd07      	ble.n	80101f0 <_dtoa_r+0x818>
 80101e0:	ee18 1a10 	vmov	r1, s16
 80101e4:	461a      	mov	r2, r3
 80101e6:	4620      	mov	r0, r4
 80101e8:	f000 fc06 	bl	80109f8 <__lshift>
 80101ec:	ee08 0a10 	vmov	s16, r0
 80101f0:	9b05      	ldr	r3, [sp, #20]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	dd05      	ble.n	8010202 <_dtoa_r+0x82a>
 80101f6:	4631      	mov	r1, r6
 80101f8:	461a      	mov	r2, r3
 80101fa:	4620      	mov	r0, r4
 80101fc:	f000 fbfc 	bl	80109f8 <__lshift>
 8010200:	4606      	mov	r6, r0
 8010202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010204:	2b00      	cmp	r3, #0
 8010206:	d06e      	beq.n	80102e6 <_dtoa_r+0x90e>
 8010208:	ee18 0a10 	vmov	r0, s16
 801020c:	4631      	mov	r1, r6
 801020e:	f000 fc63 	bl	8010ad8 <__mcmp>
 8010212:	2800      	cmp	r0, #0
 8010214:	da67      	bge.n	80102e6 <_dtoa_r+0x90e>
 8010216:	9b00      	ldr	r3, [sp, #0]
 8010218:	3b01      	subs	r3, #1
 801021a:	ee18 1a10 	vmov	r1, s16
 801021e:	9300      	str	r3, [sp, #0]
 8010220:	220a      	movs	r2, #10
 8010222:	2300      	movs	r3, #0
 8010224:	4620      	mov	r0, r4
 8010226:	f000 fa37 	bl	8010698 <__multadd>
 801022a:	9b08      	ldr	r3, [sp, #32]
 801022c:	ee08 0a10 	vmov	s16, r0
 8010230:	2b00      	cmp	r3, #0
 8010232:	f000 81b1 	beq.w	8010598 <_dtoa_r+0xbc0>
 8010236:	2300      	movs	r3, #0
 8010238:	4639      	mov	r1, r7
 801023a:	220a      	movs	r2, #10
 801023c:	4620      	mov	r0, r4
 801023e:	f000 fa2b 	bl	8010698 <__multadd>
 8010242:	9b02      	ldr	r3, [sp, #8]
 8010244:	2b00      	cmp	r3, #0
 8010246:	4607      	mov	r7, r0
 8010248:	f300 808e 	bgt.w	8010368 <_dtoa_r+0x990>
 801024c:	9b06      	ldr	r3, [sp, #24]
 801024e:	2b02      	cmp	r3, #2
 8010250:	dc51      	bgt.n	80102f6 <_dtoa_r+0x91e>
 8010252:	e089      	b.n	8010368 <_dtoa_r+0x990>
 8010254:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010256:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801025a:	e74b      	b.n	80100f4 <_dtoa_r+0x71c>
 801025c:	9b03      	ldr	r3, [sp, #12]
 801025e:	1e5e      	subs	r6, r3, #1
 8010260:	9b07      	ldr	r3, [sp, #28]
 8010262:	42b3      	cmp	r3, r6
 8010264:	bfbf      	itttt	lt
 8010266:	9b07      	ldrlt	r3, [sp, #28]
 8010268:	9607      	strlt	r6, [sp, #28]
 801026a:	1af2      	sublt	r2, r6, r3
 801026c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801026e:	bfb6      	itet	lt
 8010270:	189b      	addlt	r3, r3, r2
 8010272:	1b9e      	subge	r6, r3, r6
 8010274:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010276:	9b03      	ldr	r3, [sp, #12]
 8010278:	bfb8      	it	lt
 801027a:	2600      	movlt	r6, #0
 801027c:	2b00      	cmp	r3, #0
 801027e:	bfb7      	itett	lt
 8010280:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010284:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010288:	1a9d      	sublt	r5, r3, r2
 801028a:	2300      	movlt	r3, #0
 801028c:	e734      	b.n	80100f8 <_dtoa_r+0x720>
 801028e:	9e07      	ldr	r6, [sp, #28]
 8010290:	9d04      	ldr	r5, [sp, #16]
 8010292:	9f08      	ldr	r7, [sp, #32]
 8010294:	e73b      	b.n	801010e <_dtoa_r+0x736>
 8010296:	9a07      	ldr	r2, [sp, #28]
 8010298:	e767      	b.n	801016a <_dtoa_r+0x792>
 801029a:	9b06      	ldr	r3, [sp, #24]
 801029c:	2b01      	cmp	r3, #1
 801029e:	dc18      	bgt.n	80102d2 <_dtoa_r+0x8fa>
 80102a0:	f1ba 0f00 	cmp.w	sl, #0
 80102a4:	d115      	bne.n	80102d2 <_dtoa_r+0x8fa>
 80102a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102aa:	b993      	cbnz	r3, 80102d2 <_dtoa_r+0x8fa>
 80102ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80102b0:	0d1b      	lsrs	r3, r3, #20
 80102b2:	051b      	lsls	r3, r3, #20
 80102b4:	b183      	cbz	r3, 80102d8 <_dtoa_r+0x900>
 80102b6:	9b04      	ldr	r3, [sp, #16]
 80102b8:	3301      	adds	r3, #1
 80102ba:	9304      	str	r3, [sp, #16]
 80102bc:	9b05      	ldr	r3, [sp, #20]
 80102be:	3301      	adds	r3, #1
 80102c0:	9305      	str	r3, [sp, #20]
 80102c2:	f04f 0801 	mov.w	r8, #1
 80102c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	f47f af6a 	bne.w	80101a2 <_dtoa_r+0x7ca>
 80102ce:	2001      	movs	r0, #1
 80102d0:	e76f      	b.n	80101b2 <_dtoa_r+0x7da>
 80102d2:	f04f 0800 	mov.w	r8, #0
 80102d6:	e7f6      	b.n	80102c6 <_dtoa_r+0x8ee>
 80102d8:	4698      	mov	r8, r3
 80102da:	e7f4      	b.n	80102c6 <_dtoa_r+0x8ee>
 80102dc:	f43f af7d 	beq.w	80101da <_dtoa_r+0x802>
 80102e0:	4618      	mov	r0, r3
 80102e2:	301c      	adds	r0, #28
 80102e4:	e772      	b.n	80101cc <_dtoa_r+0x7f4>
 80102e6:	9b03      	ldr	r3, [sp, #12]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	dc37      	bgt.n	801035c <_dtoa_r+0x984>
 80102ec:	9b06      	ldr	r3, [sp, #24]
 80102ee:	2b02      	cmp	r3, #2
 80102f0:	dd34      	ble.n	801035c <_dtoa_r+0x984>
 80102f2:	9b03      	ldr	r3, [sp, #12]
 80102f4:	9302      	str	r3, [sp, #8]
 80102f6:	9b02      	ldr	r3, [sp, #8]
 80102f8:	b96b      	cbnz	r3, 8010316 <_dtoa_r+0x93e>
 80102fa:	4631      	mov	r1, r6
 80102fc:	2205      	movs	r2, #5
 80102fe:	4620      	mov	r0, r4
 8010300:	f000 f9ca 	bl	8010698 <__multadd>
 8010304:	4601      	mov	r1, r0
 8010306:	4606      	mov	r6, r0
 8010308:	ee18 0a10 	vmov	r0, s16
 801030c:	f000 fbe4 	bl	8010ad8 <__mcmp>
 8010310:	2800      	cmp	r0, #0
 8010312:	f73f adbb 	bgt.w	800fe8c <_dtoa_r+0x4b4>
 8010316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010318:	9d01      	ldr	r5, [sp, #4]
 801031a:	43db      	mvns	r3, r3
 801031c:	9300      	str	r3, [sp, #0]
 801031e:	f04f 0800 	mov.w	r8, #0
 8010322:	4631      	mov	r1, r6
 8010324:	4620      	mov	r0, r4
 8010326:	f000 f995 	bl	8010654 <_Bfree>
 801032a:	2f00      	cmp	r7, #0
 801032c:	f43f aea4 	beq.w	8010078 <_dtoa_r+0x6a0>
 8010330:	f1b8 0f00 	cmp.w	r8, #0
 8010334:	d005      	beq.n	8010342 <_dtoa_r+0x96a>
 8010336:	45b8      	cmp	r8, r7
 8010338:	d003      	beq.n	8010342 <_dtoa_r+0x96a>
 801033a:	4641      	mov	r1, r8
 801033c:	4620      	mov	r0, r4
 801033e:	f000 f989 	bl	8010654 <_Bfree>
 8010342:	4639      	mov	r1, r7
 8010344:	4620      	mov	r0, r4
 8010346:	f000 f985 	bl	8010654 <_Bfree>
 801034a:	e695      	b.n	8010078 <_dtoa_r+0x6a0>
 801034c:	2600      	movs	r6, #0
 801034e:	4637      	mov	r7, r6
 8010350:	e7e1      	b.n	8010316 <_dtoa_r+0x93e>
 8010352:	9700      	str	r7, [sp, #0]
 8010354:	4637      	mov	r7, r6
 8010356:	e599      	b.n	800fe8c <_dtoa_r+0x4b4>
 8010358:	40240000 	.word	0x40240000
 801035c:	9b08      	ldr	r3, [sp, #32]
 801035e:	2b00      	cmp	r3, #0
 8010360:	f000 80ca 	beq.w	80104f8 <_dtoa_r+0xb20>
 8010364:	9b03      	ldr	r3, [sp, #12]
 8010366:	9302      	str	r3, [sp, #8]
 8010368:	2d00      	cmp	r5, #0
 801036a:	dd05      	ble.n	8010378 <_dtoa_r+0x9a0>
 801036c:	4639      	mov	r1, r7
 801036e:	462a      	mov	r2, r5
 8010370:	4620      	mov	r0, r4
 8010372:	f000 fb41 	bl	80109f8 <__lshift>
 8010376:	4607      	mov	r7, r0
 8010378:	f1b8 0f00 	cmp.w	r8, #0
 801037c:	d05b      	beq.n	8010436 <_dtoa_r+0xa5e>
 801037e:	6879      	ldr	r1, [r7, #4]
 8010380:	4620      	mov	r0, r4
 8010382:	f000 f927 	bl	80105d4 <_Balloc>
 8010386:	4605      	mov	r5, r0
 8010388:	b928      	cbnz	r0, 8010396 <_dtoa_r+0x9be>
 801038a:	4b87      	ldr	r3, [pc, #540]	; (80105a8 <_dtoa_r+0xbd0>)
 801038c:	4602      	mov	r2, r0
 801038e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010392:	f7ff bb3b 	b.w	800fa0c <_dtoa_r+0x34>
 8010396:	693a      	ldr	r2, [r7, #16]
 8010398:	3202      	adds	r2, #2
 801039a:	0092      	lsls	r2, r2, #2
 801039c:	f107 010c 	add.w	r1, r7, #12
 80103a0:	300c      	adds	r0, #12
 80103a2:	f7fe fcf5 	bl	800ed90 <memcpy>
 80103a6:	2201      	movs	r2, #1
 80103a8:	4629      	mov	r1, r5
 80103aa:	4620      	mov	r0, r4
 80103ac:	f000 fb24 	bl	80109f8 <__lshift>
 80103b0:	9b01      	ldr	r3, [sp, #4]
 80103b2:	f103 0901 	add.w	r9, r3, #1
 80103b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80103ba:	4413      	add	r3, r2
 80103bc:	9305      	str	r3, [sp, #20]
 80103be:	f00a 0301 	and.w	r3, sl, #1
 80103c2:	46b8      	mov	r8, r7
 80103c4:	9304      	str	r3, [sp, #16]
 80103c6:	4607      	mov	r7, r0
 80103c8:	4631      	mov	r1, r6
 80103ca:	ee18 0a10 	vmov	r0, s16
 80103ce:	f7ff fa77 	bl	800f8c0 <quorem>
 80103d2:	4641      	mov	r1, r8
 80103d4:	9002      	str	r0, [sp, #8]
 80103d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80103da:	ee18 0a10 	vmov	r0, s16
 80103de:	f000 fb7b 	bl	8010ad8 <__mcmp>
 80103e2:	463a      	mov	r2, r7
 80103e4:	9003      	str	r0, [sp, #12]
 80103e6:	4631      	mov	r1, r6
 80103e8:	4620      	mov	r0, r4
 80103ea:	f000 fb91 	bl	8010b10 <__mdiff>
 80103ee:	68c2      	ldr	r2, [r0, #12]
 80103f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80103f4:	4605      	mov	r5, r0
 80103f6:	bb02      	cbnz	r2, 801043a <_dtoa_r+0xa62>
 80103f8:	4601      	mov	r1, r0
 80103fa:	ee18 0a10 	vmov	r0, s16
 80103fe:	f000 fb6b 	bl	8010ad8 <__mcmp>
 8010402:	4602      	mov	r2, r0
 8010404:	4629      	mov	r1, r5
 8010406:	4620      	mov	r0, r4
 8010408:	9207      	str	r2, [sp, #28]
 801040a:	f000 f923 	bl	8010654 <_Bfree>
 801040e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010412:	ea43 0102 	orr.w	r1, r3, r2
 8010416:	9b04      	ldr	r3, [sp, #16]
 8010418:	430b      	orrs	r3, r1
 801041a:	464d      	mov	r5, r9
 801041c:	d10f      	bne.n	801043e <_dtoa_r+0xa66>
 801041e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010422:	d02a      	beq.n	801047a <_dtoa_r+0xaa2>
 8010424:	9b03      	ldr	r3, [sp, #12]
 8010426:	2b00      	cmp	r3, #0
 8010428:	dd02      	ble.n	8010430 <_dtoa_r+0xa58>
 801042a:	9b02      	ldr	r3, [sp, #8]
 801042c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010430:	f88b a000 	strb.w	sl, [fp]
 8010434:	e775      	b.n	8010322 <_dtoa_r+0x94a>
 8010436:	4638      	mov	r0, r7
 8010438:	e7ba      	b.n	80103b0 <_dtoa_r+0x9d8>
 801043a:	2201      	movs	r2, #1
 801043c:	e7e2      	b.n	8010404 <_dtoa_r+0xa2c>
 801043e:	9b03      	ldr	r3, [sp, #12]
 8010440:	2b00      	cmp	r3, #0
 8010442:	db04      	blt.n	801044e <_dtoa_r+0xa76>
 8010444:	9906      	ldr	r1, [sp, #24]
 8010446:	430b      	orrs	r3, r1
 8010448:	9904      	ldr	r1, [sp, #16]
 801044a:	430b      	orrs	r3, r1
 801044c:	d122      	bne.n	8010494 <_dtoa_r+0xabc>
 801044e:	2a00      	cmp	r2, #0
 8010450:	ddee      	ble.n	8010430 <_dtoa_r+0xa58>
 8010452:	ee18 1a10 	vmov	r1, s16
 8010456:	2201      	movs	r2, #1
 8010458:	4620      	mov	r0, r4
 801045a:	f000 facd 	bl	80109f8 <__lshift>
 801045e:	4631      	mov	r1, r6
 8010460:	ee08 0a10 	vmov	s16, r0
 8010464:	f000 fb38 	bl	8010ad8 <__mcmp>
 8010468:	2800      	cmp	r0, #0
 801046a:	dc03      	bgt.n	8010474 <_dtoa_r+0xa9c>
 801046c:	d1e0      	bne.n	8010430 <_dtoa_r+0xa58>
 801046e:	f01a 0f01 	tst.w	sl, #1
 8010472:	d0dd      	beq.n	8010430 <_dtoa_r+0xa58>
 8010474:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010478:	d1d7      	bne.n	801042a <_dtoa_r+0xa52>
 801047a:	2339      	movs	r3, #57	; 0x39
 801047c:	f88b 3000 	strb.w	r3, [fp]
 8010480:	462b      	mov	r3, r5
 8010482:	461d      	mov	r5, r3
 8010484:	3b01      	subs	r3, #1
 8010486:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801048a:	2a39      	cmp	r2, #57	; 0x39
 801048c:	d071      	beq.n	8010572 <_dtoa_r+0xb9a>
 801048e:	3201      	adds	r2, #1
 8010490:	701a      	strb	r2, [r3, #0]
 8010492:	e746      	b.n	8010322 <_dtoa_r+0x94a>
 8010494:	2a00      	cmp	r2, #0
 8010496:	dd07      	ble.n	80104a8 <_dtoa_r+0xad0>
 8010498:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801049c:	d0ed      	beq.n	801047a <_dtoa_r+0xaa2>
 801049e:	f10a 0301 	add.w	r3, sl, #1
 80104a2:	f88b 3000 	strb.w	r3, [fp]
 80104a6:	e73c      	b.n	8010322 <_dtoa_r+0x94a>
 80104a8:	9b05      	ldr	r3, [sp, #20]
 80104aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80104ae:	4599      	cmp	r9, r3
 80104b0:	d047      	beq.n	8010542 <_dtoa_r+0xb6a>
 80104b2:	ee18 1a10 	vmov	r1, s16
 80104b6:	2300      	movs	r3, #0
 80104b8:	220a      	movs	r2, #10
 80104ba:	4620      	mov	r0, r4
 80104bc:	f000 f8ec 	bl	8010698 <__multadd>
 80104c0:	45b8      	cmp	r8, r7
 80104c2:	ee08 0a10 	vmov	s16, r0
 80104c6:	f04f 0300 	mov.w	r3, #0
 80104ca:	f04f 020a 	mov.w	r2, #10
 80104ce:	4641      	mov	r1, r8
 80104d0:	4620      	mov	r0, r4
 80104d2:	d106      	bne.n	80104e2 <_dtoa_r+0xb0a>
 80104d4:	f000 f8e0 	bl	8010698 <__multadd>
 80104d8:	4680      	mov	r8, r0
 80104da:	4607      	mov	r7, r0
 80104dc:	f109 0901 	add.w	r9, r9, #1
 80104e0:	e772      	b.n	80103c8 <_dtoa_r+0x9f0>
 80104e2:	f000 f8d9 	bl	8010698 <__multadd>
 80104e6:	4639      	mov	r1, r7
 80104e8:	4680      	mov	r8, r0
 80104ea:	2300      	movs	r3, #0
 80104ec:	220a      	movs	r2, #10
 80104ee:	4620      	mov	r0, r4
 80104f0:	f000 f8d2 	bl	8010698 <__multadd>
 80104f4:	4607      	mov	r7, r0
 80104f6:	e7f1      	b.n	80104dc <_dtoa_r+0xb04>
 80104f8:	9b03      	ldr	r3, [sp, #12]
 80104fa:	9302      	str	r3, [sp, #8]
 80104fc:	9d01      	ldr	r5, [sp, #4]
 80104fe:	ee18 0a10 	vmov	r0, s16
 8010502:	4631      	mov	r1, r6
 8010504:	f7ff f9dc 	bl	800f8c0 <quorem>
 8010508:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801050c:	9b01      	ldr	r3, [sp, #4]
 801050e:	f805 ab01 	strb.w	sl, [r5], #1
 8010512:	1aea      	subs	r2, r5, r3
 8010514:	9b02      	ldr	r3, [sp, #8]
 8010516:	4293      	cmp	r3, r2
 8010518:	dd09      	ble.n	801052e <_dtoa_r+0xb56>
 801051a:	ee18 1a10 	vmov	r1, s16
 801051e:	2300      	movs	r3, #0
 8010520:	220a      	movs	r2, #10
 8010522:	4620      	mov	r0, r4
 8010524:	f000 f8b8 	bl	8010698 <__multadd>
 8010528:	ee08 0a10 	vmov	s16, r0
 801052c:	e7e7      	b.n	80104fe <_dtoa_r+0xb26>
 801052e:	9b02      	ldr	r3, [sp, #8]
 8010530:	2b00      	cmp	r3, #0
 8010532:	bfc8      	it	gt
 8010534:	461d      	movgt	r5, r3
 8010536:	9b01      	ldr	r3, [sp, #4]
 8010538:	bfd8      	it	le
 801053a:	2501      	movle	r5, #1
 801053c:	441d      	add	r5, r3
 801053e:	f04f 0800 	mov.w	r8, #0
 8010542:	ee18 1a10 	vmov	r1, s16
 8010546:	2201      	movs	r2, #1
 8010548:	4620      	mov	r0, r4
 801054a:	f000 fa55 	bl	80109f8 <__lshift>
 801054e:	4631      	mov	r1, r6
 8010550:	ee08 0a10 	vmov	s16, r0
 8010554:	f000 fac0 	bl	8010ad8 <__mcmp>
 8010558:	2800      	cmp	r0, #0
 801055a:	dc91      	bgt.n	8010480 <_dtoa_r+0xaa8>
 801055c:	d102      	bne.n	8010564 <_dtoa_r+0xb8c>
 801055e:	f01a 0f01 	tst.w	sl, #1
 8010562:	d18d      	bne.n	8010480 <_dtoa_r+0xaa8>
 8010564:	462b      	mov	r3, r5
 8010566:	461d      	mov	r5, r3
 8010568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801056c:	2a30      	cmp	r2, #48	; 0x30
 801056e:	d0fa      	beq.n	8010566 <_dtoa_r+0xb8e>
 8010570:	e6d7      	b.n	8010322 <_dtoa_r+0x94a>
 8010572:	9a01      	ldr	r2, [sp, #4]
 8010574:	429a      	cmp	r2, r3
 8010576:	d184      	bne.n	8010482 <_dtoa_r+0xaaa>
 8010578:	9b00      	ldr	r3, [sp, #0]
 801057a:	3301      	adds	r3, #1
 801057c:	9300      	str	r3, [sp, #0]
 801057e:	2331      	movs	r3, #49	; 0x31
 8010580:	7013      	strb	r3, [r2, #0]
 8010582:	e6ce      	b.n	8010322 <_dtoa_r+0x94a>
 8010584:	4b09      	ldr	r3, [pc, #36]	; (80105ac <_dtoa_r+0xbd4>)
 8010586:	f7ff ba95 	b.w	800fab4 <_dtoa_r+0xdc>
 801058a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801058c:	2b00      	cmp	r3, #0
 801058e:	f47f aa6e 	bne.w	800fa6e <_dtoa_r+0x96>
 8010592:	4b07      	ldr	r3, [pc, #28]	; (80105b0 <_dtoa_r+0xbd8>)
 8010594:	f7ff ba8e 	b.w	800fab4 <_dtoa_r+0xdc>
 8010598:	9b02      	ldr	r3, [sp, #8]
 801059a:	2b00      	cmp	r3, #0
 801059c:	dcae      	bgt.n	80104fc <_dtoa_r+0xb24>
 801059e:	9b06      	ldr	r3, [sp, #24]
 80105a0:	2b02      	cmp	r3, #2
 80105a2:	f73f aea8 	bgt.w	80102f6 <_dtoa_r+0x91e>
 80105a6:	e7a9      	b.n	80104fc <_dtoa_r+0xb24>
 80105a8:	0802ad07 	.word	0x0802ad07
 80105ac:	0802ac64 	.word	0x0802ac64
 80105b0:	0802ac88 	.word	0x0802ac88

080105b4 <_localeconv_r>:
 80105b4:	4800      	ldr	r0, [pc, #0]	; (80105b8 <_localeconv_r+0x4>)
 80105b6:	4770      	bx	lr
 80105b8:	20001000 	.word	0x20001000

080105bc <__malloc_lock>:
 80105bc:	4801      	ldr	r0, [pc, #4]	; (80105c4 <__malloc_lock+0x8>)
 80105be:	f000 bd5e 	b.w	801107e <__retarget_lock_acquire_recursive>
 80105c2:	bf00      	nop
 80105c4:	2000556c 	.word	0x2000556c

080105c8 <__malloc_unlock>:
 80105c8:	4801      	ldr	r0, [pc, #4]	; (80105d0 <__malloc_unlock+0x8>)
 80105ca:	f000 bd59 	b.w	8011080 <__retarget_lock_release_recursive>
 80105ce:	bf00      	nop
 80105d0:	2000556c 	.word	0x2000556c

080105d4 <_Balloc>:
 80105d4:	b570      	push	{r4, r5, r6, lr}
 80105d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80105d8:	4604      	mov	r4, r0
 80105da:	460d      	mov	r5, r1
 80105dc:	b976      	cbnz	r6, 80105fc <_Balloc+0x28>
 80105de:	2010      	movs	r0, #16
 80105e0:	f7fe fbce 	bl	800ed80 <malloc>
 80105e4:	4602      	mov	r2, r0
 80105e6:	6260      	str	r0, [r4, #36]	; 0x24
 80105e8:	b920      	cbnz	r0, 80105f4 <_Balloc+0x20>
 80105ea:	4b18      	ldr	r3, [pc, #96]	; (801064c <_Balloc+0x78>)
 80105ec:	4818      	ldr	r0, [pc, #96]	; (8010650 <_Balloc+0x7c>)
 80105ee:	2166      	movs	r1, #102	; 0x66
 80105f0:	f000 fd14 	bl	801101c <__assert_func>
 80105f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80105f8:	6006      	str	r6, [r0, #0]
 80105fa:	60c6      	str	r6, [r0, #12]
 80105fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80105fe:	68f3      	ldr	r3, [r6, #12]
 8010600:	b183      	cbz	r3, 8010624 <_Balloc+0x50>
 8010602:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010604:	68db      	ldr	r3, [r3, #12]
 8010606:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801060a:	b9b8      	cbnz	r0, 801063c <_Balloc+0x68>
 801060c:	2101      	movs	r1, #1
 801060e:	fa01 f605 	lsl.w	r6, r1, r5
 8010612:	1d72      	adds	r2, r6, #5
 8010614:	0092      	lsls	r2, r2, #2
 8010616:	4620      	mov	r0, r4
 8010618:	f000 fb60 	bl	8010cdc <_calloc_r>
 801061c:	b160      	cbz	r0, 8010638 <_Balloc+0x64>
 801061e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010622:	e00e      	b.n	8010642 <_Balloc+0x6e>
 8010624:	2221      	movs	r2, #33	; 0x21
 8010626:	2104      	movs	r1, #4
 8010628:	4620      	mov	r0, r4
 801062a:	f000 fb57 	bl	8010cdc <_calloc_r>
 801062e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010630:	60f0      	str	r0, [r6, #12]
 8010632:	68db      	ldr	r3, [r3, #12]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d1e4      	bne.n	8010602 <_Balloc+0x2e>
 8010638:	2000      	movs	r0, #0
 801063a:	bd70      	pop	{r4, r5, r6, pc}
 801063c:	6802      	ldr	r2, [r0, #0]
 801063e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010642:	2300      	movs	r3, #0
 8010644:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010648:	e7f7      	b.n	801063a <_Balloc+0x66>
 801064a:	bf00      	nop
 801064c:	0802ac95 	.word	0x0802ac95
 8010650:	0802ad18 	.word	0x0802ad18

08010654 <_Bfree>:
 8010654:	b570      	push	{r4, r5, r6, lr}
 8010656:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010658:	4605      	mov	r5, r0
 801065a:	460c      	mov	r4, r1
 801065c:	b976      	cbnz	r6, 801067c <_Bfree+0x28>
 801065e:	2010      	movs	r0, #16
 8010660:	f7fe fb8e 	bl	800ed80 <malloc>
 8010664:	4602      	mov	r2, r0
 8010666:	6268      	str	r0, [r5, #36]	; 0x24
 8010668:	b920      	cbnz	r0, 8010674 <_Bfree+0x20>
 801066a:	4b09      	ldr	r3, [pc, #36]	; (8010690 <_Bfree+0x3c>)
 801066c:	4809      	ldr	r0, [pc, #36]	; (8010694 <_Bfree+0x40>)
 801066e:	218a      	movs	r1, #138	; 0x8a
 8010670:	f000 fcd4 	bl	801101c <__assert_func>
 8010674:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010678:	6006      	str	r6, [r0, #0]
 801067a:	60c6      	str	r6, [r0, #12]
 801067c:	b13c      	cbz	r4, 801068e <_Bfree+0x3a>
 801067e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010680:	6862      	ldr	r2, [r4, #4]
 8010682:	68db      	ldr	r3, [r3, #12]
 8010684:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010688:	6021      	str	r1, [r4, #0]
 801068a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801068e:	bd70      	pop	{r4, r5, r6, pc}
 8010690:	0802ac95 	.word	0x0802ac95
 8010694:	0802ad18 	.word	0x0802ad18

08010698 <__multadd>:
 8010698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801069c:	690d      	ldr	r5, [r1, #16]
 801069e:	4607      	mov	r7, r0
 80106a0:	460c      	mov	r4, r1
 80106a2:	461e      	mov	r6, r3
 80106a4:	f101 0c14 	add.w	ip, r1, #20
 80106a8:	2000      	movs	r0, #0
 80106aa:	f8dc 3000 	ldr.w	r3, [ip]
 80106ae:	b299      	uxth	r1, r3
 80106b0:	fb02 6101 	mla	r1, r2, r1, r6
 80106b4:	0c1e      	lsrs	r6, r3, #16
 80106b6:	0c0b      	lsrs	r3, r1, #16
 80106b8:	fb02 3306 	mla	r3, r2, r6, r3
 80106bc:	b289      	uxth	r1, r1
 80106be:	3001      	adds	r0, #1
 80106c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80106c4:	4285      	cmp	r5, r0
 80106c6:	f84c 1b04 	str.w	r1, [ip], #4
 80106ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80106ce:	dcec      	bgt.n	80106aa <__multadd+0x12>
 80106d0:	b30e      	cbz	r6, 8010716 <__multadd+0x7e>
 80106d2:	68a3      	ldr	r3, [r4, #8]
 80106d4:	42ab      	cmp	r3, r5
 80106d6:	dc19      	bgt.n	801070c <__multadd+0x74>
 80106d8:	6861      	ldr	r1, [r4, #4]
 80106da:	4638      	mov	r0, r7
 80106dc:	3101      	adds	r1, #1
 80106de:	f7ff ff79 	bl	80105d4 <_Balloc>
 80106e2:	4680      	mov	r8, r0
 80106e4:	b928      	cbnz	r0, 80106f2 <__multadd+0x5a>
 80106e6:	4602      	mov	r2, r0
 80106e8:	4b0c      	ldr	r3, [pc, #48]	; (801071c <__multadd+0x84>)
 80106ea:	480d      	ldr	r0, [pc, #52]	; (8010720 <__multadd+0x88>)
 80106ec:	21b5      	movs	r1, #181	; 0xb5
 80106ee:	f000 fc95 	bl	801101c <__assert_func>
 80106f2:	6922      	ldr	r2, [r4, #16]
 80106f4:	3202      	adds	r2, #2
 80106f6:	f104 010c 	add.w	r1, r4, #12
 80106fa:	0092      	lsls	r2, r2, #2
 80106fc:	300c      	adds	r0, #12
 80106fe:	f7fe fb47 	bl	800ed90 <memcpy>
 8010702:	4621      	mov	r1, r4
 8010704:	4638      	mov	r0, r7
 8010706:	f7ff ffa5 	bl	8010654 <_Bfree>
 801070a:	4644      	mov	r4, r8
 801070c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010710:	3501      	adds	r5, #1
 8010712:	615e      	str	r6, [r3, #20]
 8010714:	6125      	str	r5, [r4, #16]
 8010716:	4620      	mov	r0, r4
 8010718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801071c:	0802ad07 	.word	0x0802ad07
 8010720:	0802ad18 	.word	0x0802ad18

08010724 <__hi0bits>:
 8010724:	0c03      	lsrs	r3, r0, #16
 8010726:	041b      	lsls	r3, r3, #16
 8010728:	b9d3      	cbnz	r3, 8010760 <__hi0bits+0x3c>
 801072a:	0400      	lsls	r0, r0, #16
 801072c:	2310      	movs	r3, #16
 801072e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010732:	bf04      	itt	eq
 8010734:	0200      	lsleq	r0, r0, #8
 8010736:	3308      	addeq	r3, #8
 8010738:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801073c:	bf04      	itt	eq
 801073e:	0100      	lsleq	r0, r0, #4
 8010740:	3304      	addeq	r3, #4
 8010742:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010746:	bf04      	itt	eq
 8010748:	0080      	lsleq	r0, r0, #2
 801074a:	3302      	addeq	r3, #2
 801074c:	2800      	cmp	r0, #0
 801074e:	db05      	blt.n	801075c <__hi0bits+0x38>
 8010750:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010754:	f103 0301 	add.w	r3, r3, #1
 8010758:	bf08      	it	eq
 801075a:	2320      	moveq	r3, #32
 801075c:	4618      	mov	r0, r3
 801075e:	4770      	bx	lr
 8010760:	2300      	movs	r3, #0
 8010762:	e7e4      	b.n	801072e <__hi0bits+0xa>

08010764 <__lo0bits>:
 8010764:	6803      	ldr	r3, [r0, #0]
 8010766:	f013 0207 	ands.w	r2, r3, #7
 801076a:	4601      	mov	r1, r0
 801076c:	d00b      	beq.n	8010786 <__lo0bits+0x22>
 801076e:	07da      	lsls	r2, r3, #31
 8010770:	d423      	bmi.n	80107ba <__lo0bits+0x56>
 8010772:	0798      	lsls	r0, r3, #30
 8010774:	bf49      	itett	mi
 8010776:	085b      	lsrmi	r3, r3, #1
 8010778:	089b      	lsrpl	r3, r3, #2
 801077a:	2001      	movmi	r0, #1
 801077c:	600b      	strmi	r3, [r1, #0]
 801077e:	bf5c      	itt	pl
 8010780:	600b      	strpl	r3, [r1, #0]
 8010782:	2002      	movpl	r0, #2
 8010784:	4770      	bx	lr
 8010786:	b298      	uxth	r0, r3
 8010788:	b9a8      	cbnz	r0, 80107b6 <__lo0bits+0x52>
 801078a:	0c1b      	lsrs	r3, r3, #16
 801078c:	2010      	movs	r0, #16
 801078e:	b2da      	uxtb	r2, r3
 8010790:	b90a      	cbnz	r2, 8010796 <__lo0bits+0x32>
 8010792:	3008      	adds	r0, #8
 8010794:	0a1b      	lsrs	r3, r3, #8
 8010796:	071a      	lsls	r2, r3, #28
 8010798:	bf04      	itt	eq
 801079a:	091b      	lsreq	r3, r3, #4
 801079c:	3004      	addeq	r0, #4
 801079e:	079a      	lsls	r2, r3, #30
 80107a0:	bf04      	itt	eq
 80107a2:	089b      	lsreq	r3, r3, #2
 80107a4:	3002      	addeq	r0, #2
 80107a6:	07da      	lsls	r2, r3, #31
 80107a8:	d403      	bmi.n	80107b2 <__lo0bits+0x4e>
 80107aa:	085b      	lsrs	r3, r3, #1
 80107ac:	f100 0001 	add.w	r0, r0, #1
 80107b0:	d005      	beq.n	80107be <__lo0bits+0x5a>
 80107b2:	600b      	str	r3, [r1, #0]
 80107b4:	4770      	bx	lr
 80107b6:	4610      	mov	r0, r2
 80107b8:	e7e9      	b.n	801078e <__lo0bits+0x2a>
 80107ba:	2000      	movs	r0, #0
 80107bc:	4770      	bx	lr
 80107be:	2020      	movs	r0, #32
 80107c0:	4770      	bx	lr
	...

080107c4 <__i2b>:
 80107c4:	b510      	push	{r4, lr}
 80107c6:	460c      	mov	r4, r1
 80107c8:	2101      	movs	r1, #1
 80107ca:	f7ff ff03 	bl	80105d4 <_Balloc>
 80107ce:	4602      	mov	r2, r0
 80107d0:	b928      	cbnz	r0, 80107de <__i2b+0x1a>
 80107d2:	4b05      	ldr	r3, [pc, #20]	; (80107e8 <__i2b+0x24>)
 80107d4:	4805      	ldr	r0, [pc, #20]	; (80107ec <__i2b+0x28>)
 80107d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80107da:	f000 fc1f 	bl	801101c <__assert_func>
 80107de:	2301      	movs	r3, #1
 80107e0:	6144      	str	r4, [r0, #20]
 80107e2:	6103      	str	r3, [r0, #16]
 80107e4:	bd10      	pop	{r4, pc}
 80107e6:	bf00      	nop
 80107e8:	0802ad07 	.word	0x0802ad07
 80107ec:	0802ad18 	.word	0x0802ad18

080107f0 <__multiply>:
 80107f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107f4:	4691      	mov	r9, r2
 80107f6:	690a      	ldr	r2, [r1, #16]
 80107f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80107fc:	429a      	cmp	r2, r3
 80107fe:	bfb8      	it	lt
 8010800:	460b      	movlt	r3, r1
 8010802:	460c      	mov	r4, r1
 8010804:	bfbc      	itt	lt
 8010806:	464c      	movlt	r4, r9
 8010808:	4699      	movlt	r9, r3
 801080a:	6927      	ldr	r7, [r4, #16]
 801080c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010810:	68a3      	ldr	r3, [r4, #8]
 8010812:	6861      	ldr	r1, [r4, #4]
 8010814:	eb07 060a 	add.w	r6, r7, sl
 8010818:	42b3      	cmp	r3, r6
 801081a:	b085      	sub	sp, #20
 801081c:	bfb8      	it	lt
 801081e:	3101      	addlt	r1, #1
 8010820:	f7ff fed8 	bl	80105d4 <_Balloc>
 8010824:	b930      	cbnz	r0, 8010834 <__multiply+0x44>
 8010826:	4602      	mov	r2, r0
 8010828:	4b44      	ldr	r3, [pc, #272]	; (801093c <__multiply+0x14c>)
 801082a:	4845      	ldr	r0, [pc, #276]	; (8010940 <__multiply+0x150>)
 801082c:	f240 115d 	movw	r1, #349	; 0x15d
 8010830:	f000 fbf4 	bl	801101c <__assert_func>
 8010834:	f100 0514 	add.w	r5, r0, #20
 8010838:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801083c:	462b      	mov	r3, r5
 801083e:	2200      	movs	r2, #0
 8010840:	4543      	cmp	r3, r8
 8010842:	d321      	bcc.n	8010888 <__multiply+0x98>
 8010844:	f104 0314 	add.w	r3, r4, #20
 8010848:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801084c:	f109 0314 	add.w	r3, r9, #20
 8010850:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010854:	9202      	str	r2, [sp, #8]
 8010856:	1b3a      	subs	r2, r7, r4
 8010858:	3a15      	subs	r2, #21
 801085a:	f022 0203 	bic.w	r2, r2, #3
 801085e:	3204      	adds	r2, #4
 8010860:	f104 0115 	add.w	r1, r4, #21
 8010864:	428f      	cmp	r7, r1
 8010866:	bf38      	it	cc
 8010868:	2204      	movcc	r2, #4
 801086a:	9201      	str	r2, [sp, #4]
 801086c:	9a02      	ldr	r2, [sp, #8]
 801086e:	9303      	str	r3, [sp, #12]
 8010870:	429a      	cmp	r2, r3
 8010872:	d80c      	bhi.n	801088e <__multiply+0x9e>
 8010874:	2e00      	cmp	r6, #0
 8010876:	dd03      	ble.n	8010880 <__multiply+0x90>
 8010878:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801087c:	2b00      	cmp	r3, #0
 801087e:	d05a      	beq.n	8010936 <__multiply+0x146>
 8010880:	6106      	str	r6, [r0, #16]
 8010882:	b005      	add	sp, #20
 8010884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010888:	f843 2b04 	str.w	r2, [r3], #4
 801088c:	e7d8      	b.n	8010840 <__multiply+0x50>
 801088e:	f8b3 a000 	ldrh.w	sl, [r3]
 8010892:	f1ba 0f00 	cmp.w	sl, #0
 8010896:	d024      	beq.n	80108e2 <__multiply+0xf2>
 8010898:	f104 0e14 	add.w	lr, r4, #20
 801089c:	46a9      	mov	r9, r5
 801089e:	f04f 0c00 	mov.w	ip, #0
 80108a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80108a6:	f8d9 1000 	ldr.w	r1, [r9]
 80108aa:	fa1f fb82 	uxth.w	fp, r2
 80108ae:	b289      	uxth	r1, r1
 80108b0:	fb0a 110b 	mla	r1, sl, fp, r1
 80108b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80108b8:	f8d9 2000 	ldr.w	r2, [r9]
 80108bc:	4461      	add	r1, ip
 80108be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80108c2:	fb0a c20b 	mla	r2, sl, fp, ip
 80108c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80108ca:	b289      	uxth	r1, r1
 80108cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80108d0:	4577      	cmp	r7, lr
 80108d2:	f849 1b04 	str.w	r1, [r9], #4
 80108d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80108da:	d8e2      	bhi.n	80108a2 <__multiply+0xb2>
 80108dc:	9a01      	ldr	r2, [sp, #4]
 80108de:	f845 c002 	str.w	ip, [r5, r2]
 80108e2:	9a03      	ldr	r2, [sp, #12]
 80108e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80108e8:	3304      	adds	r3, #4
 80108ea:	f1b9 0f00 	cmp.w	r9, #0
 80108ee:	d020      	beq.n	8010932 <__multiply+0x142>
 80108f0:	6829      	ldr	r1, [r5, #0]
 80108f2:	f104 0c14 	add.w	ip, r4, #20
 80108f6:	46ae      	mov	lr, r5
 80108f8:	f04f 0a00 	mov.w	sl, #0
 80108fc:	f8bc b000 	ldrh.w	fp, [ip]
 8010900:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010904:	fb09 220b 	mla	r2, r9, fp, r2
 8010908:	4492      	add	sl, r2
 801090a:	b289      	uxth	r1, r1
 801090c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010910:	f84e 1b04 	str.w	r1, [lr], #4
 8010914:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010918:	f8be 1000 	ldrh.w	r1, [lr]
 801091c:	0c12      	lsrs	r2, r2, #16
 801091e:	fb09 1102 	mla	r1, r9, r2, r1
 8010922:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010926:	4567      	cmp	r7, ip
 8010928:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801092c:	d8e6      	bhi.n	80108fc <__multiply+0x10c>
 801092e:	9a01      	ldr	r2, [sp, #4]
 8010930:	50a9      	str	r1, [r5, r2]
 8010932:	3504      	adds	r5, #4
 8010934:	e79a      	b.n	801086c <__multiply+0x7c>
 8010936:	3e01      	subs	r6, #1
 8010938:	e79c      	b.n	8010874 <__multiply+0x84>
 801093a:	bf00      	nop
 801093c:	0802ad07 	.word	0x0802ad07
 8010940:	0802ad18 	.word	0x0802ad18

08010944 <__pow5mult>:
 8010944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010948:	4615      	mov	r5, r2
 801094a:	f012 0203 	ands.w	r2, r2, #3
 801094e:	4606      	mov	r6, r0
 8010950:	460f      	mov	r7, r1
 8010952:	d007      	beq.n	8010964 <__pow5mult+0x20>
 8010954:	4c25      	ldr	r4, [pc, #148]	; (80109ec <__pow5mult+0xa8>)
 8010956:	3a01      	subs	r2, #1
 8010958:	2300      	movs	r3, #0
 801095a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801095e:	f7ff fe9b 	bl	8010698 <__multadd>
 8010962:	4607      	mov	r7, r0
 8010964:	10ad      	asrs	r5, r5, #2
 8010966:	d03d      	beq.n	80109e4 <__pow5mult+0xa0>
 8010968:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801096a:	b97c      	cbnz	r4, 801098c <__pow5mult+0x48>
 801096c:	2010      	movs	r0, #16
 801096e:	f7fe fa07 	bl	800ed80 <malloc>
 8010972:	4602      	mov	r2, r0
 8010974:	6270      	str	r0, [r6, #36]	; 0x24
 8010976:	b928      	cbnz	r0, 8010984 <__pow5mult+0x40>
 8010978:	4b1d      	ldr	r3, [pc, #116]	; (80109f0 <__pow5mult+0xac>)
 801097a:	481e      	ldr	r0, [pc, #120]	; (80109f4 <__pow5mult+0xb0>)
 801097c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010980:	f000 fb4c 	bl	801101c <__assert_func>
 8010984:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010988:	6004      	str	r4, [r0, #0]
 801098a:	60c4      	str	r4, [r0, #12]
 801098c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010990:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010994:	b94c      	cbnz	r4, 80109aa <__pow5mult+0x66>
 8010996:	f240 2171 	movw	r1, #625	; 0x271
 801099a:	4630      	mov	r0, r6
 801099c:	f7ff ff12 	bl	80107c4 <__i2b>
 80109a0:	2300      	movs	r3, #0
 80109a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80109a6:	4604      	mov	r4, r0
 80109a8:	6003      	str	r3, [r0, #0]
 80109aa:	f04f 0900 	mov.w	r9, #0
 80109ae:	07eb      	lsls	r3, r5, #31
 80109b0:	d50a      	bpl.n	80109c8 <__pow5mult+0x84>
 80109b2:	4639      	mov	r1, r7
 80109b4:	4622      	mov	r2, r4
 80109b6:	4630      	mov	r0, r6
 80109b8:	f7ff ff1a 	bl	80107f0 <__multiply>
 80109bc:	4639      	mov	r1, r7
 80109be:	4680      	mov	r8, r0
 80109c0:	4630      	mov	r0, r6
 80109c2:	f7ff fe47 	bl	8010654 <_Bfree>
 80109c6:	4647      	mov	r7, r8
 80109c8:	106d      	asrs	r5, r5, #1
 80109ca:	d00b      	beq.n	80109e4 <__pow5mult+0xa0>
 80109cc:	6820      	ldr	r0, [r4, #0]
 80109ce:	b938      	cbnz	r0, 80109e0 <__pow5mult+0x9c>
 80109d0:	4622      	mov	r2, r4
 80109d2:	4621      	mov	r1, r4
 80109d4:	4630      	mov	r0, r6
 80109d6:	f7ff ff0b 	bl	80107f0 <__multiply>
 80109da:	6020      	str	r0, [r4, #0]
 80109dc:	f8c0 9000 	str.w	r9, [r0]
 80109e0:	4604      	mov	r4, r0
 80109e2:	e7e4      	b.n	80109ae <__pow5mult+0x6a>
 80109e4:	4638      	mov	r0, r7
 80109e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109ea:	bf00      	nop
 80109ec:	0802ae68 	.word	0x0802ae68
 80109f0:	0802ac95 	.word	0x0802ac95
 80109f4:	0802ad18 	.word	0x0802ad18

080109f8 <__lshift>:
 80109f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80109fc:	460c      	mov	r4, r1
 80109fe:	6849      	ldr	r1, [r1, #4]
 8010a00:	6923      	ldr	r3, [r4, #16]
 8010a02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010a06:	68a3      	ldr	r3, [r4, #8]
 8010a08:	4607      	mov	r7, r0
 8010a0a:	4691      	mov	r9, r2
 8010a0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010a10:	f108 0601 	add.w	r6, r8, #1
 8010a14:	42b3      	cmp	r3, r6
 8010a16:	db0b      	blt.n	8010a30 <__lshift+0x38>
 8010a18:	4638      	mov	r0, r7
 8010a1a:	f7ff fddb 	bl	80105d4 <_Balloc>
 8010a1e:	4605      	mov	r5, r0
 8010a20:	b948      	cbnz	r0, 8010a36 <__lshift+0x3e>
 8010a22:	4602      	mov	r2, r0
 8010a24:	4b2a      	ldr	r3, [pc, #168]	; (8010ad0 <__lshift+0xd8>)
 8010a26:	482b      	ldr	r0, [pc, #172]	; (8010ad4 <__lshift+0xdc>)
 8010a28:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010a2c:	f000 faf6 	bl	801101c <__assert_func>
 8010a30:	3101      	adds	r1, #1
 8010a32:	005b      	lsls	r3, r3, #1
 8010a34:	e7ee      	b.n	8010a14 <__lshift+0x1c>
 8010a36:	2300      	movs	r3, #0
 8010a38:	f100 0114 	add.w	r1, r0, #20
 8010a3c:	f100 0210 	add.w	r2, r0, #16
 8010a40:	4618      	mov	r0, r3
 8010a42:	4553      	cmp	r3, sl
 8010a44:	db37      	blt.n	8010ab6 <__lshift+0xbe>
 8010a46:	6920      	ldr	r0, [r4, #16]
 8010a48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010a4c:	f104 0314 	add.w	r3, r4, #20
 8010a50:	f019 091f 	ands.w	r9, r9, #31
 8010a54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010a58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010a5c:	d02f      	beq.n	8010abe <__lshift+0xc6>
 8010a5e:	f1c9 0e20 	rsb	lr, r9, #32
 8010a62:	468a      	mov	sl, r1
 8010a64:	f04f 0c00 	mov.w	ip, #0
 8010a68:	681a      	ldr	r2, [r3, #0]
 8010a6a:	fa02 f209 	lsl.w	r2, r2, r9
 8010a6e:	ea42 020c 	orr.w	r2, r2, ip
 8010a72:	f84a 2b04 	str.w	r2, [sl], #4
 8010a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a7a:	4298      	cmp	r0, r3
 8010a7c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010a80:	d8f2      	bhi.n	8010a68 <__lshift+0x70>
 8010a82:	1b03      	subs	r3, r0, r4
 8010a84:	3b15      	subs	r3, #21
 8010a86:	f023 0303 	bic.w	r3, r3, #3
 8010a8a:	3304      	adds	r3, #4
 8010a8c:	f104 0215 	add.w	r2, r4, #21
 8010a90:	4290      	cmp	r0, r2
 8010a92:	bf38      	it	cc
 8010a94:	2304      	movcc	r3, #4
 8010a96:	f841 c003 	str.w	ip, [r1, r3]
 8010a9a:	f1bc 0f00 	cmp.w	ip, #0
 8010a9e:	d001      	beq.n	8010aa4 <__lshift+0xac>
 8010aa0:	f108 0602 	add.w	r6, r8, #2
 8010aa4:	3e01      	subs	r6, #1
 8010aa6:	4638      	mov	r0, r7
 8010aa8:	612e      	str	r6, [r5, #16]
 8010aaa:	4621      	mov	r1, r4
 8010aac:	f7ff fdd2 	bl	8010654 <_Bfree>
 8010ab0:	4628      	mov	r0, r5
 8010ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ab6:	f842 0f04 	str.w	r0, [r2, #4]!
 8010aba:	3301      	adds	r3, #1
 8010abc:	e7c1      	b.n	8010a42 <__lshift+0x4a>
 8010abe:	3904      	subs	r1, #4
 8010ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ac4:	f841 2f04 	str.w	r2, [r1, #4]!
 8010ac8:	4298      	cmp	r0, r3
 8010aca:	d8f9      	bhi.n	8010ac0 <__lshift+0xc8>
 8010acc:	e7ea      	b.n	8010aa4 <__lshift+0xac>
 8010ace:	bf00      	nop
 8010ad0:	0802ad07 	.word	0x0802ad07
 8010ad4:	0802ad18 	.word	0x0802ad18

08010ad8 <__mcmp>:
 8010ad8:	b530      	push	{r4, r5, lr}
 8010ada:	6902      	ldr	r2, [r0, #16]
 8010adc:	690c      	ldr	r4, [r1, #16]
 8010ade:	1b12      	subs	r2, r2, r4
 8010ae0:	d10e      	bne.n	8010b00 <__mcmp+0x28>
 8010ae2:	f100 0314 	add.w	r3, r0, #20
 8010ae6:	3114      	adds	r1, #20
 8010ae8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010aec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010af0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010af4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010af8:	42a5      	cmp	r5, r4
 8010afa:	d003      	beq.n	8010b04 <__mcmp+0x2c>
 8010afc:	d305      	bcc.n	8010b0a <__mcmp+0x32>
 8010afe:	2201      	movs	r2, #1
 8010b00:	4610      	mov	r0, r2
 8010b02:	bd30      	pop	{r4, r5, pc}
 8010b04:	4283      	cmp	r3, r0
 8010b06:	d3f3      	bcc.n	8010af0 <__mcmp+0x18>
 8010b08:	e7fa      	b.n	8010b00 <__mcmp+0x28>
 8010b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8010b0e:	e7f7      	b.n	8010b00 <__mcmp+0x28>

08010b10 <__mdiff>:
 8010b10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b14:	460c      	mov	r4, r1
 8010b16:	4606      	mov	r6, r0
 8010b18:	4611      	mov	r1, r2
 8010b1a:	4620      	mov	r0, r4
 8010b1c:	4690      	mov	r8, r2
 8010b1e:	f7ff ffdb 	bl	8010ad8 <__mcmp>
 8010b22:	1e05      	subs	r5, r0, #0
 8010b24:	d110      	bne.n	8010b48 <__mdiff+0x38>
 8010b26:	4629      	mov	r1, r5
 8010b28:	4630      	mov	r0, r6
 8010b2a:	f7ff fd53 	bl	80105d4 <_Balloc>
 8010b2e:	b930      	cbnz	r0, 8010b3e <__mdiff+0x2e>
 8010b30:	4b3a      	ldr	r3, [pc, #232]	; (8010c1c <__mdiff+0x10c>)
 8010b32:	4602      	mov	r2, r0
 8010b34:	f240 2132 	movw	r1, #562	; 0x232
 8010b38:	4839      	ldr	r0, [pc, #228]	; (8010c20 <__mdiff+0x110>)
 8010b3a:	f000 fa6f 	bl	801101c <__assert_func>
 8010b3e:	2301      	movs	r3, #1
 8010b40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010b44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b48:	bfa4      	itt	ge
 8010b4a:	4643      	movge	r3, r8
 8010b4c:	46a0      	movge	r8, r4
 8010b4e:	4630      	mov	r0, r6
 8010b50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010b54:	bfa6      	itte	ge
 8010b56:	461c      	movge	r4, r3
 8010b58:	2500      	movge	r5, #0
 8010b5a:	2501      	movlt	r5, #1
 8010b5c:	f7ff fd3a 	bl	80105d4 <_Balloc>
 8010b60:	b920      	cbnz	r0, 8010b6c <__mdiff+0x5c>
 8010b62:	4b2e      	ldr	r3, [pc, #184]	; (8010c1c <__mdiff+0x10c>)
 8010b64:	4602      	mov	r2, r0
 8010b66:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010b6a:	e7e5      	b.n	8010b38 <__mdiff+0x28>
 8010b6c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010b70:	6926      	ldr	r6, [r4, #16]
 8010b72:	60c5      	str	r5, [r0, #12]
 8010b74:	f104 0914 	add.w	r9, r4, #20
 8010b78:	f108 0514 	add.w	r5, r8, #20
 8010b7c:	f100 0e14 	add.w	lr, r0, #20
 8010b80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010b84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010b88:	f108 0210 	add.w	r2, r8, #16
 8010b8c:	46f2      	mov	sl, lr
 8010b8e:	2100      	movs	r1, #0
 8010b90:	f859 3b04 	ldr.w	r3, [r9], #4
 8010b94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010b98:	fa1f f883 	uxth.w	r8, r3
 8010b9c:	fa11 f18b 	uxtah	r1, r1, fp
 8010ba0:	0c1b      	lsrs	r3, r3, #16
 8010ba2:	eba1 0808 	sub.w	r8, r1, r8
 8010ba6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010baa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010bae:	fa1f f888 	uxth.w	r8, r8
 8010bb2:	1419      	asrs	r1, r3, #16
 8010bb4:	454e      	cmp	r6, r9
 8010bb6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010bba:	f84a 3b04 	str.w	r3, [sl], #4
 8010bbe:	d8e7      	bhi.n	8010b90 <__mdiff+0x80>
 8010bc0:	1b33      	subs	r3, r6, r4
 8010bc2:	3b15      	subs	r3, #21
 8010bc4:	f023 0303 	bic.w	r3, r3, #3
 8010bc8:	3304      	adds	r3, #4
 8010bca:	3415      	adds	r4, #21
 8010bcc:	42a6      	cmp	r6, r4
 8010bce:	bf38      	it	cc
 8010bd0:	2304      	movcc	r3, #4
 8010bd2:	441d      	add	r5, r3
 8010bd4:	4473      	add	r3, lr
 8010bd6:	469e      	mov	lr, r3
 8010bd8:	462e      	mov	r6, r5
 8010bda:	4566      	cmp	r6, ip
 8010bdc:	d30e      	bcc.n	8010bfc <__mdiff+0xec>
 8010bde:	f10c 0203 	add.w	r2, ip, #3
 8010be2:	1b52      	subs	r2, r2, r5
 8010be4:	f022 0203 	bic.w	r2, r2, #3
 8010be8:	3d03      	subs	r5, #3
 8010bea:	45ac      	cmp	ip, r5
 8010bec:	bf38      	it	cc
 8010bee:	2200      	movcc	r2, #0
 8010bf0:	441a      	add	r2, r3
 8010bf2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010bf6:	b17b      	cbz	r3, 8010c18 <__mdiff+0x108>
 8010bf8:	6107      	str	r7, [r0, #16]
 8010bfa:	e7a3      	b.n	8010b44 <__mdiff+0x34>
 8010bfc:	f856 8b04 	ldr.w	r8, [r6], #4
 8010c00:	fa11 f288 	uxtah	r2, r1, r8
 8010c04:	1414      	asrs	r4, r2, #16
 8010c06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010c0a:	b292      	uxth	r2, r2
 8010c0c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010c10:	f84e 2b04 	str.w	r2, [lr], #4
 8010c14:	1421      	asrs	r1, r4, #16
 8010c16:	e7e0      	b.n	8010bda <__mdiff+0xca>
 8010c18:	3f01      	subs	r7, #1
 8010c1a:	e7ea      	b.n	8010bf2 <__mdiff+0xe2>
 8010c1c:	0802ad07 	.word	0x0802ad07
 8010c20:	0802ad18 	.word	0x0802ad18

08010c24 <__d2b>:
 8010c24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010c28:	4689      	mov	r9, r1
 8010c2a:	2101      	movs	r1, #1
 8010c2c:	ec57 6b10 	vmov	r6, r7, d0
 8010c30:	4690      	mov	r8, r2
 8010c32:	f7ff fccf 	bl	80105d4 <_Balloc>
 8010c36:	4604      	mov	r4, r0
 8010c38:	b930      	cbnz	r0, 8010c48 <__d2b+0x24>
 8010c3a:	4602      	mov	r2, r0
 8010c3c:	4b25      	ldr	r3, [pc, #148]	; (8010cd4 <__d2b+0xb0>)
 8010c3e:	4826      	ldr	r0, [pc, #152]	; (8010cd8 <__d2b+0xb4>)
 8010c40:	f240 310a 	movw	r1, #778	; 0x30a
 8010c44:	f000 f9ea 	bl	801101c <__assert_func>
 8010c48:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010c4c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010c50:	bb35      	cbnz	r5, 8010ca0 <__d2b+0x7c>
 8010c52:	2e00      	cmp	r6, #0
 8010c54:	9301      	str	r3, [sp, #4]
 8010c56:	d028      	beq.n	8010caa <__d2b+0x86>
 8010c58:	4668      	mov	r0, sp
 8010c5a:	9600      	str	r6, [sp, #0]
 8010c5c:	f7ff fd82 	bl	8010764 <__lo0bits>
 8010c60:	9900      	ldr	r1, [sp, #0]
 8010c62:	b300      	cbz	r0, 8010ca6 <__d2b+0x82>
 8010c64:	9a01      	ldr	r2, [sp, #4]
 8010c66:	f1c0 0320 	rsb	r3, r0, #32
 8010c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8010c6e:	430b      	orrs	r3, r1
 8010c70:	40c2      	lsrs	r2, r0
 8010c72:	6163      	str	r3, [r4, #20]
 8010c74:	9201      	str	r2, [sp, #4]
 8010c76:	9b01      	ldr	r3, [sp, #4]
 8010c78:	61a3      	str	r3, [r4, #24]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	bf14      	ite	ne
 8010c7e:	2202      	movne	r2, #2
 8010c80:	2201      	moveq	r2, #1
 8010c82:	6122      	str	r2, [r4, #16]
 8010c84:	b1d5      	cbz	r5, 8010cbc <__d2b+0x98>
 8010c86:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010c8a:	4405      	add	r5, r0
 8010c8c:	f8c9 5000 	str.w	r5, [r9]
 8010c90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010c94:	f8c8 0000 	str.w	r0, [r8]
 8010c98:	4620      	mov	r0, r4
 8010c9a:	b003      	add	sp, #12
 8010c9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010ca0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010ca4:	e7d5      	b.n	8010c52 <__d2b+0x2e>
 8010ca6:	6161      	str	r1, [r4, #20]
 8010ca8:	e7e5      	b.n	8010c76 <__d2b+0x52>
 8010caa:	a801      	add	r0, sp, #4
 8010cac:	f7ff fd5a 	bl	8010764 <__lo0bits>
 8010cb0:	9b01      	ldr	r3, [sp, #4]
 8010cb2:	6163      	str	r3, [r4, #20]
 8010cb4:	2201      	movs	r2, #1
 8010cb6:	6122      	str	r2, [r4, #16]
 8010cb8:	3020      	adds	r0, #32
 8010cba:	e7e3      	b.n	8010c84 <__d2b+0x60>
 8010cbc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010cc0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010cc4:	f8c9 0000 	str.w	r0, [r9]
 8010cc8:	6918      	ldr	r0, [r3, #16]
 8010cca:	f7ff fd2b 	bl	8010724 <__hi0bits>
 8010cce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010cd2:	e7df      	b.n	8010c94 <__d2b+0x70>
 8010cd4:	0802ad07 	.word	0x0802ad07
 8010cd8:	0802ad18 	.word	0x0802ad18

08010cdc <_calloc_r>:
 8010cdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010cde:	fba1 2402 	umull	r2, r4, r1, r2
 8010ce2:	b94c      	cbnz	r4, 8010cf8 <_calloc_r+0x1c>
 8010ce4:	4611      	mov	r1, r2
 8010ce6:	9201      	str	r2, [sp, #4]
 8010ce8:	f7fe f8d4 	bl	800ee94 <_malloc_r>
 8010cec:	9a01      	ldr	r2, [sp, #4]
 8010cee:	4605      	mov	r5, r0
 8010cf0:	b930      	cbnz	r0, 8010d00 <_calloc_r+0x24>
 8010cf2:	4628      	mov	r0, r5
 8010cf4:	b003      	add	sp, #12
 8010cf6:	bd30      	pop	{r4, r5, pc}
 8010cf8:	220c      	movs	r2, #12
 8010cfa:	6002      	str	r2, [r0, #0]
 8010cfc:	2500      	movs	r5, #0
 8010cfe:	e7f8      	b.n	8010cf2 <_calloc_r+0x16>
 8010d00:	4621      	mov	r1, r4
 8010d02:	f7fe f853 	bl	800edac <memset>
 8010d06:	e7f4      	b.n	8010cf2 <_calloc_r+0x16>

08010d08 <_realloc_r>:
 8010d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d0c:	4680      	mov	r8, r0
 8010d0e:	4614      	mov	r4, r2
 8010d10:	460e      	mov	r6, r1
 8010d12:	b921      	cbnz	r1, 8010d1e <_realloc_r+0x16>
 8010d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d18:	4611      	mov	r1, r2
 8010d1a:	f7fe b8bb 	b.w	800ee94 <_malloc_r>
 8010d1e:	b92a      	cbnz	r2, 8010d2c <_realloc_r+0x24>
 8010d20:	f7fe f84c 	bl	800edbc <_free_r>
 8010d24:	4625      	mov	r5, r4
 8010d26:	4628      	mov	r0, r5
 8010d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d2c:	f000 f9d5 	bl	80110da <_malloc_usable_size_r>
 8010d30:	4284      	cmp	r4, r0
 8010d32:	4607      	mov	r7, r0
 8010d34:	d802      	bhi.n	8010d3c <_realloc_r+0x34>
 8010d36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010d3a:	d812      	bhi.n	8010d62 <_realloc_r+0x5a>
 8010d3c:	4621      	mov	r1, r4
 8010d3e:	4640      	mov	r0, r8
 8010d40:	f7fe f8a8 	bl	800ee94 <_malloc_r>
 8010d44:	4605      	mov	r5, r0
 8010d46:	2800      	cmp	r0, #0
 8010d48:	d0ed      	beq.n	8010d26 <_realloc_r+0x1e>
 8010d4a:	42bc      	cmp	r4, r7
 8010d4c:	4622      	mov	r2, r4
 8010d4e:	4631      	mov	r1, r6
 8010d50:	bf28      	it	cs
 8010d52:	463a      	movcs	r2, r7
 8010d54:	f7fe f81c 	bl	800ed90 <memcpy>
 8010d58:	4631      	mov	r1, r6
 8010d5a:	4640      	mov	r0, r8
 8010d5c:	f7fe f82e 	bl	800edbc <_free_r>
 8010d60:	e7e1      	b.n	8010d26 <_realloc_r+0x1e>
 8010d62:	4635      	mov	r5, r6
 8010d64:	e7df      	b.n	8010d26 <_realloc_r+0x1e>

08010d66 <__ssputs_r>:
 8010d66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d6a:	688e      	ldr	r6, [r1, #8]
 8010d6c:	429e      	cmp	r6, r3
 8010d6e:	4682      	mov	sl, r0
 8010d70:	460c      	mov	r4, r1
 8010d72:	4690      	mov	r8, r2
 8010d74:	461f      	mov	r7, r3
 8010d76:	d838      	bhi.n	8010dea <__ssputs_r+0x84>
 8010d78:	898a      	ldrh	r2, [r1, #12]
 8010d7a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010d7e:	d032      	beq.n	8010de6 <__ssputs_r+0x80>
 8010d80:	6825      	ldr	r5, [r4, #0]
 8010d82:	6909      	ldr	r1, [r1, #16]
 8010d84:	eba5 0901 	sub.w	r9, r5, r1
 8010d88:	6965      	ldr	r5, [r4, #20]
 8010d8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010d92:	3301      	adds	r3, #1
 8010d94:	444b      	add	r3, r9
 8010d96:	106d      	asrs	r5, r5, #1
 8010d98:	429d      	cmp	r5, r3
 8010d9a:	bf38      	it	cc
 8010d9c:	461d      	movcc	r5, r3
 8010d9e:	0553      	lsls	r3, r2, #21
 8010da0:	d531      	bpl.n	8010e06 <__ssputs_r+0xa0>
 8010da2:	4629      	mov	r1, r5
 8010da4:	f7fe f876 	bl	800ee94 <_malloc_r>
 8010da8:	4606      	mov	r6, r0
 8010daa:	b950      	cbnz	r0, 8010dc2 <__ssputs_r+0x5c>
 8010dac:	230c      	movs	r3, #12
 8010dae:	f8ca 3000 	str.w	r3, [sl]
 8010db2:	89a3      	ldrh	r3, [r4, #12]
 8010db4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010db8:	81a3      	strh	r3, [r4, #12]
 8010dba:	f04f 30ff 	mov.w	r0, #4294967295
 8010dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dc2:	6921      	ldr	r1, [r4, #16]
 8010dc4:	464a      	mov	r2, r9
 8010dc6:	f7fd ffe3 	bl	800ed90 <memcpy>
 8010dca:	89a3      	ldrh	r3, [r4, #12]
 8010dcc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010dd4:	81a3      	strh	r3, [r4, #12]
 8010dd6:	6126      	str	r6, [r4, #16]
 8010dd8:	6165      	str	r5, [r4, #20]
 8010dda:	444e      	add	r6, r9
 8010ddc:	eba5 0509 	sub.w	r5, r5, r9
 8010de0:	6026      	str	r6, [r4, #0]
 8010de2:	60a5      	str	r5, [r4, #8]
 8010de4:	463e      	mov	r6, r7
 8010de6:	42be      	cmp	r6, r7
 8010de8:	d900      	bls.n	8010dec <__ssputs_r+0x86>
 8010dea:	463e      	mov	r6, r7
 8010dec:	6820      	ldr	r0, [r4, #0]
 8010dee:	4632      	mov	r2, r6
 8010df0:	4641      	mov	r1, r8
 8010df2:	f000 f958 	bl	80110a6 <memmove>
 8010df6:	68a3      	ldr	r3, [r4, #8]
 8010df8:	1b9b      	subs	r3, r3, r6
 8010dfa:	60a3      	str	r3, [r4, #8]
 8010dfc:	6823      	ldr	r3, [r4, #0]
 8010dfe:	4433      	add	r3, r6
 8010e00:	6023      	str	r3, [r4, #0]
 8010e02:	2000      	movs	r0, #0
 8010e04:	e7db      	b.n	8010dbe <__ssputs_r+0x58>
 8010e06:	462a      	mov	r2, r5
 8010e08:	f7ff ff7e 	bl	8010d08 <_realloc_r>
 8010e0c:	4606      	mov	r6, r0
 8010e0e:	2800      	cmp	r0, #0
 8010e10:	d1e1      	bne.n	8010dd6 <__ssputs_r+0x70>
 8010e12:	6921      	ldr	r1, [r4, #16]
 8010e14:	4650      	mov	r0, sl
 8010e16:	f7fd ffd1 	bl	800edbc <_free_r>
 8010e1a:	e7c7      	b.n	8010dac <__ssputs_r+0x46>

08010e1c <_svfiprintf_r>:
 8010e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e20:	4698      	mov	r8, r3
 8010e22:	898b      	ldrh	r3, [r1, #12]
 8010e24:	061b      	lsls	r3, r3, #24
 8010e26:	b09d      	sub	sp, #116	; 0x74
 8010e28:	4607      	mov	r7, r0
 8010e2a:	460d      	mov	r5, r1
 8010e2c:	4614      	mov	r4, r2
 8010e2e:	d50e      	bpl.n	8010e4e <_svfiprintf_r+0x32>
 8010e30:	690b      	ldr	r3, [r1, #16]
 8010e32:	b963      	cbnz	r3, 8010e4e <_svfiprintf_r+0x32>
 8010e34:	2140      	movs	r1, #64	; 0x40
 8010e36:	f7fe f82d 	bl	800ee94 <_malloc_r>
 8010e3a:	6028      	str	r0, [r5, #0]
 8010e3c:	6128      	str	r0, [r5, #16]
 8010e3e:	b920      	cbnz	r0, 8010e4a <_svfiprintf_r+0x2e>
 8010e40:	230c      	movs	r3, #12
 8010e42:	603b      	str	r3, [r7, #0]
 8010e44:	f04f 30ff 	mov.w	r0, #4294967295
 8010e48:	e0d1      	b.n	8010fee <_svfiprintf_r+0x1d2>
 8010e4a:	2340      	movs	r3, #64	; 0x40
 8010e4c:	616b      	str	r3, [r5, #20]
 8010e4e:	2300      	movs	r3, #0
 8010e50:	9309      	str	r3, [sp, #36]	; 0x24
 8010e52:	2320      	movs	r3, #32
 8010e54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010e58:	f8cd 800c 	str.w	r8, [sp, #12]
 8010e5c:	2330      	movs	r3, #48	; 0x30
 8010e5e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011008 <_svfiprintf_r+0x1ec>
 8010e62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010e66:	f04f 0901 	mov.w	r9, #1
 8010e6a:	4623      	mov	r3, r4
 8010e6c:	469a      	mov	sl, r3
 8010e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e72:	b10a      	cbz	r2, 8010e78 <_svfiprintf_r+0x5c>
 8010e74:	2a25      	cmp	r2, #37	; 0x25
 8010e76:	d1f9      	bne.n	8010e6c <_svfiprintf_r+0x50>
 8010e78:	ebba 0b04 	subs.w	fp, sl, r4
 8010e7c:	d00b      	beq.n	8010e96 <_svfiprintf_r+0x7a>
 8010e7e:	465b      	mov	r3, fp
 8010e80:	4622      	mov	r2, r4
 8010e82:	4629      	mov	r1, r5
 8010e84:	4638      	mov	r0, r7
 8010e86:	f7ff ff6e 	bl	8010d66 <__ssputs_r>
 8010e8a:	3001      	adds	r0, #1
 8010e8c:	f000 80aa 	beq.w	8010fe4 <_svfiprintf_r+0x1c8>
 8010e90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e92:	445a      	add	r2, fp
 8010e94:	9209      	str	r2, [sp, #36]	; 0x24
 8010e96:	f89a 3000 	ldrb.w	r3, [sl]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	f000 80a2 	beq.w	8010fe4 <_svfiprintf_r+0x1c8>
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ea6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010eaa:	f10a 0a01 	add.w	sl, sl, #1
 8010eae:	9304      	str	r3, [sp, #16]
 8010eb0:	9307      	str	r3, [sp, #28]
 8010eb2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010eb6:	931a      	str	r3, [sp, #104]	; 0x68
 8010eb8:	4654      	mov	r4, sl
 8010eba:	2205      	movs	r2, #5
 8010ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ec0:	4851      	ldr	r0, [pc, #324]	; (8011008 <_svfiprintf_r+0x1ec>)
 8010ec2:	f7ef f9bd 	bl	8000240 <memchr>
 8010ec6:	9a04      	ldr	r2, [sp, #16]
 8010ec8:	b9d8      	cbnz	r0, 8010f02 <_svfiprintf_r+0xe6>
 8010eca:	06d0      	lsls	r0, r2, #27
 8010ecc:	bf44      	itt	mi
 8010ece:	2320      	movmi	r3, #32
 8010ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ed4:	0711      	lsls	r1, r2, #28
 8010ed6:	bf44      	itt	mi
 8010ed8:	232b      	movmi	r3, #43	; 0x2b
 8010eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010ede:	f89a 3000 	ldrb.w	r3, [sl]
 8010ee2:	2b2a      	cmp	r3, #42	; 0x2a
 8010ee4:	d015      	beq.n	8010f12 <_svfiprintf_r+0xf6>
 8010ee6:	9a07      	ldr	r2, [sp, #28]
 8010ee8:	4654      	mov	r4, sl
 8010eea:	2000      	movs	r0, #0
 8010eec:	f04f 0c0a 	mov.w	ip, #10
 8010ef0:	4621      	mov	r1, r4
 8010ef2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ef6:	3b30      	subs	r3, #48	; 0x30
 8010ef8:	2b09      	cmp	r3, #9
 8010efa:	d94e      	bls.n	8010f9a <_svfiprintf_r+0x17e>
 8010efc:	b1b0      	cbz	r0, 8010f2c <_svfiprintf_r+0x110>
 8010efe:	9207      	str	r2, [sp, #28]
 8010f00:	e014      	b.n	8010f2c <_svfiprintf_r+0x110>
 8010f02:	eba0 0308 	sub.w	r3, r0, r8
 8010f06:	fa09 f303 	lsl.w	r3, r9, r3
 8010f0a:	4313      	orrs	r3, r2
 8010f0c:	9304      	str	r3, [sp, #16]
 8010f0e:	46a2      	mov	sl, r4
 8010f10:	e7d2      	b.n	8010eb8 <_svfiprintf_r+0x9c>
 8010f12:	9b03      	ldr	r3, [sp, #12]
 8010f14:	1d19      	adds	r1, r3, #4
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	9103      	str	r1, [sp, #12]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	bfbb      	ittet	lt
 8010f1e:	425b      	neglt	r3, r3
 8010f20:	f042 0202 	orrlt.w	r2, r2, #2
 8010f24:	9307      	strge	r3, [sp, #28]
 8010f26:	9307      	strlt	r3, [sp, #28]
 8010f28:	bfb8      	it	lt
 8010f2a:	9204      	strlt	r2, [sp, #16]
 8010f2c:	7823      	ldrb	r3, [r4, #0]
 8010f2e:	2b2e      	cmp	r3, #46	; 0x2e
 8010f30:	d10c      	bne.n	8010f4c <_svfiprintf_r+0x130>
 8010f32:	7863      	ldrb	r3, [r4, #1]
 8010f34:	2b2a      	cmp	r3, #42	; 0x2a
 8010f36:	d135      	bne.n	8010fa4 <_svfiprintf_r+0x188>
 8010f38:	9b03      	ldr	r3, [sp, #12]
 8010f3a:	1d1a      	adds	r2, r3, #4
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	9203      	str	r2, [sp, #12]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	bfb8      	it	lt
 8010f44:	f04f 33ff 	movlt.w	r3, #4294967295
 8010f48:	3402      	adds	r4, #2
 8010f4a:	9305      	str	r3, [sp, #20]
 8010f4c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011018 <_svfiprintf_r+0x1fc>
 8010f50:	7821      	ldrb	r1, [r4, #0]
 8010f52:	2203      	movs	r2, #3
 8010f54:	4650      	mov	r0, sl
 8010f56:	f7ef f973 	bl	8000240 <memchr>
 8010f5a:	b140      	cbz	r0, 8010f6e <_svfiprintf_r+0x152>
 8010f5c:	2340      	movs	r3, #64	; 0x40
 8010f5e:	eba0 000a 	sub.w	r0, r0, sl
 8010f62:	fa03 f000 	lsl.w	r0, r3, r0
 8010f66:	9b04      	ldr	r3, [sp, #16]
 8010f68:	4303      	orrs	r3, r0
 8010f6a:	3401      	adds	r4, #1
 8010f6c:	9304      	str	r3, [sp, #16]
 8010f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f72:	4826      	ldr	r0, [pc, #152]	; (801100c <_svfiprintf_r+0x1f0>)
 8010f74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010f78:	2206      	movs	r2, #6
 8010f7a:	f7ef f961 	bl	8000240 <memchr>
 8010f7e:	2800      	cmp	r0, #0
 8010f80:	d038      	beq.n	8010ff4 <_svfiprintf_r+0x1d8>
 8010f82:	4b23      	ldr	r3, [pc, #140]	; (8011010 <_svfiprintf_r+0x1f4>)
 8010f84:	bb1b      	cbnz	r3, 8010fce <_svfiprintf_r+0x1b2>
 8010f86:	9b03      	ldr	r3, [sp, #12]
 8010f88:	3307      	adds	r3, #7
 8010f8a:	f023 0307 	bic.w	r3, r3, #7
 8010f8e:	3308      	adds	r3, #8
 8010f90:	9303      	str	r3, [sp, #12]
 8010f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f94:	4433      	add	r3, r6
 8010f96:	9309      	str	r3, [sp, #36]	; 0x24
 8010f98:	e767      	b.n	8010e6a <_svfiprintf_r+0x4e>
 8010f9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8010f9e:	460c      	mov	r4, r1
 8010fa0:	2001      	movs	r0, #1
 8010fa2:	e7a5      	b.n	8010ef0 <_svfiprintf_r+0xd4>
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	3401      	adds	r4, #1
 8010fa8:	9305      	str	r3, [sp, #20]
 8010faa:	4619      	mov	r1, r3
 8010fac:	f04f 0c0a 	mov.w	ip, #10
 8010fb0:	4620      	mov	r0, r4
 8010fb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010fb6:	3a30      	subs	r2, #48	; 0x30
 8010fb8:	2a09      	cmp	r2, #9
 8010fba:	d903      	bls.n	8010fc4 <_svfiprintf_r+0x1a8>
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d0c5      	beq.n	8010f4c <_svfiprintf_r+0x130>
 8010fc0:	9105      	str	r1, [sp, #20]
 8010fc2:	e7c3      	b.n	8010f4c <_svfiprintf_r+0x130>
 8010fc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8010fc8:	4604      	mov	r4, r0
 8010fca:	2301      	movs	r3, #1
 8010fcc:	e7f0      	b.n	8010fb0 <_svfiprintf_r+0x194>
 8010fce:	ab03      	add	r3, sp, #12
 8010fd0:	9300      	str	r3, [sp, #0]
 8010fd2:	462a      	mov	r2, r5
 8010fd4:	4b0f      	ldr	r3, [pc, #60]	; (8011014 <_svfiprintf_r+0x1f8>)
 8010fd6:	a904      	add	r1, sp, #16
 8010fd8:	4638      	mov	r0, r7
 8010fda:	f7fe f86f 	bl	800f0bc <_printf_float>
 8010fde:	1c42      	adds	r2, r0, #1
 8010fe0:	4606      	mov	r6, r0
 8010fe2:	d1d6      	bne.n	8010f92 <_svfiprintf_r+0x176>
 8010fe4:	89ab      	ldrh	r3, [r5, #12]
 8010fe6:	065b      	lsls	r3, r3, #25
 8010fe8:	f53f af2c 	bmi.w	8010e44 <_svfiprintf_r+0x28>
 8010fec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010fee:	b01d      	add	sp, #116	; 0x74
 8010ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ff4:	ab03      	add	r3, sp, #12
 8010ff6:	9300      	str	r3, [sp, #0]
 8010ff8:	462a      	mov	r2, r5
 8010ffa:	4b06      	ldr	r3, [pc, #24]	; (8011014 <_svfiprintf_r+0x1f8>)
 8010ffc:	a904      	add	r1, sp, #16
 8010ffe:	4638      	mov	r0, r7
 8011000:	f7fe fb00 	bl	800f604 <_printf_i>
 8011004:	e7eb      	b.n	8010fde <_svfiprintf_r+0x1c2>
 8011006:	bf00      	nop
 8011008:	0802ae74 	.word	0x0802ae74
 801100c:	0802ae7e 	.word	0x0802ae7e
 8011010:	0800f0bd 	.word	0x0800f0bd
 8011014:	08010d67 	.word	0x08010d67
 8011018:	0802ae7a 	.word	0x0802ae7a

0801101c <__assert_func>:
 801101c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801101e:	4614      	mov	r4, r2
 8011020:	461a      	mov	r2, r3
 8011022:	4b09      	ldr	r3, [pc, #36]	; (8011048 <__assert_func+0x2c>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	4605      	mov	r5, r0
 8011028:	68d8      	ldr	r0, [r3, #12]
 801102a:	b14c      	cbz	r4, 8011040 <__assert_func+0x24>
 801102c:	4b07      	ldr	r3, [pc, #28]	; (801104c <__assert_func+0x30>)
 801102e:	9100      	str	r1, [sp, #0]
 8011030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011034:	4906      	ldr	r1, [pc, #24]	; (8011050 <__assert_func+0x34>)
 8011036:	462b      	mov	r3, r5
 8011038:	f000 f80e 	bl	8011058 <fiprintf>
 801103c:	f000 fa7c 	bl	8011538 <abort>
 8011040:	4b04      	ldr	r3, [pc, #16]	; (8011054 <__assert_func+0x38>)
 8011042:	461c      	mov	r4, r3
 8011044:	e7f3      	b.n	801102e <__assert_func+0x12>
 8011046:	bf00      	nop
 8011048:	20000eac 	.word	0x20000eac
 801104c:	0802ae85 	.word	0x0802ae85
 8011050:	0802ae92 	.word	0x0802ae92
 8011054:	0802aec0 	.word	0x0802aec0

08011058 <fiprintf>:
 8011058:	b40e      	push	{r1, r2, r3}
 801105a:	b503      	push	{r0, r1, lr}
 801105c:	4601      	mov	r1, r0
 801105e:	ab03      	add	r3, sp, #12
 8011060:	4805      	ldr	r0, [pc, #20]	; (8011078 <fiprintf+0x20>)
 8011062:	f853 2b04 	ldr.w	r2, [r3], #4
 8011066:	6800      	ldr	r0, [r0, #0]
 8011068:	9301      	str	r3, [sp, #4]
 801106a:	f000 f867 	bl	801113c <_vfiprintf_r>
 801106e:	b002      	add	sp, #8
 8011070:	f85d eb04 	ldr.w	lr, [sp], #4
 8011074:	b003      	add	sp, #12
 8011076:	4770      	bx	lr
 8011078:	20000eac 	.word	0x20000eac

0801107c <__retarget_lock_init_recursive>:
 801107c:	4770      	bx	lr

0801107e <__retarget_lock_acquire_recursive>:
 801107e:	4770      	bx	lr

08011080 <__retarget_lock_release_recursive>:
 8011080:	4770      	bx	lr

08011082 <__ascii_mbtowc>:
 8011082:	b082      	sub	sp, #8
 8011084:	b901      	cbnz	r1, 8011088 <__ascii_mbtowc+0x6>
 8011086:	a901      	add	r1, sp, #4
 8011088:	b142      	cbz	r2, 801109c <__ascii_mbtowc+0x1a>
 801108a:	b14b      	cbz	r3, 80110a0 <__ascii_mbtowc+0x1e>
 801108c:	7813      	ldrb	r3, [r2, #0]
 801108e:	600b      	str	r3, [r1, #0]
 8011090:	7812      	ldrb	r2, [r2, #0]
 8011092:	1e10      	subs	r0, r2, #0
 8011094:	bf18      	it	ne
 8011096:	2001      	movne	r0, #1
 8011098:	b002      	add	sp, #8
 801109a:	4770      	bx	lr
 801109c:	4610      	mov	r0, r2
 801109e:	e7fb      	b.n	8011098 <__ascii_mbtowc+0x16>
 80110a0:	f06f 0001 	mvn.w	r0, #1
 80110a4:	e7f8      	b.n	8011098 <__ascii_mbtowc+0x16>

080110a6 <memmove>:
 80110a6:	4288      	cmp	r0, r1
 80110a8:	b510      	push	{r4, lr}
 80110aa:	eb01 0402 	add.w	r4, r1, r2
 80110ae:	d902      	bls.n	80110b6 <memmove+0x10>
 80110b0:	4284      	cmp	r4, r0
 80110b2:	4623      	mov	r3, r4
 80110b4:	d807      	bhi.n	80110c6 <memmove+0x20>
 80110b6:	1e43      	subs	r3, r0, #1
 80110b8:	42a1      	cmp	r1, r4
 80110ba:	d008      	beq.n	80110ce <memmove+0x28>
 80110bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80110c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80110c4:	e7f8      	b.n	80110b8 <memmove+0x12>
 80110c6:	4402      	add	r2, r0
 80110c8:	4601      	mov	r1, r0
 80110ca:	428a      	cmp	r2, r1
 80110cc:	d100      	bne.n	80110d0 <memmove+0x2a>
 80110ce:	bd10      	pop	{r4, pc}
 80110d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80110d4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80110d8:	e7f7      	b.n	80110ca <memmove+0x24>

080110da <_malloc_usable_size_r>:
 80110da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110de:	1f18      	subs	r0, r3, #4
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	bfbc      	itt	lt
 80110e4:	580b      	ldrlt	r3, [r1, r0]
 80110e6:	18c0      	addlt	r0, r0, r3
 80110e8:	4770      	bx	lr

080110ea <__sfputc_r>:
 80110ea:	6893      	ldr	r3, [r2, #8]
 80110ec:	3b01      	subs	r3, #1
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	b410      	push	{r4}
 80110f2:	6093      	str	r3, [r2, #8]
 80110f4:	da08      	bge.n	8011108 <__sfputc_r+0x1e>
 80110f6:	6994      	ldr	r4, [r2, #24]
 80110f8:	42a3      	cmp	r3, r4
 80110fa:	db01      	blt.n	8011100 <__sfputc_r+0x16>
 80110fc:	290a      	cmp	r1, #10
 80110fe:	d103      	bne.n	8011108 <__sfputc_r+0x1e>
 8011100:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011104:	f000 b94a 	b.w	801139c <__swbuf_r>
 8011108:	6813      	ldr	r3, [r2, #0]
 801110a:	1c58      	adds	r0, r3, #1
 801110c:	6010      	str	r0, [r2, #0]
 801110e:	7019      	strb	r1, [r3, #0]
 8011110:	4608      	mov	r0, r1
 8011112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011116:	4770      	bx	lr

08011118 <__sfputs_r>:
 8011118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801111a:	4606      	mov	r6, r0
 801111c:	460f      	mov	r7, r1
 801111e:	4614      	mov	r4, r2
 8011120:	18d5      	adds	r5, r2, r3
 8011122:	42ac      	cmp	r4, r5
 8011124:	d101      	bne.n	801112a <__sfputs_r+0x12>
 8011126:	2000      	movs	r0, #0
 8011128:	e007      	b.n	801113a <__sfputs_r+0x22>
 801112a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801112e:	463a      	mov	r2, r7
 8011130:	4630      	mov	r0, r6
 8011132:	f7ff ffda 	bl	80110ea <__sfputc_r>
 8011136:	1c43      	adds	r3, r0, #1
 8011138:	d1f3      	bne.n	8011122 <__sfputs_r+0xa>
 801113a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801113c <_vfiprintf_r>:
 801113c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011140:	460d      	mov	r5, r1
 8011142:	b09d      	sub	sp, #116	; 0x74
 8011144:	4614      	mov	r4, r2
 8011146:	4698      	mov	r8, r3
 8011148:	4606      	mov	r6, r0
 801114a:	b118      	cbz	r0, 8011154 <_vfiprintf_r+0x18>
 801114c:	6983      	ldr	r3, [r0, #24]
 801114e:	b90b      	cbnz	r3, 8011154 <_vfiprintf_r+0x18>
 8011150:	f000 fb14 	bl	801177c <__sinit>
 8011154:	4b89      	ldr	r3, [pc, #548]	; (801137c <_vfiprintf_r+0x240>)
 8011156:	429d      	cmp	r5, r3
 8011158:	d11b      	bne.n	8011192 <_vfiprintf_r+0x56>
 801115a:	6875      	ldr	r5, [r6, #4]
 801115c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801115e:	07d9      	lsls	r1, r3, #31
 8011160:	d405      	bmi.n	801116e <_vfiprintf_r+0x32>
 8011162:	89ab      	ldrh	r3, [r5, #12]
 8011164:	059a      	lsls	r2, r3, #22
 8011166:	d402      	bmi.n	801116e <_vfiprintf_r+0x32>
 8011168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801116a:	f7ff ff88 	bl	801107e <__retarget_lock_acquire_recursive>
 801116e:	89ab      	ldrh	r3, [r5, #12]
 8011170:	071b      	lsls	r3, r3, #28
 8011172:	d501      	bpl.n	8011178 <_vfiprintf_r+0x3c>
 8011174:	692b      	ldr	r3, [r5, #16]
 8011176:	b9eb      	cbnz	r3, 80111b4 <_vfiprintf_r+0x78>
 8011178:	4629      	mov	r1, r5
 801117a:	4630      	mov	r0, r6
 801117c:	f000 f96e 	bl	801145c <__swsetup_r>
 8011180:	b1c0      	cbz	r0, 80111b4 <_vfiprintf_r+0x78>
 8011182:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011184:	07dc      	lsls	r4, r3, #31
 8011186:	d50e      	bpl.n	80111a6 <_vfiprintf_r+0x6a>
 8011188:	f04f 30ff 	mov.w	r0, #4294967295
 801118c:	b01d      	add	sp, #116	; 0x74
 801118e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011192:	4b7b      	ldr	r3, [pc, #492]	; (8011380 <_vfiprintf_r+0x244>)
 8011194:	429d      	cmp	r5, r3
 8011196:	d101      	bne.n	801119c <_vfiprintf_r+0x60>
 8011198:	68b5      	ldr	r5, [r6, #8]
 801119a:	e7df      	b.n	801115c <_vfiprintf_r+0x20>
 801119c:	4b79      	ldr	r3, [pc, #484]	; (8011384 <_vfiprintf_r+0x248>)
 801119e:	429d      	cmp	r5, r3
 80111a0:	bf08      	it	eq
 80111a2:	68f5      	ldreq	r5, [r6, #12]
 80111a4:	e7da      	b.n	801115c <_vfiprintf_r+0x20>
 80111a6:	89ab      	ldrh	r3, [r5, #12]
 80111a8:	0598      	lsls	r0, r3, #22
 80111aa:	d4ed      	bmi.n	8011188 <_vfiprintf_r+0x4c>
 80111ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80111ae:	f7ff ff67 	bl	8011080 <__retarget_lock_release_recursive>
 80111b2:	e7e9      	b.n	8011188 <_vfiprintf_r+0x4c>
 80111b4:	2300      	movs	r3, #0
 80111b6:	9309      	str	r3, [sp, #36]	; 0x24
 80111b8:	2320      	movs	r3, #32
 80111ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80111be:	f8cd 800c 	str.w	r8, [sp, #12]
 80111c2:	2330      	movs	r3, #48	; 0x30
 80111c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011388 <_vfiprintf_r+0x24c>
 80111c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80111cc:	f04f 0901 	mov.w	r9, #1
 80111d0:	4623      	mov	r3, r4
 80111d2:	469a      	mov	sl, r3
 80111d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80111d8:	b10a      	cbz	r2, 80111de <_vfiprintf_r+0xa2>
 80111da:	2a25      	cmp	r2, #37	; 0x25
 80111dc:	d1f9      	bne.n	80111d2 <_vfiprintf_r+0x96>
 80111de:	ebba 0b04 	subs.w	fp, sl, r4
 80111e2:	d00b      	beq.n	80111fc <_vfiprintf_r+0xc0>
 80111e4:	465b      	mov	r3, fp
 80111e6:	4622      	mov	r2, r4
 80111e8:	4629      	mov	r1, r5
 80111ea:	4630      	mov	r0, r6
 80111ec:	f7ff ff94 	bl	8011118 <__sfputs_r>
 80111f0:	3001      	adds	r0, #1
 80111f2:	f000 80aa 	beq.w	801134a <_vfiprintf_r+0x20e>
 80111f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80111f8:	445a      	add	r2, fp
 80111fa:	9209      	str	r2, [sp, #36]	; 0x24
 80111fc:	f89a 3000 	ldrb.w	r3, [sl]
 8011200:	2b00      	cmp	r3, #0
 8011202:	f000 80a2 	beq.w	801134a <_vfiprintf_r+0x20e>
 8011206:	2300      	movs	r3, #0
 8011208:	f04f 32ff 	mov.w	r2, #4294967295
 801120c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011210:	f10a 0a01 	add.w	sl, sl, #1
 8011214:	9304      	str	r3, [sp, #16]
 8011216:	9307      	str	r3, [sp, #28]
 8011218:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801121c:	931a      	str	r3, [sp, #104]	; 0x68
 801121e:	4654      	mov	r4, sl
 8011220:	2205      	movs	r2, #5
 8011222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011226:	4858      	ldr	r0, [pc, #352]	; (8011388 <_vfiprintf_r+0x24c>)
 8011228:	f7ef f80a 	bl	8000240 <memchr>
 801122c:	9a04      	ldr	r2, [sp, #16]
 801122e:	b9d8      	cbnz	r0, 8011268 <_vfiprintf_r+0x12c>
 8011230:	06d1      	lsls	r1, r2, #27
 8011232:	bf44      	itt	mi
 8011234:	2320      	movmi	r3, #32
 8011236:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801123a:	0713      	lsls	r3, r2, #28
 801123c:	bf44      	itt	mi
 801123e:	232b      	movmi	r3, #43	; 0x2b
 8011240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011244:	f89a 3000 	ldrb.w	r3, [sl]
 8011248:	2b2a      	cmp	r3, #42	; 0x2a
 801124a:	d015      	beq.n	8011278 <_vfiprintf_r+0x13c>
 801124c:	9a07      	ldr	r2, [sp, #28]
 801124e:	4654      	mov	r4, sl
 8011250:	2000      	movs	r0, #0
 8011252:	f04f 0c0a 	mov.w	ip, #10
 8011256:	4621      	mov	r1, r4
 8011258:	f811 3b01 	ldrb.w	r3, [r1], #1
 801125c:	3b30      	subs	r3, #48	; 0x30
 801125e:	2b09      	cmp	r3, #9
 8011260:	d94e      	bls.n	8011300 <_vfiprintf_r+0x1c4>
 8011262:	b1b0      	cbz	r0, 8011292 <_vfiprintf_r+0x156>
 8011264:	9207      	str	r2, [sp, #28]
 8011266:	e014      	b.n	8011292 <_vfiprintf_r+0x156>
 8011268:	eba0 0308 	sub.w	r3, r0, r8
 801126c:	fa09 f303 	lsl.w	r3, r9, r3
 8011270:	4313      	orrs	r3, r2
 8011272:	9304      	str	r3, [sp, #16]
 8011274:	46a2      	mov	sl, r4
 8011276:	e7d2      	b.n	801121e <_vfiprintf_r+0xe2>
 8011278:	9b03      	ldr	r3, [sp, #12]
 801127a:	1d19      	adds	r1, r3, #4
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	9103      	str	r1, [sp, #12]
 8011280:	2b00      	cmp	r3, #0
 8011282:	bfbb      	ittet	lt
 8011284:	425b      	neglt	r3, r3
 8011286:	f042 0202 	orrlt.w	r2, r2, #2
 801128a:	9307      	strge	r3, [sp, #28]
 801128c:	9307      	strlt	r3, [sp, #28]
 801128e:	bfb8      	it	lt
 8011290:	9204      	strlt	r2, [sp, #16]
 8011292:	7823      	ldrb	r3, [r4, #0]
 8011294:	2b2e      	cmp	r3, #46	; 0x2e
 8011296:	d10c      	bne.n	80112b2 <_vfiprintf_r+0x176>
 8011298:	7863      	ldrb	r3, [r4, #1]
 801129a:	2b2a      	cmp	r3, #42	; 0x2a
 801129c:	d135      	bne.n	801130a <_vfiprintf_r+0x1ce>
 801129e:	9b03      	ldr	r3, [sp, #12]
 80112a0:	1d1a      	adds	r2, r3, #4
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	9203      	str	r2, [sp, #12]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	bfb8      	it	lt
 80112aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80112ae:	3402      	adds	r4, #2
 80112b0:	9305      	str	r3, [sp, #20]
 80112b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011398 <_vfiprintf_r+0x25c>
 80112b6:	7821      	ldrb	r1, [r4, #0]
 80112b8:	2203      	movs	r2, #3
 80112ba:	4650      	mov	r0, sl
 80112bc:	f7ee ffc0 	bl	8000240 <memchr>
 80112c0:	b140      	cbz	r0, 80112d4 <_vfiprintf_r+0x198>
 80112c2:	2340      	movs	r3, #64	; 0x40
 80112c4:	eba0 000a 	sub.w	r0, r0, sl
 80112c8:	fa03 f000 	lsl.w	r0, r3, r0
 80112cc:	9b04      	ldr	r3, [sp, #16]
 80112ce:	4303      	orrs	r3, r0
 80112d0:	3401      	adds	r4, #1
 80112d2:	9304      	str	r3, [sp, #16]
 80112d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112d8:	482c      	ldr	r0, [pc, #176]	; (801138c <_vfiprintf_r+0x250>)
 80112da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80112de:	2206      	movs	r2, #6
 80112e0:	f7ee ffae 	bl	8000240 <memchr>
 80112e4:	2800      	cmp	r0, #0
 80112e6:	d03f      	beq.n	8011368 <_vfiprintf_r+0x22c>
 80112e8:	4b29      	ldr	r3, [pc, #164]	; (8011390 <_vfiprintf_r+0x254>)
 80112ea:	bb1b      	cbnz	r3, 8011334 <_vfiprintf_r+0x1f8>
 80112ec:	9b03      	ldr	r3, [sp, #12]
 80112ee:	3307      	adds	r3, #7
 80112f0:	f023 0307 	bic.w	r3, r3, #7
 80112f4:	3308      	adds	r3, #8
 80112f6:	9303      	str	r3, [sp, #12]
 80112f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112fa:	443b      	add	r3, r7
 80112fc:	9309      	str	r3, [sp, #36]	; 0x24
 80112fe:	e767      	b.n	80111d0 <_vfiprintf_r+0x94>
 8011300:	fb0c 3202 	mla	r2, ip, r2, r3
 8011304:	460c      	mov	r4, r1
 8011306:	2001      	movs	r0, #1
 8011308:	e7a5      	b.n	8011256 <_vfiprintf_r+0x11a>
 801130a:	2300      	movs	r3, #0
 801130c:	3401      	adds	r4, #1
 801130e:	9305      	str	r3, [sp, #20]
 8011310:	4619      	mov	r1, r3
 8011312:	f04f 0c0a 	mov.w	ip, #10
 8011316:	4620      	mov	r0, r4
 8011318:	f810 2b01 	ldrb.w	r2, [r0], #1
 801131c:	3a30      	subs	r2, #48	; 0x30
 801131e:	2a09      	cmp	r2, #9
 8011320:	d903      	bls.n	801132a <_vfiprintf_r+0x1ee>
 8011322:	2b00      	cmp	r3, #0
 8011324:	d0c5      	beq.n	80112b2 <_vfiprintf_r+0x176>
 8011326:	9105      	str	r1, [sp, #20]
 8011328:	e7c3      	b.n	80112b2 <_vfiprintf_r+0x176>
 801132a:	fb0c 2101 	mla	r1, ip, r1, r2
 801132e:	4604      	mov	r4, r0
 8011330:	2301      	movs	r3, #1
 8011332:	e7f0      	b.n	8011316 <_vfiprintf_r+0x1da>
 8011334:	ab03      	add	r3, sp, #12
 8011336:	9300      	str	r3, [sp, #0]
 8011338:	462a      	mov	r2, r5
 801133a:	4b16      	ldr	r3, [pc, #88]	; (8011394 <_vfiprintf_r+0x258>)
 801133c:	a904      	add	r1, sp, #16
 801133e:	4630      	mov	r0, r6
 8011340:	f7fd febc 	bl	800f0bc <_printf_float>
 8011344:	4607      	mov	r7, r0
 8011346:	1c78      	adds	r0, r7, #1
 8011348:	d1d6      	bne.n	80112f8 <_vfiprintf_r+0x1bc>
 801134a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801134c:	07d9      	lsls	r1, r3, #31
 801134e:	d405      	bmi.n	801135c <_vfiprintf_r+0x220>
 8011350:	89ab      	ldrh	r3, [r5, #12]
 8011352:	059a      	lsls	r2, r3, #22
 8011354:	d402      	bmi.n	801135c <_vfiprintf_r+0x220>
 8011356:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011358:	f7ff fe92 	bl	8011080 <__retarget_lock_release_recursive>
 801135c:	89ab      	ldrh	r3, [r5, #12]
 801135e:	065b      	lsls	r3, r3, #25
 8011360:	f53f af12 	bmi.w	8011188 <_vfiprintf_r+0x4c>
 8011364:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011366:	e711      	b.n	801118c <_vfiprintf_r+0x50>
 8011368:	ab03      	add	r3, sp, #12
 801136a:	9300      	str	r3, [sp, #0]
 801136c:	462a      	mov	r2, r5
 801136e:	4b09      	ldr	r3, [pc, #36]	; (8011394 <_vfiprintf_r+0x258>)
 8011370:	a904      	add	r1, sp, #16
 8011372:	4630      	mov	r0, r6
 8011374:	f7fe f946 	bl	800f604 <_printf_i>
 8011378:	e7e4      	b.n	8011344 <_vfiprintf_r+0x208>
 801137a:	bf00      	nop
 801137c:	0802afec 	.word	0x0802afec
 8011380:	0802b00c 	.word	0x0802b00c
 8011384:	0802afcc 	.word	0x0802afcc
 8011388:	0802ae74 	.word	0x0802ae74
 801138c:	0802ae7e 	.word	0x0802ae7e
 8011390:	0800f0bd 	.word	0x0800f0bd
 8011394:	08011119 	.word	0x08011119
 8011398:	0802ae7a 	.word	0x0802ae7a

0801139c <__swbuf_r>:
 801139c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801139e:	460e      	mov	r6, r1
 80113a0:	4614      	mov	r4, r2
 80113a2:	4605      	mov	r5, r0
 80113a4:	b118      	cbz	r0, 80113ae <__swbuf_r+0x12>
 80113a6:	6983      	ldr	r3, [r0, #24]
 80113a8:	b90b      	cbnz	r3, 80113ae <__swbuf_r+0x12>
 80113aa:	f000 f9e7 	bl	801177c <__sinit>
 80113ae:	4b21      	ldr	r3, [pc, #132]	; (8011434 <__swbuf_r+0x98>)
 80113b0:	429c      	cmp	r4, r3
 80113b2:	d12b      	bne.n	801140c <__swbuf_r+0x70>
 80113b4:	686c      	ldr	r4, [r5, #4]
 80113b6:	69a3      	ldr	r3, [r4, #24]
 80113b8:	60a3      	str	r3, [r4, #8]
 80113ba:	89a3      	ldrh	r3, [r4, #12]
 80113bc:	071a      	lsls	r2, r3, #28
 80113be:	d52f      	bpl.n	8011420 <__swbuf_r+0x84>
 80113c0:	6923      	ldr	r3, [r4, #16]
 80113c2:	b36b      	cbz	r3, 8011420 <__swbuf_r+0x84>
 80113c4:	6923      	ldr	r3, [r4, #16]
 80113c6:	6820      	ldr	r0, [r4, #0]
 80113c8:	1ac0      	subs	r0, r0, r3
 80113ca:	6963      	ldr	r3, [r4, #20]
 80113cc:	b2f6      	uxtb	r6, r6
 80113ce:	4283      	cmp	r3, r0
 80113d0:	4637      	mov	r7, r6
 80113d2:	dc04      	bgt.n	80113de <__swbuf_r+0x42>
 80113d4:	4621      	mov	r1, r4
 80113d6:	4628      	mov	r0, r5
 80113d8:	f000 f93c 	bl	8011654 <_fflush_r>
 80113dc:	bb30      	cbnz	r0, 801142c <__swbuf_r+0x90>
 80113de:	68a3      	ldr	r3, [r4, #8]
 80113e0:	3b01      	subs	r3, #1
 80113e2:	60a3      	str	r3, [r4, #8]
 80113e4:	6823      	ldr	r3, [r4, #0]
 80113e6:	1c5a      	adds	r2, r3, #1
 80113e8:	6022      	str	r2, [r4, #0]
 80113ea:	701e      	strb	r6, [r3, #0]
 80113ec:	6963      	ldr	r3, [r4, #20]
 80113ee:	3001      	adds	r0, #1
 80113f0:	4283      	cmp	r3, r0
 80113f2:	d004      	beq.n	80113fe <__swbuf_r+0x62>
 80113f4:	89a3      	ldrh	r3, [r4, #12]
 80113f6:	07db      	lsls	r3, r3, #31
 80113f8:	d506      	bpl.n	8011408 <__swbuf_r+0x6c>
 80113fa:	2e0a      	cmp	r6, #10
 80113fc:	d104      	bne.n	8011408 <__swbuf_r+0x6c>
 80113fe:	4621      	mov	r1, r4
 8011400:	4628      	mov	r0, r5
 8011402:	f000 f927 	bl	8011654 <_fflush_r>
 8011406:	b988      	cbnz	r0, 801142c <__swbuf_r+0x90>
 8011408:	4638      	mov	r0, r7
 801140a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801140c:	4b0a      	ldr	r3, [pc, #40]	; (8011438 <__swbuf_r+0x9c>)
 801140e:	429c      	cmp	r4, r3
 8011410:	d101      	bne.n	8011416 <__swbuf_r+0x7a>
 8011412:	68ac      	ldr	r4, [r5, #8]
 8011414:	e7cf      	b.n	80113b6 <__swbuf_r+0x1a>
 8011416:	4b09      	ldr	r3, [pc, #36]	; (801143c <__swbuf_r+0xa0>)
 8011418:	429c      	cmp	r4, r3
 801141a:	bf08      	it	eq
 801141c:	68ec      	ldreq	r4, [r5, #12]
 801141e:	e7ca      	b.n	80113b6 <__swbuf_r+0x1a>
 8011420:	4621      	mov	r1, r4
 8011422:	4628      	mov	r0, r5
 8011424:	f000 f81a 	bl	801145c <__swsetup_r>
 8011428:	2800      	cmp	r0, #0
 801142a:	d0cb      	beq.n	80113c4 <__swbuf_r+0x28>
 801142c:	f04f 37ff 	mov.w	r7, #4294967295
 8011430:	e7ea      	b.n	8011408 <__swbuf_r+0x6c>
 8011432:	bf00      	nop
 8011434:	0802afec 	.word	0x0802afec
 8011438:	0802b00c 	.word	0x0802b00c
 801143c:	0802afcc 	.word	0x0802afcc

08011440 <__ascii_wctomb>:
 8011440:	b149      	cbz	r1, 8011456 <__ascii_wctomb+0x16>
 8011442:	2aff      	cmp	r2, #255	; 0xff
 8011444:	bf85      	ittet	hi
 8011446:	238a      	movhi	r3, #138	; 0x8a
 8011448:	6003      	strhi	r3, [r0, #0]
 801144a:	700a      	strbls	r2, [r1, #0]
 801144c:	f04f 30ff 	movhi.w	r0, #4294967295
 8011450:	bf98      	it	ls
 8011452:	2001      	movls	r0, #1
 8011454:	4770      	bx	lr
 8011456:	4608      	mov	r0, r1
 8011458:	4770      	bx	lr
	...

0801145c <__swsetup_r>:
 801145c:	4b32      	ldr	r3, [pc, #200]	; (8011528 <__swsetup_r+0xcc>)
 801145e:	b570      	push	{r4, r5, r6, lr}
 8011460:	681d      	ldr	r5, [r3, #0]
 8011462:	4606      	mov	r6, r0
 8011464:	460c      	mov	r4, r1
 8011466:	b125      	cbz	r5, 8011472 <__swsetup_r+0x16>
 8011468:	69ab      	ldr	r3, [r5, #24]
 801146a:	b913      	cbnz	r3, 8011472 <__swsetup_r+0x16>
 801146c:	4628      	mov	r0, r5
 801146e:	f000 f985 	bl	801177c <__sinit>
 8011472:	4b2e      	ldr	r3, [pc, #184]	; (801152c <__swsetup_r+0xd0>)
 8011474:	429c      	cmp	r4, r3
 8011476:	d10f      	bne.n	8011498 <__swsetup_r+0x3c>
 8011478:	686c      	ldr	r4, [r5, #4]
 801147a:	89a3      	ldrh	r3, [r4, #12]
 801147c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011480:	0719      	lsls	r1, r3, #28
 8011482:	d42c      	bmi.n	80114de <__swsetup_r+0x82>
 8011484:	06dd      	lsls	r5, r3, #27
 8011486:	d411      	bmi.n	80114ac <__swsetup_r+0x50>
 8011488:	2309      	movs	r3, #9
 801148a:	6033      	str	r3, [r6, #0]
 801148c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011490:	81a3      	strh	r3, [r4, #12]
 8011492:	f04f 30ff 	mov.w	r0, #4294967295
 8011496:	e03e      	b.n	8011516 <__swsetup_r+0xba>
 8011498:	4b25      	ldr	r3, [pc, #148]	; (8011530 <__swsetup_r+0xd4>)
 801149a:	429c      	cmp	r4, r3
 801149c:	d101      	bne.n	80114a2 <__swsetup_r+0x46>
 801149e:	68ac      	ldr	r4, [r5, #8]
 80114a0:	e7eb      	b.n	801147a <__swsetup_r+0x1e>
 80114a2:	4b24      	ldr	r3, [pc, #144]	; (8011534 <__swsetup_r+0xd8>)
 80114a4:	429c      	cmp	r4, r3
 80114a6:	bf08      	it	eq
 80114a8:	68ec      	ldreq	r4, [r5, #12]
 80114aa:	e7e6      	b.n	801147a <__swsetup_r+0x1e>
 80114ac:	0758      	lsls	r0, r3, #29
 80114ae:	d512      	bpl.n	80114d6 <__swsetup_r+0x7a>
 80114b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80114b2:	b141      	cbz	r1, 80114c6 <__swsetup_r+0x6a>
 80114b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80114b8:	4299      	cmp	r1, r3
 80114ba:	d002      	beq.n	80114c2 <__swsetup_r+0x66>
 80114bc:	4630      	mov	r0, r6
 80114be:	f7fd fc7d 	bl	800edbc <_free_r>
 80114c2:	2300      	movs	r3, #0
 80114c4:	6363      	str	r3, [r4, #52]	; 0x34
 80114c6:	89a3      	ldrh	r3, [r4, #12]
 80114c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80114cc:	81a3      	strh	r3, [r4, #12]
 80114ce:	2300      	movs	r3, #0
 80114d0:	6063      	str	r3, [r4, #4]
 80114d2:	6923      	ldr	r3, [r4, #16]
 80114d4:	6023      	str	r3, [r4, #0]
 80114d6:	89a3      	ldrh	r3, [r4, #12]
 80114d8:	f043 0308 	orr.w	r3, r3, #8
 80114dc:	81a3      	strh	r3, [r4, #12]
 80114de:	6923      	ldr	r3, [r4, #16]
 80114e0:	b94b      	cbnz	r3, 80114f6 <__swsetup_r+0x9a>
 80114e2:	89a3      	ldrh	r3, [r4, #12]
 80114e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80114e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80114ec:	d003      	beq.n	80114f6 <__swsetup_r+0x9a>
 80114ee:	4621      	mov	r1, r4
 80114f0:	4630      	mov	r0, r6
 80114f2:	f000 fa05 	bl	8011900 <__smakebuf_r>
 80114f6:	89a0      	ldrh	r0, [r4, #12]
 80114f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80114fc:	f010 0301 	ands.w	r3, r0, #1
 8011500:	d00a      	beq.n	8011518 <__swsetup_r+0xbc>
 8011502:	2300      	movs	r3, #0
 8011504:	60a3      	str	r3, [r4, #8]
 8011506:	6963      	ldr	r3, [r4, #20]
 8011508:	425b      	negs	r3, r3
 801150a:	61a3      	str	r3, [r4, #24]
 801150c:	6923      	ldr	r3, [r4, #16]
 801150e:	b943      	cbnz	r3, 8011522 <__swsetup_r+0xc6>
 8011510:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011514:	d1ba      	bne.n	801148c <__swsetup_r+0x30>
 8011516:	bd70      	pop	{r4, r5, r6, pc}
 8011518:	0781      	lsls	r1, r0, #30
 801151a:	bf58      	it	pl
 801151c:	6963      	ldrpl	r3, [r4, #20]
 801151e:	60a3      	str	r3, [r4, #8]
 8011520:	e7f4      	b.n	801150c <__swsetup_r+0xb0>
 8011522:	2000      	movs	r0, #0
 8011524:	e7f7      	b.n	8011516 <__swsetup_r+0xba>
 8011526:	bf00      	nop
 8011528:	20000eac 	.word	0x20000eac
 801152c:	0802afec 	.word	0x0802afec
 8011530:	0802b00c 	.word	0x0802b00c
 8011534:	0802afcc 	.word	0x0802afcc

08011538 <abort>:
 8011538:	b508      	push	{r3, lr}
 801153a:	2006      	movs	r0, #6
 801153c:	f000 fa48 	bl	80119d0 <raise>
 8011540:	2001      	movs	r0, #1
 8011542:	f000 ff1f 	bl	8012384 <_exit>
	...

08011548 <__sflush_r>:
 8011548:	898a      	ldrh	r2, [r1, #12]
 801154a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801154e:	4605      	mov	r5, r0
 8011550:	0710      	lsls	r0, r2, #28
 8011552:	460c      	mov	r4, r1
 8011554:	d458      	bmi.n	8011608 <__sflush_r+0xc0>
 8011556:	684b      	ldr	r3, [r1, #4]
 8011558:	2b00      	cmp	r3, #0
 801155a:	dc05      	bgt.n	8011568 <__sflush_r+0x20>
 801155c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801155e:	2b00      	cmp	r3, #0
 8011560:	dc02      	bgt.n	8011568 <__sflush_r+0x20>
 8011562:	2000      	movs	r0, #0
 8011564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011568:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801156a:	2e00      	cmp	r6, #0
 801156c:	d0f9      	beq.n	8011562 <__sflush_r+0x1a>
 801156e:	2300      	movs	r3, #0
 8011570:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011574:	682f      	ldr	r7, [r5, #0]
 8011576:	602b      	str	r3, [r5, #0]
 8011578:	d032      	beq.n	80115e0 <__sflush_r+0x98>
 801157a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801157c:	89a3      	ldrh	r3, [r4, #12]
 801157e:	075a      	lsls	r2, r3, #29
 8011580:	d505      	bpl.n	801158e <__sflush_r+0x46>
 8011582:	6863      	ldr	r3, [r4, #4]
 8011584:	1ac0      	subs	r0, r0, r3
 8011586:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011588:	b10b      	cbz	r3, 801158e <__sflush_r+0x46>
 801158a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801158c:	1ac0      	subs	r0, r0, r3
 801158e:	2300      	movs	r3, #0
 8011590:	4602      	mov	r2, r0
 8011592:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011594:	6a21      	ldr	r1, [r4, #32]
 8011596:	4628      	mov	r0, r5
 8011598:	47b0      	blx	r6
 801159a:	1c43      	adds	r3, r0, #1
 801159c:	89a3      	ldrh	r3, [r4, #12]
 801159e:	d106      	bne.n	80115ae <__sflush_r+0x66>
 80115a0:	6829      	ldr	r1, [r5, #0]
 80115a2:	291d      	cmp	r1, #29
 80115a4:	d82c      	bhi.n	8011600 <__sflush_r+0xb8>
 80115a6:	4a2a      	ldr	r2, [pc, #168]	; (8011650 <__sflush_r+0x108>)
 80115a8:	40ca      	lsrs	r2, r1
 80115aa:	07d6      	lsls	r6, r2, #31
 80115ac:	d528      	bpl.n	8011600 <__sflush_r+0xb8>
 80115ae:	2200      	movs	r2, #0
 80115b0:	6062      	str	r2, [r4, #4]
 80115b2:	04d9      	lsls	r1, r3, #19
 80115b4:	6922      	ldr	r2, [r4, #16]
 80115b6:	6022      	str	r2, [r4, #0]
 80115b8:	d504      	bpl.n	80115c4 <__sflush_r+0x7c>
 80115ba:	1c42      	adds	r2, r0, #1
 80115bc:	d101      	bne.n	80115c2 <__sflush_r+0x7a>
 80115be:	682b      	ldr	r3, [r5, #0]
 80115c0:	b903      	cbnz	r3, 80115c4 <__sflush_r+0x7c>
 80115c2:	6560      	str	r0, [r4, #84]	; 0x54
 80115c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80115c6:	602f      	str	r7, [r5, #0]
 80115c8:	2900      	cmp	r1, #0
 80115ca:	d0ca      	beq.n	8011562 <__sflush_r+0x1a>
 80115cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80115d0:	4299      	cmp	r1, r3
 80115d2:	d002      	beq.n	80115da <__sflush_r+0x92>
 80115d4:	4628      	mov	r0, r5
 80115d6:	f7fd fbf1 	bl	800edbc <_free_r>
 80115da:	2000      	movs	r0, #0
 80115dc:	6360      	str	r0, [r4, #52]	; 0x34
 80115de:	e7c1      	b.n	8011564 <__sflush_r+0x1c>
 80115e0:	6a21      	ldr	r1, [r4, #32]
 80115e2:	2301      	movs	r3, #1
 80115e4:	4628      	mov	r0, r5
 80115e6:	47b0      	blx	r6
 80115e8:	1c41      	adds	r1, r0, #1
 80115ea:	d1c7      	bne.n	801157c <__sflush_r+0x34>
 80115ec:	682b      	ldr	r3, [r5, #0]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d0c4      	beq.n	801157c <__sflush_r+0x34>
 80115f2:	2b1d      	cmp	r3, #29
 80115f4:	d001      	beq.n	80115fa <__sflush_r+0xb2>
 80115f6:	2b16      	cmp	r3, #22
 80115f8:	d101      	bne.n	80115fe <__sflush_r+0xb6>
 80115fa:	602f      	str	r7, [r5, #0]
 80115fc:	e7b1      	b.n	8011562 <__sflush_r+0x1a>
 80115fe:	89a3      	ldrh	r3, [r4, #12]
 8011600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011604:	81a3      	strh	r3, [r4, #12]
 8011606:	e7ad      	b.n	8011564 <__sflush_r+0x1c>
 8011608:	690f      	ldr	r7, [r1, #16]
 801160a:	2f00      	cmp	r7, #0
 801160c:	d0a9      	beq.n	8011562 <__sflush_r+0x1a>
 801160e:	0793      	lsls	r3, r2, #30
 8011610:	680e      	ldr	r6, [r1, #0]
 8011612:	bf08      	it	eq
 8011614:	694b      	ldreq	r3, [r1, #20]
 8011616:	600f      	str	r7, [r1, #0]
 8011618:	bf18      	it	ne
 801161a:	2300      	movne	r3, #0
 801161c:	eba6 0807 	sub.w	r8, r6, r7
 8011620:	608b      	str	r3, [r1, #8]
 8011622:	f1b8 0f00 	cmp.w	r8, #0
 8011626:	dd9c      	ble.n	8011562 <__sflush_r+0x1a>
 8011628:	6a21      	ldr	r1, [r4, #32]
 801162a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801162c:	4643      	mov	r3, r8
 801162e:	463a      	mov	r2, r7
 8011630:	4628      	mov	r0, r5
 8011632:	47b0      	blx	r6
 8011634:	2800      	cmp	r0, #0
 8011636:	dc06      	bgt.n	8011646 <__sflush_r+0xfe>
 8011638:	89a3      	ldrh	r3, [r4, #12]
 801163a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801163e:	81a3      	strh	r3, [r4, #12]
 8011640:	f04f 30ff 	mov.w	r0, #4294967295
 8011644:	e78e      	b.n	8011564 <__sflush_r+0x1c>
 8011646:	4407      	add	r7, r0
 8011648:	eba8 0800 	sub.w	r8, r8, r0
 801164c:	e7e9      	b.n	8011622 <__sflush_r+0xda>
 801164e:	bf00      	nop
 8011650:	20400001 	.word	0x20400001

08011654 <_fflush_r>:
 8011654:	b538      	push	{r3, r4, r5, lr}
 8011656:	690b      	ldr	r3, [r1, #16]
 8011658:	4605      	mov	r5, r0
 801165a:	460c      	mov	r4, r1
 801165c:	b913      	cbnz	r3, 8011664 <_fflush_r+0x10>
 801165e:	2500      	movs	r5, #0
 8011660:	4628      	mov	r0, r5
 8011662:	bd38      	pop	{r3, r4, r5, pc}
 8011664:	b118      	cbz	r0, 801166e <_fflush_r+0x1a>
 8011666:	6983      	ldr	r3, [r0, #24]
 8011668:	b90b      	cbnz	r3, 801166e <_fflush_r+0x1a>
 801166a:	f000 f887 	bl	801177c <__sinit>
 801166e:	4b14      	ldr	r3, [pc, #80]	; (80116c0 <_fflush_r+0x6c>)
 8011670:	429c      	cmp	r4, r3
 8011672:	d11b      	bne.n	80116ac <_fflush_r+0x58>
 8011674:	686c      	ldr	r4, [r5, #4]
 8011676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801167a:	2b00      	cmp	r3, #0
 801167c:	d0ef      	beq.n	801165e <_fflush_r+0xa>
 801167e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011680:	07d0      	lsls	r0, r2, #31
 8011682:	d404      	bmi.n	801168e <_fflush_r+0x3a>
 8011684:	0599      	lsls	r1, r3, #22
 8011686:	d402      	bmi.n	801168e <_fflush_r+0x3a>
 8011688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801168a:	f7ff fcf8 	bl	801107e <__retarget_lock_acquire_recursive>
 801168e:	4628      	mov	r0, r5
 8011690:	4621      	mov	r1, r4
 8011692:	f7ff ff59 	bl	8011548 <__sflush_r>
 8011696:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011698:	07da      	lsls	r2, r3, #31
 801169a:	4605      	mov	r5, r0
 801169c:	d4e0      	bmi.n	8011660 <_fflush_r+0xc>
 801169e:	89a3      	ldrh	r3, [r4, #12]
 80116a0:	059b      	lsls	r3, r3, #22
 80116a2:	d4dd      	bmi.n	8011660 <_fflush_r+0xc>
 80116a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80116a6:	f7ff fceb 	bl	8011080 <__retarget_lock_release_recursive>
 80116aa:	e7d9      	b.n	8011660 <_fflush_r+0xc>
 80116ac:	4b05      	ldr	r3, [pc, #20]	; (80116c4 <_fflush_r+0x70>)
 80116ae:	429c      	cmp	r4, r3
 80116b0:	d101      	bne.n	80116b6 <_fflush_r+0x62>
 80116b2:	68ac      	ldr	r4, [r5, #8]
 80116b4:	e7df      	b.n	8011676 <_fflush_r+0x22>
 80116b6:	4b04      	ldr	r3, [pc, #16]	; (80116c8 <_fflush_r+0x74>)
 80116b8:	429c      	cmp	r4, r3
 80116ba:	bf08      	it	eq
 80116bc:	68ec      	ldreq	r4, [r5, #12]
 80116be:	e7da      	b.n	8011676 <_fflush_r+0x22>
 80116c0:	0802afec 	.word	0x0802afec
 80116c4:	0802b00c 	.word	0x0802b00c
 80116c8:	0802afcc 	.word	0x0802afcc

080116cc <std>:
 80116cc:	2300      	movs	r3, #0
 80116ce:	b510      	push	{r4, lr}
 80116d0:	4604      	mov	r4, r0
 80116d2:	e9c0 3300 	strd	r3, r3, [r0]
 80116d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80116da:	6083      	str	r3, [r0, #8]
 80116dc:	8181      	strh	r1, [r0, #12]
 80116de:	6643      	str	r3, [r0, #100]	; 0x64
 80116e0:	81c2      	strh	r2, [r0, #14]
 80116e2:	6183      	str	r3, [r0, #24]
 80116e4:	4619      	mov	r1, r3
 80116e6:	2208      	movs	r2, #8
 80116e8:	305c      	adds	r0, #92	; 0x5c
 80116ea:	f7fd fb5f 	bl	800edac <memset>
 80116ee:	4b05      	ldr	r3, [pc, #20]	; (8011704 <std+0x38>)
 80116f0:	6263      	str	r3, [r4, #36]	; 0x24
 80116f2:	4b05      	ldr	r3, [pc, #20]	; (8011708 <std+0x3c>)
 80116f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80116f6:	4b05      	ldr	r3, [pc, #20]	; (801170c <std+0x40>)
 80116f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80116fa:	4b05      	ldr	r3, [pc, #20]	; (8011710 <std+0x44>)
 80116fc:	6224      	str	r4, [r4, #32]
 80116fe:	6323      	str	r3, [r4, #48]	; 0x30
 8011700:	bd10      	pop	{r4, pc}
 8011702:	bf00      	nop
 8011704:	08011a09 	.word	0x08011a09
 8011708:	08011a2b 	.word	0x08011a2b
 801170c:	08011a63 	.word	0x08011a63
 8011710:	08011a87 	.word	0x08011a87

08011714 <_cleanup_r>:
 8011714:	4901      	ldr	r1, [pc, #4]	; (801171c <_cleanup_r+0x8>)
 8011716:	f000 b8af 	b.w	8011878 <_fwalk_reent>
 801171a:	bf00      	nop
 801171c:	08011655 	.word	0x08011655

08011720 <__sfmoreglue>:
 8011720:	b570      	push	{r4, r5, r6, lr}
 8011722:	2268      	movs	r2, #104	; 0x68
 8011724:	1e4d      	subs	r5, r1, #1
 8011726:	4355      	muls	r5, r2
 8011728:	460e      	mov	r6, r1
 801172a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801172e:	f7fd fbb1 	bl	800ee94 <_malloc_r>
 8011732:	4604      	mov	r4, r0
 8011734:	b140      	cbz	r0, 8011748 <__sfmoreglue+0x28>
 8011736:	2100      	movs	r1, #0
 8011738:	e9c0 1600 	strd	r1, r6, [r0]
 801173c:	300c      	adds	r0, #12
 801173e:	60a0      	str	r0, [r4, #8]
 8011740:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011744:	f7fd fb32 	bl	800edac <memset>
 8011748:	4620      	mov	r0, r4
 801174a:	bd70      	pop	{r4, r5, r6, pc}

0801174c <__sfp_lock_acquire>:
 801174c:	4801      	ldr	r0, [pc, #4]	; (8011754 <__sfp_lock_acquire+0x8>)
 801174e:	f7ff bc96 	b.w	801107e <__retarget_lock_acquire_recursive>
 8011752:	bf00      	nop
 8011754:	2000556d 	.word	0x2000556d

08011758 <__sfp_lock_release>:
 8011758:	4801      	ldr	r0, [pc, #4]	; (8011760 <__sfp_lock_release+0x8>)
 801175a:	f7ff bc91 	b.w	8011080 <__retarget_lock_release_recursive>
 801175e:	bf00      	nop
 8011760:	2000556d 	.word	0x2000556d

08011764 <__sinit_lock_acquire>:
 8011764:	4801      	ldr	r0, [pc, #4]	; (801176c <__sinit_lock_acquire+0x8>)
 8011766:	f7ff bc8a 	b.w	801107e <__retarget_lock_acquire_recursive>
 801176a:	bf00      	nop
 801176c:	2000556e 	.word	0x2000556e

08011770 <__sinit_lock_release>:
 8011770:	4801      	ldr	r0, [pc, #4]	; (8011778 <__sinit_lock_release+0x8>)
 8011772:	f7ff bc85 	b.w	8011080 <__retarget_lock_release_recursive>
 8011776:	bf00      	nop
 8011778:	2000556e 	.word	0x2000556e

0801177c <__sinit>:
 801177c:	b510      	push	{r4, lr}
 801177e:	4604      	mov	r4, r0
 8011780:	f7ff fff0 	bl	8011764 <__sinit_lock_acquire>
 8011784:	69a3      	ldr	r3, [r4, #24]
 8011786:	b11b      	cbz	r3, 8011790 <__sinit+0x14>
 8011788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801178c:	f7ff bff0 	b.w	8011770 <__sinit_lock_release>
 8011790:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011794:	6523      	str	r3, [r4, #80]	; 0x50
 8011796:	4b13      	ldr	r3, [pc, #76]	; (80117e4 <__sinit+0x68>)
 8011798:	4a13      	ldr	r2, [pc, #76]	; (80117e8 <__sinit+0x6c>)
 801179a:	681b      	ldr	r3, [r3, #0]
 801179c:	62a2      	str	r2, [r4, #40]	; 0x28
 801179e:	42a3      	cmp	r3, r4
 80117a0:	bf04      	itt	eq
 80117a2:	2301      	moveq	r3, #1
 80117a4:	61a3      	streq	r3, [r4, #24]
 80117a6:	4620      	mov	r0, r4
 80117a8:	f000 f820 	bl	80117ec <__sfp>
 80117ac:	6060      	str	r0, [r4, #4]
 80117ae:	4620      	mov	r0, r4
 80117b0:	f000 f81c 	bl	80117ec <__sfp>
 80117b4:	60a0      	str	r0, [r4, #8]
 80117b6:	4620      	mov	r0, r4
 80117b8:	f000 f818 	bl	80117ec <__sfp>
 80117bc:	2200      	movs	r2, #0
 80117be:	60e0      	str	r0, [r4, #12]
 80117c0:	2104      	movs	r1, #4
 80117c2:	6860      	ldr	r0, [r4, #4]
 80117c4:	f7ff ff82 	bl	80116cc <std>
 80117c8:	68a0      	ldr	r0, [r4, #8]
 80117ca:	2201      	movs	r2, #1
 80117cc:	2109      	movs	r1, #9
 80117ce:	f7ff ff7d 	bl	80116cc <std>
 80117d2:	68e0      	ldr	r0, [r4, #12]
 80117d4:	2202      	movs	r2, #2
 80117d6:	2112      	movs	r1, #18
 80117d8:	f7ff ff78 	bl	80116cc <std>
 80117dc:	2301      	movs	r3, #1
 80117de:	61a3      	str	r3, [r4, #24]
 80117e0:	e7d2      	b.n	8011788 <__sinit+0xc>
 80117e2:	bf00      	nop
 80117e4:	0802ac50 	.word	0x0802ac50
 80117e8:	08011715 	.word	0x08011715

080117ec <__sfp>:
 80117ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117ee:	4607      	mov	r7, r0
 80117f0:	f7ff ffac 	bl	801174c <__sfp_lock_acquire>
 80117f4:	4b1e      	ldr	r3, [pc, #120]	; (8011870 <__sfp+0x84>)
 80117f6:	681e      	ldr	r6, [r3, #0]
 80117f8:	69b3      	ldr	r3, [r6, #24]
 80117fa:	b913      	cbnz	r3, 8011802 <__sfp+0x16>
 80117fc:	4630      	mov	r0, r6
 80117fe:	f7ff ffbd 	bl	801177c <__sinit>
 8011802:	3648      	adds	r6, #72	; 0x48
 8011804:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011808:	3b01      	subs	r3, #1
 801180a:	d503      	bpl.n	8011814 <__sfp+0x28>
 801180c:	6833      	ldr	r3, [r6, #0]
 801180e:	b30b      	cbz	r3, 8011854 <__sfp+0x68>
 8011810:	6836      	ldr	r6, [r6, #0]
 8011812:	e7f7      	b.n	8011804 <__sfp+0x18>
 8011814:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011818:	b9d5      	cbnz	r5, 8011850 <__sfp+0x64>
 801181a:	4b16      	ldr	r3, [pc, #88]	; (8011874 <__sfp+0x88>)
 801181c:	60e3      	str	r3, [r4, #12]
 801181e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011822:	6665      	str	r5, [r4, #100]	; 0x64
 8011824:	f7ff fc2a 	bl	801107c <__retarget_lock_init_recursive>
 8011828:	f7ff ff96 	bl	8011758 <__sfp_lock_release>
 801182c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011830:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011834:	6025      	str	r5, [r4, #0]
 8011836:	61a5      	str	r5, [r4, #24]
 8011838:	2208      	movs	r2, #8
 801183a:	4629      	mov	r1, r5
 801183c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011840:	f7fd fab4 	bl	800edac <memset>
 8011844:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011848:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801184c:	4620      	mov	r0, r4
 801184e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011850:	3468      	adds	r4, #104	; 0x68
 8011852:	e7d9      	b.n	8011808 <__sfp+0x1c>
 8011854:	2104      	movs	r1, #4
 8011856:	4638      	mov	r0, r7
 8011858:	f7ff ff62 	bl	8011720 <__sfmoreglue>
 801185c:	4604      	mov	r4, r0
 801185e:	6030      	str	r0, [r6, #0]
 8011860:	2800      	cmp	r0, #0
 8011862:	d1d5      	bne.n	8011810 <__sfp+0x24>
 8011864:	f7ff ff78 	bl	8011758 <__sfp_lock_release>
 8011868:	230c      	movs	r3, #12
 801186a:	603b      	str	r3, [r7, #0]
 801186c:	e7ee      	b.n	801184c <__sfp+0x60>
 801186e:	bf00      	nop
 8011870:	0802ac50 	.word	0x0802ac50
 8011874:	ffff0001 	.word	0xffff0001

08011878 <_fwalk_reent>:
 8011878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801187c:	4606      	mov	r6, r0
 801187e:	4688      	mov	r8, r1
 8011880:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011884:	2700      	movs	r7, #0
 8011886:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801188a:	f1b9 0901 	subs.w	r9, r9, #1
 801188e:	d505      	bpl.n	801189c <_fwalk_reent+0x24>
 8011890:	6824      	ldr	r4, [r4, #0]
 8011892:	2c00      	cmp	r4, #0
 8011894:	d1f7      	bne.n	8011886 <_fwalk_reent+0xe>
 8011896:	4638      	mov	r0, r7
 8011898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801189c:	89ab      	ldrh	r3, [r5, #12]
 801189e:	2b01      	cmp	r3, #1
 80118a0:	d907      	bls.n	80118b2 <_fwalk_reent+0x3a>
 80118a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80118a6:	3301      	adds	r3, #1
 80118a8:	d003      	beq.n	80118b2 <_fwalk_reent+0x3a>
 80118aa:	4629      	mov	r1, r5
 80118ac:	4630      	mov	r0, r6
 80118ae:	47c0      	blx	r8
 80118b0:	4307      	orrs	r7, r0
 80118b2:	3568      	adds	r5, #104	; 0x68
 80118b4:	e7e9      	b.n	801188a <_fwalk_reent+0x12>

080118b6 <__swhatbuf_r>:
 80118b6:	b570      	push	{r4, r5, r6, lr}
 80118b8:	460e      	mov	r6, r1
 80118ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118be:	2900      	cmp	r1, #0
 80118c0:	b096      	sub	sp, #88	; 0x58
 80118c2:	4614      	mov	r4, r2
 80118c4:	461d      	mov	r5, r3
 80118c6:	da08      	bge.n	80118da <__swhatbuf_r+0x24>
 80118c8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80118cc:	2200      	movs	r2, #0
 80118ce:	602a      	str	r2, [r5, #0]
 80118d0:	061a      	lsls	r2, r3, #24
 80118d2:	d410      	bmi.n	80118f6 <__swhatbuf_r+0x40>
 80118d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80118d8:	e00e      	b.n	80118f8 <__swhatbuf_r+0x42>
 80118da:	466a      	mov	r2, sp
 80118dc:	f000 f8fa 	bl	8011ad4 <_fstat_r>
 80118e0:	2800      	cmp	r0, #0
 80118e2:	dbf1      	blt.n	80118c8 <__swhatbuf_r+0x12>
 80118e4:	9a01      	ldr	r2, [sp, #4]
 80118e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80118ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80118ee:	425a      	negs	r2, r3
 80118f0:	415a      	adcs	r2, r3
 80118f2:	602a      	str	r2, [r5, #0]
 80118f4:	e7ee      	b.n	80118d4 <__swhatbuf_r+0x1e>
 80118f6:	2340      	movs	r3, #64	; 0x40
 80118f8:	2000      	movs	r0, #0
 80118fa:	6023      	str	r3, [r4, #0]
 80118fc:	b016      	add	sp, #88	; 0x58
 80118fe:	bd70      	pop	{r4, r5, r6, pc}

08011900 <__smakebuf_r>:
 8011900:	898b      	ldrh	r3, [r1, #12]
 8011902:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011904:	079d      	lsls	r5, r3, #30
 8011906:	4606      	mov	r6, r0
 8011908:	460c      	mov	r4, r1
 801190a:	d507      	bpl.n	801191c <__smakebuf_r+0x1c>
 801190c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011910:	6023      	str	r3, [r4, #0]
 8011912:	6123      	str	r3, [r4, #16]
 8011914:	2301      	movs	r3, #1
 8011916:	6163      	str	r3, [r4, #20]
 8011918:	b002      	add	sp, #8
 801191a:	bd70      	pop	{r4, r5, r6, pc}
 801191c:	ab01      	add	r3, sp, #4
 801191e:	466a      	mov	r2, sp
 8011920:	f7ff ffc9 	bl	80118b6 <__swhatbuf_r>
 8011924:	9900      	ldr	r1, [sp, #0]
 8011926:	4605      	mov	r5, r0
 8011928:	4630      	mov	r0, r6
 801192a:	f7fd fab3 	bl	800ee94 <_malloc_r>
 801192e:	b948      	cbnz	r0, 8011944 <__smakebuf_r+0x44>
 8011930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011934:	059a      	lsls	r2, r3, #22
 8011936:	d4ef      	bmi.n	8011918 <__smakebuf_r+0x18>
 8011938:	f023 0303 	bic.w	r3, r3, #3
 801193c:	f043 0302 	orr.w	r3, r3, #2
 8011940:	81a3      	strh	r3, [r4, #12]
 8011942:	e7e3      	b.n	801190c <__smakebuf_r+0xc>
 8011944:	4b0d      	ldr	r3, [pc, #52]	; (801197c <__smakebuf_r+0x7c>)
 8011946:	62b3      	str	r3, [r6, #40]	; 0x28
 8011948:	89a3      	ldrh	r3, [r4, #12]
 801194a:	6020      	str	r0, [r4, #0]
 801194c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011950:	81a3      	strh	r3, [r4, #12]
 8011952:	9b00      	ldr	r3, [sp, #0]
 8011954:	6163      	str	r3, [r4, #20]
 8011956:	9b01      	ldr	r3, [sp, #4]
 8011958:	6120      	str	r0, [r4, #16]
 801195a:	b15b      	cbz	r3, 8011974 <__smakebuf_r+0x74>
 801195c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011960:	4630      	mov	r0, r6
 8011962:	f000 f8c9 	bl	8011af8 <_isatty_r>
 8011966:	b128      	cbz	r0, 8011974 <__smakebuf_r+0x74>
 8011968:	89a3      	ldrh	r3, [r4, #12]
 801196a:	f023 0303 	bic.w	r3, r3, #3
 801196e:	f043 0301 	orr.w	r3, r3, #1
 8011972:	81a3      	strh	r3, [r4, #12]
 8011974:	89a0      	ldrh	r0, [r4, #12]
 8011976:	4305      	orrs	r5, r0
 8011978:	81a5      	strh	r5, [r4, #12]
 801197a:	e7cd      	b.n	8011918 <__smakebuf_r+0x18>
 801197c:	08011715 	.word	0x08011715

08011980 <_raise_r>:
 8011980:	291f      	cmp	r1, #31
 8011982:	b538      	push	{r3, r4, r5, lr}
 8011984:	4604      	mov	r4, r0
 8011986:	460d      	mov	r5, r1
 8011988:	d904      	bls.n	8011994 <_raise_r+0x14>
 801198a:	2316      	movs	r3, #22
 801198c:	6003      	str	r3, [r0, #0]
 801198e:	f04f 30ff 	mov.w	r0, #4294967295
 8011992:	bd38      	pop	{r3, r4, r5, pc}
 8011994:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011996:	b112      	cbz	r2, 801199e <_raise_r+0x1e>
 8011998:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801199c:	b94b      	cbnz	r3, 80119b2 <_raise_r+0x32>
 801199e:	4620      	mov	r0, r4
 80119a0:	f000 f830 	bl	8011a04 <_getpid_r>
 80119a4:	462a      	mov	r2, r5
 80119a6:	4601      	mov	r1, r0
 80119a8:	4620      	mov	r0, r4
 80119aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80119ae:	f000 b817 	b.w	80119e0 <_kill_r>
 80119b2:	2b01      	cmp	r3, #1
 80119b4:	d00a      	beq.n	80119cc <_raise_r+0x4c>
 80119b6:	1c59      	adds	r1, r3, #1
 80119b8:	d103      	bne.n	80119c2 <_raise_r+0x42>
 80119ba:	2316      	movs	r3, #22
 80119bc:	6003      	str	r3, [r0, #0]
 80119be:	2001      	movs	r0, #1
 80119c0:	e7e7      	b.n	8011992 <_raise_r+0x12>
 80119c2:	2400      	movs	r4, #0
 80119c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80119c8:	4628      	mov	r0, r5
 80119ca:	4798      	blx	r3
 80119cc:	2000      	movs	r0, #0
 80119ce:	e7e0      	b.n	8011992 <_raise_r+0x12>

080119d0 <raise>:
 80119d0:	4b02      	ldr	r3, [pc, #8]	; (80119dc <raise+0xc>)
 80119d2:	4601      	mov	r1, r0
 80119d4:	6818      	ldr	r0, [r3, #0]
 80119d6:	f7ff bfd3 	b.w	8011980 <_raise_r>
 80119da:	bf00      	nop
 80119dc:	20000eac 	.word	0x20000eac

080119e0 <_kill_r>:
 80119e0:	b538      	push	{r3, r4, r5, lr}
 80119e2:	4d07      	ldr	r5, [pc, #28]	; (8011a00 <_kill_r+0x20>)
 80119e4:	2300      	movs	r3, #0
 80119e6:	4604      	mov	r4, r0
 80119e8:	4608      	mov	r0, r1
 80119ea:	4611      	mov	r1, r2
 80119ec:	602b      	str	r3, [r5, #0]
 80119ee:	f000 fca9 	bl	8012344 <_kill>
 80119f2:	1c43      	adds	r3, r0, #1
 80119f4:	d102      	bne.n	80119fc <_kill_r+0x1c>
 80119f6:	682b      	ldr	r3, [r5, #0]
 80119f8:	b103      	cbz	r3, 80119fc <_kill_r+0x1c>
 80119fa:	6023      	str	r3, [r4, #0]
 80119fc:	bd38      	pop	{r3, r4, r5, pc}
 80119fe:	bf00      	nop
 8011a00:	20005568 	.word	0x20005568

08011a04 <_getpid_r>:
 8011a04:	f000 bc8e 	b.w	8012324 <_getpid>

08011a08 <__sread>:
 8011a08:	b510      	push	{r4, lr}
 8011a0a:	460c      	mov	r4, r1
 8011a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a10:	f000 f894 	bl	8011b3c <_read_r>
 8011a14:	2800      	cmp	r0, #0
 8011a16:	bfab      	itete	ge
 8011a18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011a1a:	89a3      	ldrhlt	r3, [r4, #12]
 8011a1c:	181b      	addge	r3, r3, r0
 8011a1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011a22:	bfac      	ite	ge
 8011a24:	6563      	strge	r3, [r4, #84]	; 0x54
 8011a26:	81a3      	strhlt	r3, [r4, #12]
 8011a28:	bd10      	pop	{r4, pc}

08011a2a <__swrite>:
 8011a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a2e:	461f      	mov	r7, r3
 8011a30:	898b      	ldrh	r3, [r1, #12]
 8011a32:	05db      	lsls	r3, r3, #23
 8011a34:	4605      	mov	r5, r0
 8011a36:	460c      	mov	r4, r1
 8011a38:	4616      	mov	r6, r2
 8011a3a:	d505      	bpl.n	8011a48 <__swrite+0x1e>
 8011a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a40:	2302      	movs	r3, #2
 8011a42:	2200      	movs	r2, #0
 8011a44:	f000 f868 	bl	8011b18 <_lseek_r>
 8011a48:	89a3      	ldrh	r3, [r4, #12]
 8011a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011a52:	81a3      	strh	r3, [r4, #12]
 8011a54:	4632      	mov	r2, r6
 8011a56:	463b      	mov	r3, r7
 8011a58:	4628      	mov	r0, r5
 8011a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a5e:	f000 b817 	b.w	8011a90 <_write_r>

08011a62 <__sseek>:
 8011a62:	b510      	push	{r4, lr}
 8011a64:	460c      	mov	r4, r1
 8011a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a6a:	f000 f855 	bl	8011b18 <_lseek_r>
 8011a6e:	1c43      	adds	r3, r0, #1
 8011a70:	89a3      	ldrh	r3, [r4, #12]
 8011a72:	bf15      	itete	ne
 8011a74:	6560      	strne	r0, [r4, #84]	; 0x54
 8011a76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011a7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011a7e:	81a3      	strheq	r3, [r4, #12]
 8011a80:	bf18      	it	ne
 8011a82:	81a3      	strhne	r3, [r4, #12]
 8011a84:	bd10      	pop	{r4, pc}

08011a86 <__sclose>:
 8011a86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a8a:	f000 b813 	b.w	8011ab4 <_close_r>
	...

08011a90 <_write_r>:
 8011a90:	b538      	push	{r3, r4, r5, lr}
 8011a92:	4d07      	ldr	r5, [pc, #28]	; (8011ab0 <_write_r+0x20>)
 8011a94:	4604      	mov	r4, r0
 8011a96:	4608      	mov	r0, r1
 8011a98:	4611      	mov	r1, r2
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	602a      	str	r2, [r5, #0]
 8011a9e:	461a      	mov	r2, r3
 8011aa0:	f000 fc68 	bl	8012374 <_write>
 8011aa4:	1c43      	adds	r3, r0, #1
 8011aa6:	d102      	bne.n	8011aae <_write_r+0x1e>
 8011aa8:	682b      	ldr	r3, [r5, #0]
 8011aaa:	b103      	cbz	r3, 8011aae <_write_r+0x1e>
 8011aac:	6023      	str	r3, [r4, #0]
 8011aae:	bd38      	pop	{r3, r4, r5, pc}
 8011ab0:	20005568 	.word	0x20005568

08011ab4 <_close_r>:
 8011ab4:	b538      	push	{r3, r4, r5, lr}
 8011ab6:	4d06      	ldr	r5, [pc, #24]	; (8011ad0 <_close_r+0x1c>)
 8011ab8:	2300      	movs	r3, #0
 8011aba:	4604      	mov	r4, r0
 8011abc:	4608      	mov	r0, r1
 8011abe:	602b      	str	r3, [r5, #0]
 8011ac0:	f000 fc20 	bl	8012304 <_close>
 8011ac4:	1c43      	adds	r3, r0, #1
 8011ac6:	d102      	bne.n	8011ace <_close_r+0x1a>
 8011ac8:	682b      	ldr	r3, [r5, #0]
 8011aca:	b103      	cbz	r3, 8011ace <_close_r+0x1a>
 8011acc:	6023      	str	r3, [r4, #0]
 8011ace:	bd38      	pop	{r3, r4, r5, pc}
 8011ad0:	20005568 	.word	0x20005568

08011ad4 <_fstat_r>:
 8011ad4:	b538      	push	{r3, r4, r5, lr}
 8011ad6:	4d07      	ldr	r5, [pc, #28]	; (8011af4 <_fstat_r+0x20>)
 8011ad8:	2300      	movs	r3, #0
 8011ada:	4604      	mov	r4, r0
 8011adc:	4608      	mov	r0, r1
 8011ade:	4611      	mov	r1, r2
 8011ae0:	602b      	str	r3, [r5, #0]
 8011ae2:	f000 fc17 	bl	8012314 <_fstat>
 8011ae6:	1c43      	adds	r3, r0, #1
 8011ae8:	d102      	bne.n	8011af0 <_fstat_r+0x1c>
 8011aea:	682b      	ldr	r3, [r5, #0]
 8011aec:	b103      	cbz	r3, 8011af0 <_fstat_r+0x1c>
 8011aee:	6023      	str	r3, [r4, #0]
 8011af0:	bd38      	pop	{r3, r4, r5, pc}
 8011af2:	bf00      	nop
 8011af4:	20005568 	.word	0x20005568

08011af8 <_isatty_r>:
 8011af8:	b538      	push	{r3, r4, r5, lr}
 8011afa:	4d06      	ldr	r5, [pc, #24]	; (8011b14 <_isatty_r+0x1c>)
 8011afc:	2300      	movs	r3, #0
 8011afe:	4604      	mov	r4, r0
 8011b00:	4608      	mov	r0, r1
 8011b02:	602b      	str	r3, [r5, #0]
 8011b04:	f000 fc16 	bl	8012334 <_isatty>
 8011b08:	1c43      	adds	r3, r0, #1
 8011b0a:	d102      	bne.n	8011b12 <_isatty_r+0x1a>
 8011b0c:	682b      	ldr	r3, [r5, #0]
 8011b0e:	b103      	cbz	r3, 8011b12 <_isatty_r+0x1a>
 8011b10:	6023      	str	r3, [r4, #0]
 8011b12:	bd38      	pop	{r3, r4, r5, pc}
 8011b14:	20005568 	.word	0x20005568

08011b18 <_lseek_r>:
 8011b18:	b538      	push	{r3, r4, r5, lr}
 8011b1a:	4d07      	ldr	r5, [pc, #28]	; (8011b38 <_lseek_r+0x20>)
 8011b1c:	4604      	mov	r4, r0
 8011b1e:	4608      	mov	r0, r1
 8011b20:	4611      	mov	r1, r2
 8011b22:	2200      	movs	r2, #0
 8011b24:	602a      	str	r2, [r5, #0]
 8011b26:	461a      	mov	r2, r3
 8011b28:	f000 fc14 	bl	8012354 <_lseek>
 8011b2c:	1c43      	adds	r3, r0, #1
 8011b2e:	d102      	bne.n	8011b36 <_lseek_r+0x1e>
 8011b30:	682b      	ldr	r3, [r5, #0]
 8011b32:	b103      	cbz	r3, 8011b36 <_lseek_r+0x1e>
 8011b34:	6023      	str	r3, [r4, #0]
 8011b36:	bd38      	pop	{r3, r4, r5, pc}
 8011b38:	20005568 	.word	0x20005568

08011b3c <_read_r>:
 8011b3c:	b538      	push	{r3, r4, r5, lr}
 8011b3e:	4d07      	ldr	r5, [pc, #28]	; (8011b5c <_read_r+0x20>)
 8011b40:	4604      	mov	r4, r0
 8011b42:	4608      	mov	r0, r1
 8011b44:	4611      	mov	r1, r2
 8011b46:	2200      	movs	r2, #0
 8011b48:	602a      	str	r2, [r5, #0]
 8011b4a:	461a      	mov	r2, r3
 8011b4c:	f000 fc0a 	bl	8012364 <_read>
 8011b50:	1c43      	adds	r3, r0, #1
 8011b52:	d102      	bne.n	8011b5a <_read_r+0x1e>
 8011b54:	682b      	ldr	r3, [r5, #0]
 8011b56:	b103      	cbz	r3, 8011b5a <_read_r+0x1e>
 8011b58:	6023      	str	r3, [r4, #0]
 8011b5a:	bd38      	pop	{r3, r4, r5, pc}
 8011b5c:	20005568 	.word	0x20005568

08011b60 <powf>:
 8011b60:	b508      	push	{r3, lr}
 8011b62:	ed2d 8b04 	vpush	{d8-d9}
 8011b66:	eeb0 8a60 	vmov.f32	s16, s1
 8011b6a:	eeb0 9a40 	vmov.f32	s18, s0
 8011b6e:	f000 f84f 	bl	8011c10 <__ieee754_powf>
 8011b72:	eeb4 8a48 	vcmp.f32	s16, s16
 8011b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b7a:	eef0 8a40 	vmov.f32	s17, s0
 8011b7e:	d63e      	bvs.n	8011bfe <powf+0x9e>
 8011b80:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8011b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b88:	d112      	bne.n	8011bb0 <powf+0x50>
 8011b8a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b92:	d039      	beq.n	8011c08 <powf+0xa8>
 8011b94:	eeb0 0a48 	vmov.f32	s0, s16
 8011b98:	f000 fb35 	bl	8012206 <finitef>
 8011b9c:	b378      	cbz	r0, 8011bfe <powf+0x9e>
 8011b9e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba6:	d52a      	bpl.n	8011bfe <powf+0x9e>
 8011ba8:	f7fd f8c0 	bl	800ed2c <__errno>
 8011bac:	2322      	movs	r3, #34	; 0x22
 8011bae:	e014      	b.n	8011bda <powf+0x7a>
 8011bb0:	f000 fb29 	bl	8012206 <finitef>
 8011bb4:	b998      	cbnz	r0, 8011bde <powf+0x7e>
 8011bb6:	eeb0 0a49 	vmov.f32	s0, s18
 8011bba:	f000 fb24 	bl	8012206 <finitef>
 8011bbe:	b170      	cbz	r0, 8011bde <powf+0x7e>
 8011bc0:	eeb0 0a48 	vmov.f32	s0, s16
 8011bc4:	f000 fb1f 	bl	8012206 <finitef>
 8011bc8:	b148      	cbz	r0, 8011bde <powf+0x7e>
 8011bca:	eef4 8a68 	vcmp.f32	s17, s17
 8011bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bd2:	d7e9      	bvc.n	8011ba8 <powf+0x48>
 8011bd4:	f7fd f8aa 	bl	800ed2c <__errno>
 8011bd8:	2321      	movs	r3, #33	; 0x21
 8011bda:	6003      	str	r3, [r0, #0]
 8011bdc:	e00f      	b.n	8011bfe <powf+0x9e>
 8011bde:	eef5 8a40 	vcmp.f32	s17, #0.0
 8011be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be6:	d10a      	bne.n	8011bfe <powf+0x9e>
 8011be8:	eeb0 0a49 	vmov.f32	s0, s18
 8011bec:	f000 fb0b 	bl	8012206 <finitef>
 8011bf0:	b128      	cbz	r0, 8011bfe <powf+0x9e>
 8011bf2:	eeb0 0a48 	vmov.f32	s0, s16
 8011bf6:	f000 fb06 	bl	8012206 <finitef>
 8011bfa:	2800      	cmp	r0, #0
 8011bfc:	d1d4      	bne.n	8011ba8 <powf+0x48>
 8011bfe:	eeb0 0a68 	vmov.f32	s0, s17
 8011c02:	ecbd 8b04 	vpop	{d8-d9}
 8011c06:	bd08      	pop	{r3, pc}
 8011c08:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8011c0c:	e7f7      	b.n	8011bfe <powf+0x9e>
	...

08011c10 <__ieee754_powf>:
 8011c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c14:	ee10 4a90 	vmov	r4, s1
 8011c18:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8011c1c:	ed2d 8b02 	vpush	{d8}
 8011c20:	ee10 6a10 	vmov	r6, s0
 8011c24:	eeb0 8a40 	vmov.f32	s16, s0
 8011c28:	eef0 8a60 	vmov.f32	s17, s1
 8011c2c:	d10c      	bne.n	8011c48 <__ieee754_powf+0x38>
 8011c2e:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8011c32:	0076      	lsls	r6, r6, #1
 8011c34:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8011c38:	f240 8296 	bls.w	8012168 <__ieee754_powf+0x558>
 8011c3c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8011c40:	ecbd 8b02 	vpop	{d8}
 8011c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c48:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8011c4c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8011c50:	dcf4      	bgt.n	8011c3c <__ieee754_powf+0x2c>
 8011c52:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8011c56:	dd08      	ble.n	8011c6a <__ieee754_powf+0x5a>
 8011c58:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8011c5c:	d1ee      	bne.n	8011c3c <__ieee754_powf+0x2c>
 8011c5e:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8011c62:	0064      	lsls	r4, r4, #1
 8011c64:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8011c68:	e7e6      	b.n	8011c38 <__ieee754_powf+0x28>
 8011c6a:	2e00      	cmp	r6, #0
 8011c6c:	da20      	bge.n	8011cb0 <__ieee754_powf+0xa0>
 8011c6e:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8011c72:	da2d      	bge.n	8011cd0 <__ieee754_powf+0xc0>
 8011c74:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8011c78:	f2c0 827f 	blt.w	801217a <__ieee754_powf+0x56a>
 8011c7c:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8011c80:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8011c84:	fa48 f703 	asr.w	r7, r8, r3
 8011c88:	fa07 f303 	lsl.w	r3, r7, r3
 8011c8c:	4543      	cmp	r3, r8
 8011c8e:	f040 8274 	bne.w	801217a <__ieee754_powf+0x56a>
 8011c92:	f007 0701 	and.w	r7, r7, #1
 8011c96:	f1c7 0702 	rsb	r7, r7, #2
 8011c9a:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8011c9e:	d11f      	bne.n	8011ce0 <__ieee754_powf+0xd0>
 8011ca0:	2c00      	cmp	r4, #0
 8011ca2:	f280 8267 	bge.w	8012174 <__ieee754_powf+0x564>
 8011ca6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011caa:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8011cae:	e7c7      	b.n	8011c40 <__ieee754_powf+0x30>
 8011cb0:	2700      	movs	r7, #0
 8011cb2:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8011cb6:	d1f0      	bne.n	8011c9a <__ieee754_powf+0x8a>
 8011cb8:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8011cbc:	f000 8254 	beq.w	8012168 <__ieee754_powf+0x558>
 8011cc0:	dd08      	ble.n	8011cd4 <__ieee754_powf+0xc4>
 8011cc2:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8011fcc <__ieee754_powf+0x3bc>
 8011cc6:	2c00      	cmp	r4, #0
 8011cc8:	bfa8      	it	ge
 8011cca:	eeb0 0a68 	vmovge.f32	s0, s17
 8011cce:	e7b7      	b.n	8011c40 <__ieee754_powf+0x30>
 8011cd0:	2702      	movs	r7, #2
 8011cd2:	e7ee      	b.n	8011cb2 <__ieee754_powf+0xa2>
 8011cd4:	2c00      	cmp	r4, #0
 8011cd6:	f280 824a 	bge.w	801216e <__ieee754_powf+0x55e>
 8011cda:	eeb1 0a68 	vneg.f32	s0, s17
 8011cde:	e7af      	b.n	8011c40 <__ieee754_powf+0x30>
 8011ce0:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8011ce4:	d102      	bne.n	8011cec <__ieee754_powf+0xdc>
 8011ce6:	ee28 0a08 	vmul.f32	s0, s16, s16
 8011cea:	e7a9      	b.n	8011c40 <__ieee754_powf+0x30>
 8011cec:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8011cf0:	eeb0 0a48 	vmov.f32	s0, s16
 8011cf4:	d107      	bne.n	8011d06 <__ieee754_powf+0xf6>
 8011cf6:	2e00      	cmp	r6, #0
 8011cf8:	db05      	blt.n	8011d06 <__ieee754_powf+0xf6>
 8011cfa:	ecbd 8b02 	vpop	{d8}
 8011cfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d02:	f000 ba53 	b.w	80121ac <__ieee754_sqrtf>
 8011d06:	f000 fa77 	bl	80121f8 <fabsf>
 8011d0a:	b125      	cbz	r5, 8011d16 <__ieee754_powf+0x106>
 8011d0c:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8011d10:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8011d14:	d116      	bne.n	8011d44 <__ieee754_powf+0x134>
 8011d16:	2c00      	cmp	r4, #0
 8011d18:	bfbc      	itt	lt
 8011d1a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8011d1e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8011d22:	2e00      	cmp	r6, #0
 8011d24:	da8c      	bge.n	8011c40 <__ieee754_powf+0x30>
 8011d26:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8011d2a:	ea55 0307 	orrs.w	r3, r5, r7
 8011d2e:	d104      	bne.n	8011d3a <__ieee754_powf+0x12a>
 8011d30:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011d34:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8011d38:	e782      	b.n	8011c40 <__ieee754_powf+0x30>
 8011d3a:	2f01      	cmp	r7, #1
 8011d3c:	d180      	bne.n	8011c40 <__ieee754_powf+0x30>
 8011d3e:	eeb1 0a40 	vneg.f32	s0, s0
 8011d42:	e77d      	b.n	8011c40 <__ieee754_powf+0x30>
 8011d44:	0ff0      	lsrs	r0, r6, #31
 8011d46:	3801      	subs	r0, #1
 8011d48:	ea57 0300 	orrs.w	r3, r7, r0
 8011d4c:	d104      	bne.n	8011d58 <__ieee754_powf+0x148>
 8011d4e:	ee38 8a48 	vsub.f32	s16, s16, s16
 8011d52:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8011d56:	e773      	b.n	8011c40 <__ieee754_powf+0x30>
 8011d58:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8011d5c:	dd74      	ble.n	8011e48 <__ieee754_powf+0x238>
 8011d5e:	4b9c      	ldr	r3, [pc, #624]	; (8011fd0 <__ieee754_powf+0x3c0>)
 8011d60:	429d      	cmp	r5, r3
 8011d62:	dc08      	bgt.n	8011d76 <__ieee754_powf+0x166>
 8011d64:	2c00      	cmp	r4, #0
 8011d66:	da0b      	bge.n	8011d80 <__ieee754_powf+0x170>
 8011d68:	2000      	movs	r0, #0
 8011d6a:	ecbd 8b02 	vpop	{d8}
 8011d6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d72:	f000 ba3b 	b.w	80121ec <__math_oflowf>
 8011d76:	4b97      	ldr	r3, [pc, #604]	; (8011fd4 <__ieee754_powf+0x3c4>)
 8011d78:	429d      	cmp	r5, r3
 8011d7a:	dd08      	ble.n	8011d8e <__ieee754_powf+0x17e>
 8011d7c:	2c00      	cmp	r4, #0
 8011d7e:	dcf3      	bgt.n	8011d68 <__ieee754_powf+0x158>
 8011d80:	2000      	movs	r0, #0
 8011d82:	ecbd 8b02 	vpop	{d8}
 8011d86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d8a:	f000 ba29 	b.w	80121e0 <__math_uflowf>
 8011d8e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011d92:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011d96:	eddf 6a90 	vldr	s13, [pc, #576]	; 8011fd8 <__ieee754_powf+0x3c8>
 8011d9a:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8011d9e:	eee0 6a67 	vfms.f32	s13, s0, s15
 8011da2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011da6:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8011daa:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011db2:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8011fdc <__ieee754_powf+0x3cc>
 8011db6:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8011dba:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8011fe0 <__ieee754_powf+0x3d0>
 8011dbe:	eee0 7a07 	vfma.f32	s15, s0, s14
 8011dc2:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8011fe4 <__ieee754_powf+0x3d4>
 8011dc6:	eef0 6a67 	vmov.f32	s13, s15
 8011dca:	eee0 6a07 	vfma.f32	s13, s0, s14
 8011dce:	ee16 3a90 	vmov	r3, s13
 8011dd2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8011dd6:	f023 030f 	bic.w	r3, r3, #15
 8011dda:	ee00 3a90 	vmov	s1, r3
 8011dde:	eee0 0a47 	vfms.f32	s1, s0, s14
 8011de2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011de6:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8011dea:	f024 040f 	bic.w	r4, r4, #15
 8011dee:	ee07 4a10 	vmov	s14, r4
 8011df2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8011df6:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8011dfa:	ee07 3a90 	vmov	s15, r3
 8011dfe:	eee7 0a27 	vfma.f32	s1, s14, s15
 8011e02:	3f01      	subs	r7, #1
 8011e04:	ea57 0200 	orrs.w	r2, r7, r0
 8011e08:	ee07 4a10 	vmov	s14, r4
 8011e0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011e10:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8011e14:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8011e18:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8011e1c:	ee17 4a10 	vmov	r4, s14
 8011e20:	bf08      	it	eq
 8011e22:	eeb0 8a40 	vmoveq.f32	s16, s0
 8011e26:	2c00      	cmp	r4, #0
 8011e28:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8011e2c:	f340 817e 	ble.w	801212c <__ieee754_powf+0x51c>
 8011e30:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8011e34:	f340 80f8 	ble.w	8012028 <__ieee754_powf+0x418>
 8011e38:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e40:	bf4c      	ite	mi
 8011e42:	2001      	movmi	r0, #1
 8011e44:	2000      	movpl	r0, #0
 8011e46:	e790      	b.n	8011d6a <__ieee754_powf+0x15a>
 8011e48:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8011e4c:	bf01      	itttt	eq
 8011e4e:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8011fe8 <__ieee754_powf+0x3d8>
 8011e52:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8011e56:	f06f 0217 	mvneq.w	r2, #23
 8011e5a:	ee17 5a90 	vmoveq	r5, s15
 8011e5e:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8011e62:	bf18      	it	ne
 8011e64:	2200      	movne	r2, #0
 8011e66:	3b7f      	subs	r3, #127	; 0x7f
 8011e68:	4413      	add	r3, r2
 8011e6a:	4a60      	ldr	r2, [pc, #384]	; (8011fec <__ieee754_powf+0x3dc>)
 8011e6c:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8011e70:	4295      	cmp	r5, r2
 8011e72:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8011e76:	dd06      	ble.n	8011e86 <__ieee754_powf+0x276>
 8011e78:	4a5d      	ldr	r2, [pc, #372]	; (8011ff0 <__ieee754_powf+0x3e0>)
 8011e7a:	4295      	cmp	r5, r2
 8011e7c:	f340 80a4 	ble.w	8011fc8 <__ieee754_powf+0x3b8>
 8011e80:	3301      	adds	r3, #1
 8011e82:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8011e86:	2500      	movs	r5, #0
 8011e88:	4a5a      	ldr	r2, [pc, #360]	; (8011ff4 <__ieee754_powf+0x3e4>)
 8011e8a:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8011e8e:	ee07 1a90 	vmov	s15, r1
 8011e92:	ed92 7a00 	vldr	s14, [r2]
 8011e96:	4a58      	ldr	r2, [pc, #352]	; (8011ff8 <__ieee754_powf+0x3e8>)
 8011e98:	ee37 6a27 	vadd.f32	s12, s14, s15
 8011e9c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8011ea0:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8011ea4:	1049      	asrs	r1, r1, #1
 8011ea6:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8011eaa:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8011eae:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8011eb2:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8011eb6:	ee06 1a10 	vmov	s12, r1
 8011eba:	ee65 4a26 	vmul.f32	s9, s10, s13
 8011ebe:	ee36 7a47 	vsub.f32	s14, s12, s14
 8011ec2:	ee14 6a90 	vmov	r6, s9
 8011ec6:	4016      	ands	r6, r2
 8011ec8:	ee05 6a90 	vmov	s11, r6
 8011ecc:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8011ed0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011ed4:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8011ffc <__ieee754_powf+0x3ec>
 8011ed8:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8011edc:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8011ee0:	ee25 6a26 	vmul.f32	s12, s10, s13
 8011ee4:	eddf 6a46 	vldr	s13, [pc, #280]	; 8012000 <__ieee754_powf+0x3f0>
 8011ee8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011eec:	eddf 6a45 	vldr	s13, [pc, #276]	; 8012004 <__ieee754_powf+0x3f4>
 8011ef0:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011ef4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8011fd8 <__ieee754_powf+0x3c8>
 8011ef8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011efc:	eddf 6a42 	vldr	s13, [pc, #264]	; 8012008 <__ieee754_powf+0x3f8>
 8011f00:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011f04:	ed9f 7a41 	vldr	s14, [pc, #260]	; 801200c <__ieee754_powf+0x3fc>
 8011f08:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011f0c:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8011f10:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8011f14:	ee66 6a86 	vmul.f32	s13, s13, s12
 8011f18:	eee5 6a07 	vfma.f32	s13, s10, s14
 8011f1c:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8011f20:	eef0 7a45 	vmov.f32	s15, s10
 8011f24:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8011f28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011f2c:	ee17 1a90 	vmov	r1, s15
 8011f30:	4011      	ands	r1, r2
 8011f32:	ee07 1a90 	vmov	s15, r1
 8011f36:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8011f3a:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8011f3e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8011f42:	ee27 7a24 	vmul.f32	s14, s14, s9
 8011f46:	eea6 7a27 	vfma.f32	s14, s12, s15
 8011f4a:	eeb0 6a47 	vmov.f32	s12, s14
 8011f4e:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8011f52:	ee16 1a10 	vmov	r1, s12
 8011f56:	4011      	ands	r1, r2
 8011f58:	ee06 1a90 	vmov	s13, r1
 8011f5c:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8011f60:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8012010 <__ieee754_powf+0x400>
 8011f64:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8012014 <__ieee754_powf+0x404>
 8011f68:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011f6c:	ee06 1a10 	vmov	s12, r1
 8011f70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011f74:	eddf 7a28 	vldr	s15, [pc, #160]	; 8012018 <__ieee754_powf+0x408>
 8011f78:	4928      	ldr	r1, [pc, #160]	; (801201c <__ieee754_powf+0x40c>)
 8011f7a:	eea6 7a27 	vfma.f32	s14, s12, s15
 8011f7e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8011f82:	edd1 7a00 	vldr	s15, [r1]
 8011f86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011f8a:	ee07 3a90 	vmov	s15, r3
 8011f8e:	4b24      	ldr	r3, [pc, #144]	; (8012020 <__ieee754_powf+0x410>)
 8011f90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011f94:	eef0 7a47 	vmov.f32	s15, s14
 8011f98:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011f9c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8011fa0:	edd5 0a00 	vldr	s1, [r5]
 8011fa4:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8011fa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011fac:	ee17 3a90 	vmov	r3, s15
 8011fb0:	4013      	ands	r3, r2
 8011fb2:	ee07 3a90 	vmov	s15, r3
 8011fb6:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8011fba:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8011fbe:	eee6 6a65 	vfms.f32	s13, s12, s11
 8011fc2:	ee77 7a66 	vsub.f32	s15, s14, s13
 8011fc6:	e70e      	b.n	8011de6 <__ieee754_powf+0x1d6>
 8011fc8:	2501      	movs	r5, #1
 8011fca:	e75d      	b.n	8011e88 <__ieee754_powf+0x278>
 8011fcc:	00000000 	.word	0x00000000
 8011fd0:	3f7ffff3 	.word	0x3f7ffff3
 8011fd4:	3f800007 	.word	0x3f800007
 8011fd8:	3eaaaaab 	.word	0x3eaaaaab
 8011fdc:	3fb8aa3b 	.word	0x3fb8aa3b
 8011fe0:	36eca570 	.word	0x36eca570
 8011fe4:	3fb8aa00 	.word	0x3fb8aa00
 8011fe8:	4b800000 	.word	0x4b800000
 8011fec:	001cc471 	.word	0x001cc471
 8011ff0:	005db3d6 	.word	0x005db3d6
 8011ff4:	0802b02c 	.word	0x0802b02c
 8011ff8:	fffff000 	.word	0xfffff000
 8011ffc:	3e6c3255 	.word	0x3e6c3255
 8012000:	3e53f142 	.word	0x3e53f142
 8012004:	3e8ba305 	.word	0x3e8ba305
 8012008:	3edb6db7 	.word	0x3edb6db7
 801200c:	3f19999a 	.word	0x3f19999a
 8012010:	3f76384f 	.word	0x3f76384f
 8012014:	3f763800 	.word	0x3f763800
 8012018:	369dc3a0 	.word	0x369dc3a0
 801201c:	0802b03c 	.word	0x0802b03c
 8012020:	0802b034 	.word	0x0802b034
 8012024:	3338aa3c 	.word	0x3338aa3c
 8012028:	f040 8095 	bne.w	8012156 <__ieee754_powf+0x546>
 801202c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8012024 <__ieee754_powf+0x414>
 8012030:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012034:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8012038:	eef4 6ac7 	vcmpe.f32	s13, s14
 801203c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012040:	f73f aefa 	bgt.w	8011e38 <__ieee754_powf+0x228>
 8012044:	15db      	asrs	r3, r3, #23
 8012046:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801204a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801204e:	4103      	asrs	r3, r0
 8012050:	4423      	add	r3, r4
 8012052:	494b      	ldr	r1, [pc, #300]	; (8012180 <__ieee754_powf+0x570>)
 8012054:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012058:	3a7f      	subs	r2, #127	; 0x7f
 801205a:	4111      	asrs	r1, r2
 801205c:	ea23 0101 	bic.w	r1, r3, r1
 8012060:	ee07 1a10 	vmov	s14, r1
 8012064:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8012068:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801206c:	f1c2 0217 	rsb	r2, r2, #23
 8012070:	4110      	asrs	r0, r2
 8012072:	2c00      	cmp	r4, #0
 8012074:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012078:	bfb8      	it	lt
 801207a:	4240      	neglt	r0, r0
 801207c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8012080:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8012184 <__ieee754_powf+0x574>
 8012084:	eddf 6a40 	vldr	s13, [pc, #256]	; 8012188 <__ieee754_powf+0x578>
 8012088:	ee17 3a10 	vmov	r3, s14
 801208c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8012090:	f023 030f 	bic.w	r3, r3, #15
 8012094:	ee07 3a10 	vmov	s14, r3
 8012098:	ee77 7a67 	vsub.f32	s15, s14, s15
 801209c:	ee27 0a00 	vmul.f32	s0, s14, s0
 80120a0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80120a4:	eddf 7a39 	vldr	s15, [pc, #228]	; 801218c <__ieee754_powf+0x57c>
 80120a8:	eea0 0aa7 	vfma.f32	s0, s1, s15
 80120ac:	eef0 7a40 	vmov.f32	s15, s0
 80120b0:	eee7 7a26 	vfma.f32	s15, s14, s13
 80120b4:	eeb0 6a67 	vmov.f32	s12, s15
 80120b8:	eea7 6a66 	vfms.f32	s12, s14, s13
 80120bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80120c0:	ee30 0a46 	vsub.f32	s0, s0, s12
 80120c4:	eddf 6a32 	vldr	s13, [pc, #200]	; 8012190 <__ieee754_powf+0x580>
 80120c8:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8012194 <__ieee754_powf+0x584>
 80120cc:	eee7 6a06 	vfma.f32	s13, s14, s12
 80120d0:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8012198 <__ieee754_powf+0x588>
 80120d4:	eea6 6a87 	vfma.f32	s12, s13, s14
 80120d8:	eddf 6a30 	vldr	s13, [pc, #192]	; 801219c <__ieee754_powf+0x58c>
 80120dc:	eee6 6a07 	vfma.f32	s13, s12, s14
 80120e0:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80121a0 <__ieee754_powf+0x590>
 80120e4:	eea6 6a87 	vfma.f32	s12, s13, s14
 80120e8:	eef0 6a67 	vmov.f32	s13, s15
 80120ec:	eee6 6a47 	vfms.f32	s13, s12, s14
 80120f0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80120f4:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80120f8:	ee76 6ac7 	vsub.f32	s13, s13, s14
 80120fc:	eea7 0a80 	vfma.f32	s0, s15, s0
 8012100:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8012104:	ee37 0a40 	vsub.f32	s0, s14, s0
 8012108:	ee70 7a67 	vsub.f32	s15, s0, s15
 801210c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012110:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012114:	ee10 3a10 	vmov	r3, s0
 8012118:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801211c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012120:	da1f      	bge.n	8012162 <__ieee754_powf+0x552>
 8012122:	f000 f87d 	bl	8012220 <scalbnf>
 8012126:	ee20 0a08 	vmul.f32	s0, s0, s16
 801212a:	e589      	b.n	8011c40 <__ieee754_powf+0x30>
 801212c:	4a1d      	ldr	r2, [pc, #116]	; (80121a4 <__ieee754_powf+0x594>)
 801212e:	4293      	cmp	r3, r2
 8012130:	dd07      	ble.n	8012142 <__ieee754_powf+0x532>
 8012132:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801213a:	bf4c      	ite	mi
 801213c:	2001      	movmi	r0, #1
 801213e:	2000      	movpl	r0, #0
 8012140:	e61f      	b.n	8011d82 <__ieee754_powf+0x172>
 8012142:	d108      	bne.n	8012156 <__ieee754_powf+0x546>
 8012144:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012148:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801214c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012150:	f6ff af78 	blt.w	8012044 <__ieee754_powf+0x434>
 8012154:	e7ed      	b.n	8012132 <__ieee754_powf+0x522>
 8012156:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801215a:	f73f af73 	bgt.w	8012044 <__ieee754_powf+0x434>
 801215e:	2000      	movs	r0, #0
 8012160:	e78c      	b.n	801207c <__ieee754_powf+0x46c>
 8012162:	ee00 3a10 	vmov	s0, r3
 8012166:	e7de      	b.n	8012126 <__ieee754_powf+0x516>
 8012168:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801216c:	e568      	b.n	8011c40 <__ieee754_powf+0x30>
 801216e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80121a8 <__ieee754_powf+0x598>
 8012172:	e565      	b.n	8011c40 <__ieee754_powf+0x30>
 8012174:	eeb0 0a48 	vmov.f32	s0, s16
 8012178:	e562      	b.n	8011c40 <__ieee754_powf+0x30>
 801217a:	2700      	movs	r7, #0
 801217c:	e58d      	b.n	8011c9a <__ieee754_powf+0x8a>
 801217e:	bf00      	nop
 8012180:	007fffff 	.word	0x007fffff
 8012184:	35bfbe8c 	.word	0x35bfbe8c
 8012188:	3f317200 	.word	0x3f317200
 801218c:	3f317218 	.word	0x3f317218
 8012190:	b5ddea0e 	.word	0xb5ddea0e
 8012194:	3331bb4c 	.word	0x3331bb4c
 8012198:	388ab355 	.word	0x388ab355
 801219c:	bb360b61 	.word	0xbb360b61
 80121a0:	3e2aaaab 	.word	0x3e2aaaab
 80121a4:	43160000 	.word	0x43160000
 80121a8:	00000000 	.word	0x00000000

080121ac <__ieee754_sqrtf>:
 80121ac:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80121b0:	4770      	bx	lr

080121b2 <with_errnof>:
 80121b2:	b513      	push	{r0, r1, r4, lr}
 80121b4:	4604      	mov	r4, r0
 80121b6:	ed8d 0a01 	vstr	s0, [sp, #4]
 80121ba:	f7fc fdb7 	bl	800ed2c <__errno>
 80121be:	ed9d 0a01 	vldr	s0, [sp, #4]
 80121c2:	6004      	str	r4, [r0, #0]
 80121c4:	b002      	add	sp, #8
 80121c6:	bd10      	pop	{r4, pc}

080121c8 <xflowf>:
 80121c8:	b130      	cbz	r0, 80121d8 <xflowf+0x10>
 80121ca:	eef1 7a40 	vneg.f32	s15, s0
 80121ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 80121d2:	2022      	movs	r0, #34	; 0x22
 80121d4:	f7ff bfed 	b.w	80121b2 <with_errnof>
 80121d8:	eef0 7a40 	vmov.f32	s15, s0
 80121dc:	e7f7      	b.n	80121ce <xflowf+0x6>
	...

080121e0 <__math_uflowf>:
 80121e0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80121e8 <__math_uflowf+0x8>
 80121e4:	f7ff bff0 	b.w	80121c8 <xflowf>
 80121e8:	10000000 	.word	0x10000000

080121ec <__math_oflowf>:
 80121ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80121f4 <__math_oflowf+0x8>
 80121f0:	f7ff bfea 	b.w	80121c8 <xflowf>
 80121f4:	70000000 	.word	0x70000000

080121f8 <fabsf>:
 80121f8:	ee10 3a10 	vmov	r3, s0
 80121fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012200:	ee00 3a10 	vmov	s0, r3
 8012204:	4770      	bx	lr

08012206 <finitef>:
 8012206:	b082      	sub	sp, #8
 8012208:	ed8d 0a01 	vstr	s0, [sp, #4]
 801220c:	9801      	ldr	r0, [sp, #4]
 801220e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8012212:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8012216:	bfac      	ite	ge
 8012218:	2000      	movge	r0, #0
 801221a:	2001      	movlt	r0, #1
 801221c:	b002      	add	sp, #8
 801221e:	4770      	bx	lr

08012220 <scalbnf>:
 8012220:	ee10 3a10 	vmov	r3, s0
 8012224:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8012228:	d025      	beq.n	8012276 <scalbnf+0x56>
 801222a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801222e:	d302      	bcc.n	8012236 <scalbnf+0x16>
 8012230:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012234:	4770      	bx	lr
 8012236:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801223a:	d122      	bne.n	8012282 <scalbnf+0x62>
 801223c:	4b2a      	ldr	r3, [pc, #168]	; (80122e8 <scalbnf+0xc8>)
 801223e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80122ec <scalbnf+0xcc>
 8012242:	4298      	cmp	r0, r3
 8012244:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012248:	db16      	blt.n	8012278 <scalbnf+0x58>
 801224a:	ee10 3a10 	vmov	r3, s0
 801224e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012252:	3a19      	subs	r2, #25
 8012254:	4402      	add	r2, r0
 8012256:	2afe      	cmp	r2, #254	; 0xfe
 8012258:	dd15      	ble.n	8012286 <scalbnf+0x66>
 801225a:	ee10 3a10 	vmov	r3, s0
 801225e:	eddf 7a24 	vldr	s15, [pc, #144]	; 80122f0 <scalbnf+0xd0>
 8012262:	eddf 6a24 	vldr	s13, [pc, #144]	; 80122f4 <scalbnf+0xd4>
 8012266:	2b00      	cmp	r3, #0
 8012268:	eeb0 7a67 	vmov.f32	s14, s15
 801226c:	bfb8      	it	lt
 801226e:	eef0 7a66 	vmovlt.f32	s15, s13
 8012272:	ee27 0a27 	vmul.f32	s0, s14, s15
 8012276:	4770      	bx	lr
 8012278:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80122f8 <scalbnf+0xd8>
 801227c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012280:	4770      	bx	lr
 8012282:	0dd2      	lsrs	r2, r2, #23
 8012284:	e7e6      	b.n	8012254 <scalbnf+0x34>
 8012286:	2a00      	cmp	r2, #0
 8012288:	dd06      	ble.n	8012298 <scalbnf+0x78>
 801228a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801228e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8012292:	ee00 3a10 	vmov	s0, r3
 8012296:	4770      	bx	lr
 8012298:	f112 0f16 	cmn.w	r2, #22
 801229c:	da1a      	bge.n	80122d4 <scalbnf+0xb4>
 801229e:	f24c 3350 	movw	r3, #50000	; 0xc350
 80122a2:	4298      	cmp	r0, r3
 80122a4:	ee10 3a10 	vmov	r3, s0
 80122a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80122ac:	dd0a      	ble.n	80122c4 <scalbnf+0xa4>
 80122ae:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80122f0 <scalbnf+0xd0>
 80122b2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80122f4 <scalbnf+0xd4>
 80122b6:	eef0 7a40 	vmov.f32	s15, s0
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	bf18      	it	ne
 80122be:	eeb0 0a47 	vmovne.f32	s0, s14
 80122c2:	e7db      	b.n	801227c <scalbnf+0x5c>
 80122c4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80122f8 <scalbnf+0xd8>
 80122c8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80122fc <scalbnf+0xdc>
 80122cc:	eef0 7a40 	vmov.f32	s15, s0
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	e7f3      	b.n	80122bc <scalbnf+0x9c>
 80122d4:	3219      	adds	r2, #25
 80122d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80122da:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80122de:	eddf 7a08 	vldr	s15, [pc, #32]	; 8012300 <scalbnf+0xe0>
 80122e2:	ee07 3a10 	vmov	s14, r3
 80122e6:	e7c4      	b.n	8012272 <scalbnf+0x52>
 80122e8:	ffff3cb0 	.word	0xffff3cb0
 80122ec:	4c000000 	.word	0x4c000000
 80122f0:	7149f2ca 	.word	0x7149f2ca
 80122f4:	f149f2ca 	.word	0xf149f2ca
 80122f8:	0da24260 	.word	0x0da24260
 80122fc:	8da24260 	.word	0x8da24260
 8012300:	33000000 	.word	0x33000000

08012304 <_close>:
 8012304:	4b02      	ldr	r3, [pc, #8]	; (8012310 <_close+0xc>)
 8012306:	2258      	movs	r2, #88	; 0x58
 8012308:	601a      	str	r2, [r3, #0]
 801230a:	f04f 30ff 	mov.w	r0, #4294967295
 801230e:	4770      	bx	lr
 8012310:	20005568 	.word	0x20005568

08012314 <_fstat>:
 8012314:	4b02      	ldr	r3, [pc, #8]	; (8012320 <_fstat+0xc>)
 8012316:	2258      	movs	r2, #88	; 0x58
 8012318:	601a      	str	r2, [r3, #0]
 801231a:	f04f 30ff 	mov.w	r0, #4294967295
 801231e:	4770      	bx	lr
 8012320:	20005568 	.word	0x20005568

08012324 <_getpid>:
 8012324:	4b02      	ldr	r3, [pc, #8]	; (8012330 <_getpid+0xc>)
 8012326:	2258      	movs	r2, #88	; 0x58
 8012328:	601a      	str	r2, [r3, #0]
 801232a:	f04f 30ff 	mov.w	r0, #4294967295
 801232e:	4770      	bx	lr
 8012330:	20005568 	.word	0x20005568

08012334 <_isatty>:
 8012334:	4b02      	ldr	r3, [pc, #8]	; (8012340 <_isatty+0xc>)
 8012336:	2258      	movs	r2, #88	; 0x58
 8012338:	601a      	str	r2, [r3, #0]
 801233a:	2000      	movs	r0, #0
 801233c:	4770      	bx	lr
 801233e:	bf00      	nop
 8012340:	20005568 	.word	0x20005568

08012344 <_kill>:
 8012344:	4b02      	ldr	r3, [pc, #8]	; (8012350 <_kill+0xc>)
 8012346:	2258      	movs	r2, #88	; 0x58
 8012348:	601a      	str	r2, [r3, #0]
 801234a:	f04f 30ff 	mov.w	r0, #4294967295
 801234e:	4770      	bx	lr
 8012350:	20005568 	.word	0x20005568

08012354 <_lseek>:
 8012354:	4b02      	ldr	r3, [pc, #8]	; (8012360 <_lseek+0xc>)
 8012356:	2258      	movs	r2, #88	; 0x58
 8012358:	601a      	str	r2, [r3, #0]
 801235a:	f04f 30ff 	mov.w	r0, #4294967295
 801235e:	4770      	bx	lr
 8012360:	20005568 	.word	0x20005568

08012364 <_read>:
 8012364:	4b02      	ldr	r3, [pc, #8]	; (8012370 <_read+0xc>)
 8012366:	2258      	movs	r2, #88	; 0x58
 8012368:	601a      	str	r2, [r3, #0]
 801236a:	f04f 30ff 	mov.w	r0, #4294967295
 801236e:	4770      	bx	lr
 8012370:	20005568 	.word	0x20005568

08012374 <_write>:
 8012374:	4b02      	ldr	r3, [pc, #8]	; (8012380 <_write+0xc>)
 8012376:	2258      	movs	r2, #88	; 0x58
 8012378:	601a      	str	r2, [r3, #0]
 801237a:	f04f 30ff 	mov.w	r0, #4294967295
 801237e:	4770      	bx	lr
 8012380:	20005568 	.word	0x20005568

08012384 <_exit>:
 8012384:	e7fe      	b.n	8012384 <_exit>
	...

08012388 <_init>:
 8012388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801238a:	bf00      	nop
 801238c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801238e:	bc08      	pop	{r3}
 8012390:	469e      	mov	lr, r3
 8012392:	4770      	bx	lr

08012394 <_fini>:
 8012394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012396:	bf00      	nop
 8012398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801239a:	bc08      	pop	{r3}
 801239c:	469e      	mov	lr, r3
 801239e:	4770      	bx	lr
