--
-- VHDL Architecture Splitter_test.lowpass_tb.struct
--
-- Created:
--          by - maxime.cesalli.UNKNOWN (WE2330804)
--          at - 09:49:43 26.05.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

LIBRARY Splitter;
LIBRARY Splitter_test;

ARCHITECTURE struct OF lowpass_tb IS

    -- Architecture declarations
    constant CLOCK_FREQUENCY: real := 66.0E6;
    constant SAMPLING_FREQUENCY: real := 4.8E6;
    constant DATA_WIDTH : positive := 32;
    constant COEFF_BIT_NB : positive := 16;
    constant FILTER_TAP_NB : positive := 33;

    -- Internal signal declarations
    SIGNAL audioIn  : signed(DATA_WIDTH-1 DOWNTO 0);
    SIGNAL audioOut : signed(DATA_WIDTH-1 DOWNTO 0);
    SIGNAL clock    : std_ulogic;
    SIGNAL en       : std_ulogic;
    SIGNAL reset    : std_ulogic;


    -- Component Declarations
    COMPONENT Lowpass1
    GENERIC (
        DATA_WIDTH    : positive;
        FILTER_TAP_NB : positive;
        COEFF_BIT_NB  : positive
    );
    PORT (
        audioIn  : IN     signed (DATA_WIDTH-1 DOWNTO 0);
        clock    : IN     std_logic ;
        en       : IN     std_logic ;
        reset    : IN     std_logic ;
        audioOut : OUT    signed (DATA_WIDTH-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT lowpass_tester
    GENERIC (
        CLOCK_FREQUENCY    : real;
        SAMPLING_FREQUENCY : real;
        DATA_WIDTH         : positive
    );
    PORT (
        audioOut : IN     signed (DATA_WIDTH-1 DOWNTO 0);
        audioIn  : OUT    signed (DATA_WIDTH-1 DOWNTO 0);
        clock    : OUT    std_ulogic ;
        en       : OUT    std_ulogic ;
        reset    : OUT    std_ulogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : Lowpass1 USE ENTITY Splitter.Lowpass1;
    FOR ALL : lowpass_tester USE ENTITY Splitter_test.lowpass_tester;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    I4 : Lowpass1
        GENERIC MAP (
            DATA_WIDTH    => DATA_WIDTH,
            FILTER_TAP_NB => FILTER_TAP_NB,
            COEFF_BIT_NB  => COEFF_BIT_NB
        )
        PORT MAP (
            audioIn  => audioIn,
            clock    => clock,
            en       => en,
            reset    => reset,
            audioOut => audioOut
        );
    I_tester : lowpass_tester
        GENERIC MAP (
            CLOCK_FREQUENCY    => CLOCK_FREQUENCY,
            SAMPLING_FREQUENCY => SAMPLING_FREQUENCY,
            DATA_WIDTH         => DATA_WIDTH
        )
        PORT MAP (
            audioOut => audioOut,
            audioIn  => audioIn,
            clock    => clock,
            en       => en,
            reset    => reset
        );

END struct;
