// Seed: 857531444
module module_0 (
    output tri  id_0,
    input  wire id_1,
    output tri0 id_2
);
  id_4(
      .id_0(1), .id_1(1), .id_2(1'b0)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    output wire id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply0 id_16,
    output uwire id_17,
    input uwire id_18,
    input tri1 id_19,
    input tri id_20,
    input uwire id_21,
    input supply0 id_22,
    input tri id_23,
    output tri id_24,
    input tri0 id_25,
    output supply1 id_26,
    input wor id_27,
    input tri id_28,
    input supply1 module_1,
    output uwire id_30,
    output tri0 id_31,
    input wand id_32,
    input tri0 id_33,
    output wire id_34,
    output uwire id_35,
    input tri0 id_36,
    output wand id_37,
    input uwire id_38
);
  assign id_17 = id_10;
  assign id_12 = id_10;
  module_0(
      id_35, id_9, id_17
  );
endmodule
