// Seed: 3654133569
module module_0;
  reg id_1;
  assign id_1 = 1;
  reg id_2;
  assign id_1 = 1'b0;
  wire id_3, id_4;
  initial begin : LABEL_0
    id_1 <= id_1;
    id_2 = id_1;
  end
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri1 id_3,
    output wire id_4
    , id_7,
    input  tri1 id_5
);
  always @(posedge 1 or id_3) $display(~id_1 == id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
