$date
	Sat Aug  1 18:22:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tabla02pos $end
$var wire 1 ! Y $end
$var wire 1 " o1 $end
$var wire 1 # o2 $end
$var wire 1 $ o3 $end
$var wire 1 % o4 $end
$var wire 1 & o5 $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var reg 1 ) C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
1#
0"
0!
$end
#1
1!
1"
1)
#2
0!
0#
0)
1(
#3
0!
0$
1#
1)
#4
1&
0%
1$
0)
0(
1'
#5
0!
0&
1%
1)
#6
1!
1&
0)
1(
#7
1)
#8
