Analysis & Synthesis report for dual_ov5640_vga
Sun Jan 19 10:20:46 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state
 11. State Machine - |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state
 12. State Machine - |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl
 20. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 41. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11
 42. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component
 43. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated
 44. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p
 45. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p
 46. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram
 47. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp
 48. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_qe9:dffpipe3
 49. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp
 50. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp
 51. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 52. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3
 53. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component
 54. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated
 55. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p
 56. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p
 57. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram
 58. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp
 59. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_qe9:dffpipe3
 60. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp
 61. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp
 62. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 63. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3
 64. Source assignments for cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated
 65. Source assignments for cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated
 66. Parameter Settings for User Entity Instance: Top-level Entity: |dual_ov5640_vga
 67. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 68. Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver
 69. Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg
 70. Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri
 71. Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data
 72. Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver
 73. Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg
 74. Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri
 75. Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data
 76. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 81. Parameter Settings for User Entity Instance: vga_driver:u_vga_driver
 82. Parameter Settings for Inferred Entity Instance: cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0
 83. Parameter Settings for Inferred Entity Instance: cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0
 84. altpll Parameter Settings by Entity Instance
 85. dcfifo Parameter Settings by Entity Instance
 86. altsyncram Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "vga_driver:u_vga_driver"
 88. Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0"
 89. Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1"
 90. Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1"
 91. Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0"
 92. Port Connectivity Checks: "sdram_top:u_sdram_top"
 93. Port Connectivity Checks: "cmos_driver:u_cmos1_driver"
 94. Port Connectivity Checks: "cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data"
 95. Port Connectivity Checks: "cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri"
 96. Port Connectivity Checks: "cmos_driver:u_cmos0_driver"
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 19 10:20:46 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; dual_ov5640_vga                             ;
; Top-level Entity Name              ; dual_ov5640_vga                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,730                                       ;
;     Total combinational functions  ; 1,475                                       ;
;     Dedicated logic registers      ; 882                                         ;
; Total registers                    ; 882                                         ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 143,360                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; dual_ov5640_vga    ; dual_ov5640_vga    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/dual_ov5640_vga.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/dual_ov5640_vga.v                                              ;         ;
; ../rtl/ov5640/cmos_driver.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/ov5640/cmos_driver.v                                           ;         ;
; ../rtl/ov5640/dual_ov5640_vga.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/ov5640/dual_ov5640_vga.v                                       ;         ;
; ../rtl/ov5640/i2c_ov5640_rgb565_cfg.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/ov5640/i2c_ov5640_rgb565_cfg.v                                 ;         ;
; ../rtl/ov5640/i2c_dri.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/ov5640/i2c_dri.v                                               ;         ;
; ../rtl/sdram/sdram_top.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_top.v                                              ;         ;
; ../rtl/sdram/sdram_controller.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_controller.v                                       ;         ;
; ../rtl/sdram/sdram_cmd.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_cmd.v                                              ;         ;
; ../rtl/sdram/sdram_ctrl.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_ctrl.v                                             ;         ;
; ../rtl/sdram/sdram_data.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_data.v                                             ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_fifo_ctrl.v                                        ;         ;
; ../rtl/sdram/wrfifo.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/wrfifo.v                                                 ;         ;
; ../rtl/vga/vga_driver.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/vga/vga_driver.v                                               ;         ;
; ../rtl/sdram/sdram_para.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_para.v                                             ;         ;
; ../rtl/sdram/rdfifo.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/rdfifo.v                                                 ;         ;
; ../rtl/sdram/pll_clk.v                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/pll_clk.v                                                ;         ;
; altpll.tdf                                                     ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;         ;
; aglobal131.inc                                                 ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/aglobal131.inc                                                         ;         ;
; stratix_pll.inc                                                ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;         ;
; stratixii_pll.inc                                              ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;         ;
; cycloneii_pll.inc                                              ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;         ;
; db/pll_clk_altpll.v                                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/pll_clk_altpll.v                                            ;         ;
; dcfifo.tdf                                                     ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                             ;         ;
; lpm_counter.inc                                                ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;         ;
; lpm_add_sub.inc                                                ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; a_graycounter.inc                                              ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_graycounter.inc                                                      ;         ;
; a_fefifo.inc                                                   ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_fefifo.inc                                                           ;         ;
; a_gray2bin.inc                                                 ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                         ;         ;
; dffpipe.inc                                                    ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/dffpipe.inc                                                            ;         ;
; alt_sync_fifo.inc                                              ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                      ;         ;
; lpm_compare.inc                                                ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;         ;
; altsyncram_fifo.inc                                            ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                    ;         ;
; db/dcfifo_sdm1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dcfifo_sdm1.tdf                                             ;         ;
; db/a_gray2bin_8ib.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/a_gray2bin_8ib.tdf                                          ;         ;
; db/a_graycounter_777.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/a_graycounter_777.tdf                                       ;         ;
; db/a_graycounter_3lc.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/a_graycounter_3lc.tdf                                       ;         ;
; db/altsyncram_gm31.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/altsyncram_gm31.tdf                                         ;         ;
; db/dffpipe_qe9.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dffpipe_qe9.tdf                                             ;         ;
; db/alt_synch_pipe_2e8.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/alt_synch_pipe_2e8.tdf                                      ;         ;
; db/dffpipe_te9.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dffpipe_te9.tdf                                             ;         ;
; db/alt_synch_pipe_0e8.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/alt_synch_pipe_0e8.tdf                                      ;         ;
; db/dffpipe_re9.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dffpipe_re9.tdf                                             ;         ;
; db/cmpr_c66.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/cmpr_c66.tdf                                                ;         ;
; db/mux_j28.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/mux_j28.tdf                                                 ;         ;
; db/dcfifo_ohm1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dcfifo_ohm1.tdf                                             ;         ;
; db/alt_synch_pipe_f98.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/alt_synch_pipe_f98.tdf                                      ;         ;
; db/alt_synch_pipe_3e8.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/alt_synch_pipe_3e8.tdf                                      ;         ;
; db/dffpipe_ue9.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dffpipe_ue9.tdf                                             ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                                                     ; yes             ; Megafunction                                          ; e:/quartusii_13.1/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; db/altsyncram_qk81.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/altsyncram_qk81.tdf                                         ;         ;
; db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/par/db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif ;         ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,730   ;
;                                             ;         ;
; Total combinational functions               ; 1475    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 670     ;
;     -- 3 input functions                    ; 269     ;
;     -- <=2 input functions                  ; 536     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1256    ;
;     -- arithmetic mode                      ; 219     ;
;                                             ;         ;
; Total registers                             ; 882     ;
;     -- Dedicated logic registers            ; 882     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 89      ;
; Total memory bits                           ; 143360  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 941     ;
; Total fan-out                               ; 9991    ;
; Average fan-out                             ; 3.75    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dual_ov5640_vga                                    ; 1475 (1)          ; 882 (0)      ; 143360      ; 0            ; 0       ; 0         ; 89   ; 0            ; |dual_ov5640_vga                                                                                                                                                                              ; work         ;
;    |cmos_driver:u_cmos0_driver|                     ; 182 (1)           ; 112 (0)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver                                                                                                                                                   ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data                                                                                                             ; work         ;
;       |i2c_dri:u_i2c_dri|                           ; 88 (88)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri                                                                                                                                 ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|             ; 58 (58)           ; 26 (26)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                   ; work         ;
;          |altsyncram:Ram0_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                             ; work         ;
;             |altsyncram_qk81:auto_generated|        ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated                                                              ; work         ;
;    |cmos_driver:u_cmos1_driver|                     ; 174 (1)           ; 102 (0)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver                                                                                                                                                   ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|       ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data                                                                                                             ; work         ;
;       |i2c_dri:u_i2c_dri|                           ; 80 (80)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri                                                                                                                                 ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|             ; 58 (58)           ; 26 (26)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                   ; work         ;
;          |altsyncram:Ram0_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                             ; work         ;
;             |altsyncram_qk81:auto_generated|        ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated                                                              ; work         ;
;    |pll_clk:u_pll_clk|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|pll_clk:u_pll_clk                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                    ; work         ;
;          |pll_clk_altpll:auto_generated|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                      ; work         ;
;    |sdram_top:u_sdram_top|                          ; 1049 (0)          ; 645 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top                                                                                                                                                        ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 180 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                    ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 69 (69)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                              ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 109 (109)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                            ; work         ;
;          |sdram_data:u_sdram_data|                  ; 2 (2)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                            ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 869 (385)         ; 543 (119)    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                      ; work         ;
;          |rdfifo:u_rdfifo0|                         ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_ohm1:auto_generated|         ; 121 (17)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_3e8:ws_dgrp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp                       ; work         ;
;                      |dffpipe_ue9:dffpipe3|         ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3  ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp                               ; work         ;
;                   |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |rdfifo:u_rdfifo1|                         ; 120 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 120 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_ohm1:auto_generated|         ; 120 (17)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_3e8:ws_dgrp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp                       ; work         ;
;                      |dffpipe_ue9:dffpipe3|         ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3  ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                      ; work         ;
;                   |dffpipe_qe9:ws_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp                               ; work         ;
;                   |dffpipe_qe9:ws_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u_wrfifo0|                         ; 122 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 122 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_sdm1:auto_generated|         ; 122 (18)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_2e8:rs_dgwp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp                       ; work         ;
;                      |dffpipe_te9:dffpipe10|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10 ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; work         ;
;                   |dffpipe_qe9:rs_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp                               ; work         ;
;                   |dffpipe_qe9:rs_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |wrfifo:u_wrfifo1|                         ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 121 (0)           ; 106 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_sdm1:auto_generated|         ; 121 (18)          ; 106 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_777:rdptr_g1p|     ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_2e8:rs_dgwp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp                       ; work         ;
;                      |dffpipe_te9:dffpipe10|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10 ; work         ;
;                   |altsyncram_gm31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram                         ; work         ;
;                   |dffpipe_qe9:rs_brp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp                               ; work         ;
;                   |dffpipe_qe9:rs_bwp|              ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;    |vga_driver:u_vga_driver|                        ; 69 (69)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dual_ov5640_vga|vga_driver:u_vga_driver                                                                                                                                                      ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------------+
; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif ;
; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated|ALTSYNCRAM                                      ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |dual_ov5640_vga|pll_clk:u_pll_clk                                                        ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/pll_clk.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/rdfifo.v  ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/rdfifo.v  ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/wrfifo.v  ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1 ; C:/Users/Administrator/Desktop/ov5640/dual_ov5640_vga/rtl/sdram/wrfifo.v  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state ;
+------------------+---------------+---------------+------------------+--------------------------+
; Name             ; state.rd_keep ; state.wr_keep ; state.sdram_done ; state.idle               ;
+------------------+---------------+---------------+------------------+--------------------------+
; state.idle       ; 0             ; 0             ; 0                ; 0                        ;
; state.sdram_done ; 0             ; 0             ; 1                ; 1                        ;
; state.wr_keep    ; 0             ; 1             ; 0                ; 1                        ;
; state.rd_keep    ; 1             ; 0             ; 0                ; 1                        ;
+------------------+---------------+---------------+------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state                                                                                                            ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state                                                                                                            ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                          ; Stuck at GND due to stuck port data_in                                                ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|wr_flag                                                                                                       ; Stuck at GND due to stuck port data_in                                                ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|wr_flag                                                                                                       ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[11] ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1..8]                                                                                ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0]  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[1..8]                                                                                ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]  ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                         ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                         ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2        ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[9]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[8]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[7]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[6]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[5]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[4]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[3]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[2]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[1]                   ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                    ; Merged with cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|clk_cnt[0]                   ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                         ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                         ; Stuck at GND due to stuck port data_in                                                ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state~8                                                                                            ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state~9                                                                                            ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state~10                                                                                           ; Lost fanout                                                                           ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state~11                                                                                           ; Lost fanout                                                                           ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                          ; Stuck at GND due to stuck port data_in                                                ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                          ; Stuck at GND due to stuck port data_in                                                ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                          ; Stuck at GND due to stuck port data_in                                                ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                          ; Stuck at GND due to stuck port data_in                                                ;
; Total Number of Removed Registers = 88                                                                                                                     ;                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+-------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[4] ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0], ;
;                                                                                                 ; due to stuck port data_in ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]  ;
+-------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 882   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 881   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 439   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|scl                                                                                                                   ; 3       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|scl                                                                                                                   ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ; 1       ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                               ; 93      ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|dri_clk                                                                                                               ; 93      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_out                                                                                                               ; 6       ;
; cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                                               ; 4       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_out                                                                                                               ; 6       ;
; cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|sda_dir                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p|parity4    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0 ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7    ; 5       ;
; Total number of inverted registers = 51                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                              ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                          ; Type ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0..23] ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0 ; RAM  ;
; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0..23] ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[23]                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11]                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10]                       ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[13]                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_fifo_flag                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dual_ov5640_vga|cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri|cnt[6]                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dual_ov5640_vga|cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri|cnt[5]                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]   ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                        ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                        ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |dual_ov5640_vga|vga_driver:u_vga_driver|vga_rgb[0]                                                               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |dual_ov5640_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector0                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[15]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[15]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[14]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[14]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[13]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[13]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[12]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[12]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[11]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[11]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[10]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[10]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[9]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[9]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[8]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[8]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[7]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[7]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[6]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[6]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[5]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[5]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout0[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout0[0]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[15]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[15]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[14]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[14]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[13]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[13]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[12]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[12]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[11]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[11]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[10]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[10]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[9]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[9]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[8]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[8]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[7]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[7]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[6]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[6]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[5]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[5]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdf_dout1[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdf_dout1[0]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[15]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[15]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[14]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[14]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[13]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[13]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[12]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[12]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[11]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[11]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[10]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[10]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[9]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[9]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[8]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[8]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[7]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[7]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[6]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[6]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[5]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[5]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din0[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din0[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[15]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[15]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[14]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[14]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[13]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[13]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[12]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[12]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[11]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[11]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[10]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[10]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[9]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[9]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[8]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[8]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[7]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[7]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[6]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[6]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[5]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[5]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_din1[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_din1[0]                    ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_qe9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|altsyncram_gm31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp|dffpipe_qe9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_qk81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dual_ov5640_vga ;
+----------------+----------------------------+-----------------------------------+
; Parameter Name ; Value                      ; Type                              ;
+----------------+----------------------------+-----------------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary                   ;
; BIT_CTRL       ; 1                          ; Unsigned Binary                   ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary                   ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                   ;
; CMOS_H_PIXEL   ; 000000000000001000000000   ; Unsigned Binary                   ;
; CMOS_V_PIXEL   ; 000000000000001100000000   ; Unsigned Binary                   ;
+----------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 13                        ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 10                        ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver ;
+----------------+----------------------------+---------------------------+
; Parameter Name ; Value                      ; Type                      ;
+----------------+----------------------------+---------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary           ;
; BIT_CTRL       ; 1                          ; Unsigned Binary           ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary           ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary           ;
; CMOS_H_PIXEL   ; 000000000000001000000000   ; Unsigned Binary           ;
; CMOS_V_PIXEL   ; 000000000000001100000000   ; Unsigned Binary           ;
+----------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg ;
+----------------+--------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                        ;
+----------------+--------------------------+-------------------------------------------------------------+
; CMOS_H_PIXEL   ; 000000000000001000000000 ; Unsigned Binary                                             ;
; CMOS_V_PIXEL   ; 000000000000001100000000 ; Unsigned Binary                                             ;
+----------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri ;
+----------------+----------------------------+---------------------------------------------+
; Parameter Name ; Value                      ; Type                                        ;
+----------------+----------------------------+---------------------------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary                             ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary                             ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                             ;
+----------------+----------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver ;
+----------------+----------------------------+---------------------------+
; Parameter Name ; Value                      ; Type                      ;
+----------------+----------------------------+---------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary           ;
; BIT_CTRL       ; 1                          ; Unsigned Binary           ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary           ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary           ;
; CMOS_H_PIXEL   ; 000000000000001000000000   ; Unsigned Binary           ;
; CMOS_V_PIXEL   ; 000000000000001100000000   ; Unsigned Binary           ;
+----------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg ;
+----------------+--------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                        ;
+----------------+--------------------------+-------------------------------------------------------------+
; CMOS_H_PIXEL   ; 000000000000001000000000 ; Unsigned Binary                                             ;
; CMOS_V_PIXEL   ; 000000000000001100000000 ; Unsigned Binary                                             ;
+----------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver|i2c_dri:u_i2c_dri ;
+----------------+----------------------------+---------------------------------------------+
; Parameter Name ; Value                      ; Type                                        ;
+----------------+----------------------------+---------------------------------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary                             ;
; CLK_FREQ       ; 11110111111101001001000000 ; Unsigned Binary                             ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                             ;
+----------------+----------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_driver:u_cmos1_driver|cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_sdm1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_sdm1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_ohm1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_ohm1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:u_vga_driver ;
+----------------+-------------+---------------------------------------+
; Parameter Name ; Value       ; Type                                  ;
+----------------+-------------+---------------------------------------+
; H_SYNC         ; 00010001000 ; Unsigned Binary                       ;
; H_BACK         ; 00010100000 ; Unsigned Binary                       ;
; H_DISP         ; 10000000000 ; Unsigned Binary                       ;
; H_FRONT        ; 00000011000 ; Unsigned Binary                       ;
; H_TOTAL        ; 10101000000 ; Unsigned Binary                       ;
; V_SYNC         ; 00000000110 ; Unsigned Binary                       ;
; V_BACK         ; 00000011101 ; Unsigned Binary                       ;
; V_DISP         ; 01100000000 ; Unsigned Binary                       ;
; V_FRONT        ; 00000000011 ; Unsigned Binary                       ;
; V_TOTAL        ; 01100100110 ; Unsigned Binary                       ;
+----------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                                          ; Type                        ;
+------------------------------------+----------------------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped                     ;
; WIDTH_A                            ; 24                                                             ; Untyped                     ;
; WIDTHAD_A                          ; 8                                                              ; Untyped                     ;
; NUMWORDS_A                         ; 256                                                            ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped                     ;
; WIDTH_B                            ; 1                                                              ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                              ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                              ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                     ;
; INIT_FILE                          ; db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_qk81                                                ; Untyped                     ;
+------------------------------------+----------------------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                                          ; Type                        ;
+------------------------------------+----------------------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                              ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                             ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                            ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                             ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                            ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                              ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                                            ; Untyped                     ;
; WIDTH_A                            ; 24                                                             ; Untyped                     ;
; WIDTHAD_A                          ; 8                                                              ; Untyped                     ;
; NUMWORDS_A                         ; 256                                                            ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                   ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                                           ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                                           ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                           ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                                           ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                                           ; Untyped                     ;
; WIDTH_B                            ; 1                                                              ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                              ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                              ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                                         ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                         ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                         ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                         ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                   ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                         ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                                           ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                                           ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                                           ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                           ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                                           ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                              ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                                              ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                           ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                           ; Untyped                     ;
; INIT_FILE                          ; db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                         ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                              ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                                          ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                          ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                              ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_qk81                                                ; Untyped                     ;
+------------------------------------+----------------------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 2048                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 24                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 24                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:u_vga_driver"                                                                                                ;
+------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type    ; Severity         ; Details                                                                                                  ;
+------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; pixel_xpos ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pixel_ypos ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; rd_h_pixel ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0"                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1"                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1"                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0"                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"                                                                                                                                                                            ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_max_addr[18..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; wr_max_addr[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_max_addr[16..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_len[8..0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wr_len[9]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_h_pixel          ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (13 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_h_pixel[12..10]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_h_pixel[8..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_h_pixel[9]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_max_addr[18..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; rd_max_addr[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_max_addr[16..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_len[8..0]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; rd_len[9]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sdram_read_valid    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sdram_pingpang_en   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; data_req            ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_driver:u_cmos1_driver"                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; pixel_xpos       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data" ;
+------------------+--------+----------+-------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                               ;
+------------------+--------+----------+-------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected                                ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected                                ;
+------------------+--------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri" ;
+------------+--------+----------+-----------------------------------------+
; Port       ; Type   ; Severity ; Details                                 ;
+------------+--------+----------+-----------------------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at VCC                            ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND                            ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected                  ;
+------------+--------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_driver:u_cmos0_driver"                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; pixel_xpos       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jan 19 10:20:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dual_ov5640_vga -c dual_ov5640_vga
Warning (125092): Tcl Script File ../rtl/sdram/rdfifo0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/rdfifo0.qip
Warning (125092): Tcl Script File ../rtl/sdram/rdfifo1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/rdfifo1.qip
Warning (125092): Tcl Script File ../rtl/sdram/wrfifo0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/wrfifo0.qip
Warning (125092): Tcl Script File ../rtl/sdram/wrfifo1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../rtl/sdram/wrfifo1.qip
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/dual_ov5640_vga.v
    Info (12023): Found entity 1: dual_ov5640_vga
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/ov5640/cmos_driver.v
    Info (12023): Found entity 1: cmos_driver
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/ov5640/dual_ov5640_vga.v
    Info (12023): Found entity 1: cmos_capture_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov5640_rgb565_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/ov5640/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Warning (12019): Can't analyze file -- file ../rtl/vga/dual_ov5640_vga.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/vga/vga_driver.v
    Info (12023): Found entity 1: vga_driver
Info (12021): Found 0 design units, including 0 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/ov5640/dual_ov5640_vga/rtl/sdram/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Warning (10236): Verilog HDL Implicit Net warning at vga_driver.v(86): created implicit net for "pixel_ypos"
Info (12127): Elaborating entity "dual_ov5640_vga" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "cmos_driver" for hierarchy "cmos_driver:u_cmos0_driver"
Warning (10034): Output port "cmos_frame_vsync" at cmos_driver.v(13) has no driver
Warning (10034): Output port "cmos_frame_href" at cmos_driver.v(14) has no driver
Info (12128): Elaborating entity "i2c_ov5640_rgb565_cfg" for hierarchy "cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "cmos_driver:u_cmos0_driver|i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_driver:u_cmos0_driver|cmos_capture_data:u_cmos_capture_data"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Warning (10036): Verilog HDL or VHDL warning at sdram_fifo_ctrl.v(89): object "read_valid_r2" assigned a value but never read
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_sdm1.tdf
    Info (12023): Found entity 1: dcfifo_sdm1
Info (12128): Elaborating entity "dcfifo_sdm1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_777:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf
    Info (12023): Found entity 1: altsyncram_gm31
Info (12128): Elaborating entity "altsyncram_gm31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|altsyncram_gm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|dffpipe_qe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe11"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_sdm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ohm1.tdf
    Info (12023): Found entity 1: dcfifo_ohm1
Info (12128): Elaborating entity "dcfifo_ohm1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f98
Info (12128): Elaborating entity "alt_synch_pipe_f98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_f98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_ohm1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:u_vga_driver"
Warning (10036): Verilog HDL or VHDL warning at vga_driver.v(86): object "pixel_ypos" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga_driver.v(86): truncated value with size 11 to match size of target (1)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cmos_driver:u_cmos1_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif
Info (12130): Elaborated megafunction instantiation "cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "cmos_driver:u_cmos0_driver|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/dual_ov5640_vga.rom0_i2c_ov5640_rgb565_cfg_ded2976c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk81.tdf
    Info (12023): Found entity 1: altsyncram_qk81
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57"
    Warning (13310): Register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]" is converted into an equivalent circuit using register "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~_emulated" and latch "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam0_rst_n" is stuck at VCC
    Warning (13410): Pin "cam0_pwdn" is stuck at GND
    Warning (13410): Pin "cam1_rst_n" is stuck at VCC
    Warning (13410): Pin "cam1_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[0]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[0]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[1]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[1]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[2]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[2]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[3]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[3]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[4]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[4]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[5]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[5]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[6]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[6]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[7]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[7]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[8]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[8]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[9]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[9]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[10]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[10]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[11]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[11]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[12]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[12]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[13]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[13]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[14]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[14]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout0[15]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdf_dout1[15]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[0]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[0]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[1]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[1]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[2]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[2]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[3]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[3]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[4]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[4]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[5]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[5]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[6]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[6]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[7]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[7]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[8]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[8]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[9]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[9]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[10]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[10]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[11]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[11]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[12]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[12]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[13]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[13]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[14]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[14]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din1[15]"
    Info (17048): Logic cell "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_din0[15]"
Warning (20013): Ignored assignments for entity "ov5640_rgb565_1024x768_vga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ov5640_rgb565_1024x768_vga -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1962 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1760 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Sun Jan 19 10:20:46 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


