// Seed: 2394247693
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_4 = 1'b0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output tri void id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5
);
  assign id_3 = 1 + id_0;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  uwire id_9 = 1'd0;
  supply0 id_10 = -1'b0;
  wire id_11;
endmodule
