[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CastUnsized/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CastUnsized/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<52> s<51> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<49> c<2> s<26> l<1:1> el<1:13>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:2> el<2:7>
n<63> u<6> t<IntConst> p<7> l<2:9> el<2:11>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:9> el<2:11>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:9> el<2:11>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:9> el<2:11>
n<0> u<10> t<IntConst> p<11> l<2:12> el<2:13>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:12> el<2:13>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:12> el<2:13>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:12> el<2:13>
n<> u<14> t<Constant_range> p<15> c<9> l<2:9> el<2:13>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:8> el<2:14>
n<> u<16> t<Data_type> p<20> c<5> s<19> l<2:2> el<2:14>
n<o06> u<17> t<StringConst> p<18> l<3:9> el<3:12>
n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<3:9> el<3:12>
n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<3:9> el<3:12>
n<> u<20> t<Variable_declaration> p<21> c<16> l<2:2> el<3:13>
n<> u<21> t<Data_declaration> p<22> c<20> l<2:2> el<3:13>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<2:2> el<3:13>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<2:2> el<3:13>
n<> u<24> t<Module_common_item> p<25> c<23> l<2:2> el<3:13>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<2:2> el<3:13>
n<> u<26> t<Non_port_module_item> p<49> c<25> s<47> l<2:2> el<3:13>
n<o06> u<27> t<StringConst> p<28> l<4:15> el<4:18>
n<> u<28> t<Ps_or_hierarchical_identifier> p<31> c<27> s<30> l<4:15> el<4:18>
n<> u<29> t<Constant_bit_select> p<30> l<4:19> el<4:19>
n<> u<30> t<Constant_select> p<31> c<29> l<4:19> el<4:19>
n<> u<31> t<Net_lvalue> p<42> c<28> s<41> l<4:15> el<4:18>
n<3> u<32> t<IntConst> p<33> l<4:21> el<4:22>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:21> el<4:22>
n<> u<34> t<Casting_type> p<39> c<33> s<38> l<4:21> el<4:22>
n<> u<35> t<Number_Tick1> p<36> l<4:24> el<4:26>
n<> u<36> t<Primary_literal> p<37> c<35> l<4:24> el<4:26>
n<> u<37> t<Primary> p<38> c<36> l<4:24> el<4:26>
n<> u<38> t<Expression> p<39> c<37> l<4:24> el<4:26>
n<> u<39> t<Cast> p<40> c<34> l<4:21> el<4:27>
n<> u<40> t<Primary> p<41> c<39> l<4:21> el<4:27>
n<> u<41> t<Expression> p<42> c<40> l<4:21> el<4:27>
n<> u<42> t<Net_assignment> p<43> c<31> l<4:15> el<4:27>
n<> u<43> t<List_of_net_assignments> p<44> c<42> l<4:15> el<4:27>
n<> u<44> t<Continuous_assign> p<45> c<43> l<4:8> el<4:28>
n<> u<45> t<Module_common_item> p<46> c<44> l<4:8> el<4:28>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<4:8> el<4:28>
n<> u<47> t<Non_port_module_item> p<49> c<46> s<48> l<4:8> el<4:28>
n<> u<48> t<ENDMODULE> p<49> l<5:1> el<5:10>
n<> u<49> t<Module_declaration> p<50> c<4> l<1:1> el<5:10>
n<> u<50> t<Description> p<51> c<49> l<1:1> el<5:10>
n<> u<51> t<Source_text> p<52> c<50> l<1:1> el<5:10>
n<> u<52> t<Top_level_rule> c<1> l<1:1> el<6:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CastUnsized/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CastUnsized/dut.sv:1:1: Compile module "work@dut".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/CastUnsized/dut.sv:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              10
cont_assign                                            2
design                                                 1
integer_typespec                                       2
logic_net                                              1
logic_typespec                                         2
logic_var                                              1
module_inst                                            4
operation                                              2
range                                                  3
ref_obj                                                2
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              10
cont_assign                                            3
design                                                 1
integer_typespec                                       2
logic_net                                              1
logic_typespec                                         2
logic_var                                              1
module_inst                                            4
operation                                              2
range                                                  3
ref_obj                                                3
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CastUnsized/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/CastUnsized/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/CastUnsized/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/CastUnsized/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o06), line:3:9, endln:3:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/CastUnsized/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.o06)
      |vpiParent:
      \_logic_net: (work@dut.o06), line:3:9, endln:3:12
      |vpiFullName:work@dut.o06
      |vpiActual:
      \_logic_typespec: , line:2:2, endln:2:14
    |vpiName:o06
    |vpiFullName:work@dut.o06
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:4:15, endln:4:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/CastUnsized/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_operation: , line:4:21, endln:4:27
      |vpiParent:
      \_cont_assign: , line:4:15, endln:4:27
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_operation: , line:4:21, endln:4:27
        |vpiFullName:work@dut
        |vpiActual:
        \_integer_typespec: , line:4:21, endln:4:22
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:4:24, endln:4:26
        |vpiParent:
        \_operation: , line:4:21, endln:4:27
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@dut.o06), line:4:15, endln:4:18
      |vpiParent:
      \_cont_assign: , line:4:15, endln:4:27
      |vpiName:o06
      |vpiFullName:work@dut.o06
      |vpiActual:
      \_logic_net: (work@dut.o06), line:3:9, endln:3:12
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/CastUnsized/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.o06), line:3:9, endln:3:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/CastUnsized/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.o06)
      |vpiParent:
      \_logic_var: (work@dut.o06), line:3:9, endln:3:12
      |vpiFullName:work@dut.o06
      |vpiActual:
      \_logic_typespec: , line:2:2, endln:2:14
    |vpiName:o06
    |vpiFullName:work@dut.o06
    |vpiVisibility:1
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:15, endln:4:27
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/CastUnsized/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: 
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.o06), line:4:15, endln:4:18
      |vpiParent:
      \_cont_assign: , line:4:15, endln:4:27
      |vpiName:o06
      |vpiFullName:work@dut.o06
      |vpiActual:
      \_logic_var: (work@dut.o06), line:3:9, endln:3:12
\_weaklyReferenced:
\_integer_typespec: , line:4:21, endln:4:22
  |INT:3
\_logic_typespec: , line:2:2, endln:2:14
  |vpiRange:
  \_range: , line:2:8, endln:2:14
    |vpiParent:
    \_logic_typespec: , line:2:2, endln:2:14
    |vpiLeftRange:
    \_constant: , line:2:9, endln:2:11
      |vpiParent:
      \_range: , line:2:8, endln:2:14
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:12, endln:2:13
      |vpiParent:
      \_range: , line:2:8, endln:2:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:2, endln:2:14
  |vpiRange:
  \_range: , line:2:8, endln:2:14
    |vpiParent:
    \_logic_typespec: , line:2:2, endln:2:14
    |vpiLeftRange:
    \_constant: , line:2:9, endln:2:11
      |vpiParent:
      \_range: , line:2:8, endln:2:14
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:12, endln:2:13
      |vpiParent:
      \_range: , line:2:8, endln:2:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/CastUnsized/dut.sv | ${SURELOG_DIR}/build/regression/CastUnsized/roundtrip/dut_000.sv | 2 | 5 |
============================== End RoundTrip Results ==============================
