
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.26

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][21]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.33    0.01    0.06    0.06 ^ u0.u1.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00429_ (net)
                  0.01    0.00    0.06 ^ _15933_/A (XOR2_X1)
     2    4.06    0.01    0.02    0.08 v _15933_/Z (XOR2_X1)
                                         _06764_ (net)
                  0.01    0.00    0.08 v _16026_/B1 (AOI21_X1)
     1    1.28    0.01    0.02    0.11 ^ _16026_/ZN (AOI21_X1)
                                         _00334_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][21]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][21]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.35    0.01    0.09    0.09 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 v _18258_/A (BUF_X4)
     5   19.23    0.01    0.03    0.12 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 v _18298_/A (INV_X4)
     5   16.39    0.01    0.02    0.14 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.14 ^ _18311_/A (BUF_X4)
    10   34.36    0.02    0.04    0.18 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.00    0.18 ^ _18487_/A (BUF_X4)
    10   31.45    0.02    0.04    0.22 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.22 ^ _18488_/A (BUF_X2)
    10   48.21    0.06    0.08    0.29 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.06    0.00    0.30 ^ _23893_/S (MUX2_X1)
     2    7.38    0.02    0.08    0.37 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.37 v _23894_/B (XOR2_X2)
     5   11.37    0.02    0.07    0.44 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.44 v _23895_/A (INV_X1)
     2    5.20    0.02    0.03    0.47 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.47 ^ _23896_/A (BUF_X4)
    10   23.39    0.02    0.03    0.50 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.50 ^ _23897_/A (BUF_X4)
    17   50.67    0.03    0.05    0.55 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.55 ^ _29713_/B (HA_X1)
     3    5.73    0.02    0.05    0.60 ^ _29713_/CO (HA_X1)
                                         _15059_ (net)
                  0.02    0.00    0.60 ^ _24027_/A (BUF_X2)
    10   23.22    0.03    0.05    0.64 ^ _24027_/Z (BUF_X2)
                                         _01073_ (net)
                  0.03    0.00    0.65 ^ _24028_/A (INV_X1)
     6   15.26    0.02    0.03    0.68 v _24028_/ZN (INV_X1)
                                         _01074_ (net)
                  0.02    0.00    0.68 v _24029_/A1 (NOR3_X2)
     3    7.58    0.04    0.05    0.73 ^ _24029_/ZN (NOR3_X2)
                                         _01075_ (net)
                  0.04    0.00    0.73 ^ _24030_/B2 (OAI21_X1)
     1    1.70    0.02    0.02    0.76 v _24030_/ZN (OAI21_X1)
                                         _01076_ (net)
                  0.02    0.00    0.76 v _24031_/A4 (NAND4_X1)
     1    1.07    0.01    0.03    0.78 ^ _24031_/ZN (NAND4_X1)
                                         _01077_ (net)
                  0.01    0.00    0.78 ^ _24032_/A4 (AND4_X1)
     2    3.92    0.02    0.07    0.85 ^ _24032_/ZN (AND4_X1)
                                         _01078_ (net)
                  0.02    0.00    0.85 ^ _24083_/A1 (NOR2_X1)
     1    1.48    0.01    0.01    0.86 v _24083_/ZN (NOR2_X1)
                                         _01128_ (net)
                  0.01    0.00    0.86 v _24138_/B1 (OAI221_X1)
     1   10.13    0.07    0.09    0.95 ^ _24138_/ZN (OAI221_X1)
                                         _00096_ (net)
                  0.07    0.00    0.95 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.35    0.01    0.09    0.09 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 v _18258_/A (BUF_X4)
     5   19.23    0.01    0.03    0.12 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 v _18298_/A (INV_X4)
     5   16.39    0.01    0.02    0.14 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.14 ^ _18311_/A (BUF_X4)
    10   34.36    0.02    0.04    0.18 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.00    0.18 ^ _18487_/A (BUF_X4)
    10   31.45    0.02    0.04    0.22 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.22 ^ _18488_/A (BUF_X2)
    10   48.21    0.06    0.08    0.29 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.06    0.00    0.30 ^ _23893_/S (MUX2_X1)
     2    7.38    0.02    0.08    0.37 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.37 v _23894_/B (XOR2_X2)
     5   11.37    0.02    0.07    0.44 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.44 v _23895_/A (INV_X1)
     2    5.20    0.02    0.03    0.47 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.47 ^ _23896_/A (BUF_X4)
    10   23.39    0.02    0.03    0.50 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.50 ^ _23897_/A (BUF_X4)
    17   50.67    0.03    0.05    0.55 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.55 ^ _29713_/B (HA_X1)
     3    5.73    0.02    0.05    0.60 ^ _29713_/CO (HA_X1)
                                         _15059_ (net)
                  0.02    0.00    0.60 ^ _24027_/A (BUF_X2)
    10   23.22    0.03    0.05    0.64 ^ _24027_/Z (BUF_X2)
                                         _01073_ (net)
                  0.03    0.00    0.65 ^ _24028_/A (INV_X1)
     6   15.26    0.02    0.03    0.68 v _24028_/ZN (INV_X1)
                                         _01074_ (net)
                  0.02    0.00    0.68 v _24029_/A1 (NOR3_X2)
     3    7.58    0.04    0.05    0.73 ^ _24029_/ZN (NOR3_X2)
                                         _01075_ (net)
                  0.04    0.00    0.73 ^ _24030_/B2 (OAI21_X1)
     1    1.70    0.02    0.02    0.76 v _24030_/ZN (OAI21_X1)
                                         _01076_ (net)
                  0.02    0.00    0.76 v _24031_/A4 (NAND4_X1)
     1    1.07    0.01    0.03    0.78 ^ _24031_/ZN (NAND4_X1)
                                         _01077_ (net)
                  0.01    0.00    0.78 ^ _24032_/A4 (AND4_X1)
     2    3.92    0.02    0.07    0.85 ^ _24032_/ZN (AND4_X1)
                                         _01078_ (net)
                  0.02    0.00    0.85 ^ _24083_/A1 (NOR2_X1)
     1    1.48    0.01    0.01    0.86 v _24083_/ZN (NOR2_X1)
                                         _01128_ (net)
                  0.01    0.00    0.86 v _24138_/B1 (OAI221_X1)
     1   10.13    0.07    0.09    0.95 ^ _24138_/ZN (OAI221_X1)
                                         _00096_ (net)
                  0.07    0.00    0.95 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21354_/ZN                             31.74   34.57   -2.83 (VIOLATED)
_17290_/ZN                             10.47   12.49   -2.02 (VIOLATED)
_28807_/ZN                             16.02   16.33   -0.30 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.057979512959718704

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2920

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.8287715911865234

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
31.738300323486328

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0891

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 v ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 v _18258_/Z (BUF_X4)
   0.02    0.14 ^ _18298_/ZN (INV_X4)
   0.04    0.18 ^ _18311_/Z (BUF_X4)
   0.04    0.22 ^ _18487_/Z (BUF_X4)
   0.08    0.29 ^ _18488_/Z (BUF_X2)
   0.08    0.37 v _23893_/Z (MUX2_X1)
   0.07    0.44 v _23894_/Z (XOR2_X2)
   0.03    0.47 ^ _23895_/ZN (INV_X1)
   0.03    0.50 ^ _23896_/Z (BUF_X4)
   0.05    0.55 ^ _23897_/Z (BUF_X4)
   0.05    0.60 ^ _29713_/CO (HA_X1)
   0.05    0.64 ^ _24027_/Z (BUF_X2)
   0.03    0.68 v _24028_/ZN (INV_X1)
   0.05    0.73 ^ _24029_/ZN (NOR3_X2)
   0.02    0.76 v _24030_/ZN (OAI21_X1)
   0.03    0.78 ^ _24031_/ZN (NAND4_X1)
   0.07    0.85 ^ _24032_/ZN (AND4_X1)
   0.01    0.86 v _24083_/ZN (NOR2_X1)
   0.09    0.95 ^ _24138_/ZN (OAI221_X1)
   0.00    0.95 ^ sa22_sr[0]$_DFF_P_/D (DFF_X1)
           0.95   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa22_sr[0]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.95   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][21]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15933_/Z (XOR2_X1)
   0.02    0.11 ^ _16026_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][21]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][21]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9499

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1740

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-18.317718

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.09e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.80e-01   5.07e-04   3.47e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.81e-01   5.51e-04   3.57e-01 100.0%
                          49.3%      50.6%       0.2%
