# compile vhdl design source files
vhdl xil_defaultlib  \
"sim_source_testbench_func_impl.vhd" \
"../../../../../../Documents/input_for_vivado/2023-01-27-17-33-07_sha1_no_opts/local_memcpy_parcs.vhd" \
"../../../../../v2018_sha1_no_opts_zedboard.srcs/sim_1/new/sim_source_testbench.vhd" \

# Do not sort compile order
nosort
