
AVR_DRIVER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006548  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001b2  00800060  00006548  000065dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000028  00800212  00800212  0000678e  2**0
                  ALLOC
  3 .stab         00005ff4  00000000  00000000  00006790  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002427  00000000  00000000  0000c784  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  0000ebab  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000235  00000000  00000000  0000ed8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000039dc  00000000  00000000  0000efc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000015f9  00000000  00000000  0001299c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000017e2  00000000  00000000  00013f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  00015778  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000366  00000000  00000000  00015978  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003c46  00000000  00000000  00015cde  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  00019924  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 c6 29 	jmp	0x538c	; 0x538c <__vector_1>
       8:	0c 94 ef 29 	jmp	0x53de	; 0x53de <__vector_2>
       c:	0c 94 18 2a 	jmp	0x5430	; 0x5430 <__vector_3>
      10:	0c 94 bf 27 	jmp	0x4f7e	; 0x4f7e <__vector_4>
      14:	0c 94 96 27 	jmp	0x4f2c	; 0x4f2c <__vector_5>
      18:	0c 94 6d 27 	jmp	0x4eda	; 0x4eda <__vector_6>
      1c:	0c 94 44 27 	jmp	0x4e88	; 0x4e88 <__vector_7>
      20:	0c 94 1b 27 	jmp	0x4e36	; 0x4e36 <__vector_8>
      24:	0c 94 f2 26 	jmp	0x4de4	; 0x4de4 <__vector_9>
      28:	0c 94 c9 26 	jmp	0x4d92	; 0x4d92 <__vector_10>
      2c:	0c 94 a0 26 	jmp	0x4d40	; 0x4d40 <__vector_11>
      30:	0c 94 db 28 	jmp	0x51b6	; 0x51b6 <__vector_12>
      34:	0c 94 8d 24 	jmp	0x491a	; 0x491a <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 ca 24 	jmp	0x4994	; 0x4994 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e4       	ldi	r30, 0x48	; 72
      68:	f5 e6       	ldi	r31, 0x65	; 101
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 31       	cpi	r26, 0x12	; 18
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a2 e1       	ldi	r26, 0x12	; 18
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 33       	cpi	r26, 0x3A	; 58
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 75 30 	call	0x60ea	; 0x60ea <main>
      8a:	0c 94 a2 32 	jmp	0x6544	; 0x6544 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__fixunssfsi>:
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	0f 93       	push	r16
     196:	1f 93       	push	r17
     198:	7b 01       	movw	r14, r22
     19a:	8c 01       	movw	r16, r24
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__gesf2>
     1a8:	88 23       	and	r24, r24
     1aa:	8c f0       	brlt	.+34     	; 0x1ce <__fixunssfsi+0x3e>
     1ac:	c8 01       	movw	r24, r16
     1ae:	b7 01       	movw	r22, r14
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	40 e0       	ldi	r20, 0x00	; 0
     1b6:	5f e4       	ldi	r21, 0x4F	; 79
     1b8:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <__subsf3>
     1bc:	0e 94 12 21 	call	0x4224	; 0x4224 <__fixsfsi>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	20 50       	subi	r18, 0x00	; 0
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 48       	sbci	r21, 0x80	; 128
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <__fixunssfsi+0x4a>
     1ce:	c8 01       	movw	r24, r16
     1d0:	b7 01       	movw	r22, r14
     1d2:	0e 94 12 21 	call	0x4224	; 0x4224 <__fixsfsi>
     1d6:	9b 01       	movw	r18, r22
     1d8:	ac 01       	movw	r20, r24
     1da:	b9 01       	movw	r22, r18
     1dc:	ca 01       	movw	r24, r20
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <__divdi3>:
     1e8:	a2 e7       	ldi	r26, 0x72	; 114
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	ea ef       	ldi	r30, 0xFA	; 250
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	0c 94 6b 32 	jmp	0x64d6	; 0x64d6 <__prologue_saves__>
     1f4:	98 2e       	mov	r9, r24
     1f6:	89 2e       	mov	r8, r25
     1f8:	71 2e       	mov	r7, r17
     1fa:	88 e0       	ldi	r24, 0x08	; 8
     1fc:	fe 01       	movw	r30, r28
     1fe:	31 96       	adiw	r30, 0x01	; 1
     200:	df 01       	movw	r26, r30
     202:	68 2e       	mov	r6, r24
     204:	1d 92       	st	X+, r1
     206:	6a 94       	dec	r6
     208:	e9 f7       	brne	.-6      	; 0x204 <__divdi3+0x1c>
     20a:	29 83       	std	Y+1, r18	; 0x01
     20c:	3a 83       	std	Y+2, r19	; 0x02
     20e:	4b 83       	std	Y+3, r20	; 0x03
     210:	5c 83       	std	Y+4, r21	; 0x04
     212:	6d 83       	std	Y+5, r22	; 0x05
     214:	7e 83       	std	Y+6, r23	; 0x06
     216:	9f 82       	std	Y+7, r9	; 0x07
     218:	98 87       	std	Y+8, r25	; 0x08
     21a:	fe 01       	movw	r30, r28
     21c:	39 96       	adiw	r30, 0x09	; 9
     21e:	df 01       	movw	r26, r30
     220:	1d 92       	st	X+, r1
     222:	8a 95       	dec	r24
     224:	e9 f7       	brne	.-6      	; 0x220 <__divdi3+0x38>
     226:	a9 86       	std	Y+9, r10	; 0x09
     228:	ba 86       	std	Y+10, r11	; 0x0a
     22a:	cb 86       	std	Y+11, r12	; 0x0b
     22c:	dc 86       	std	Y+12, r13	; 0x0c
     22e:	ed 86       	std	Y+13, r14	; 0x0d
     230:	fe 86       	std	Y+14, r15	; 0x0e
     232:	0f 87       	std	Y+15, r16	; 0x0f
     234:	18 8b       	std	Y+16, r17	; 0x10
     236:	8d 81       	ldd	r24, Y+5	; 0x05
     238:	9e 81       	ldd	r25, Y+6	; 0x06
     23a:	af 81       	ldd	r26, Y+7	; 0x07
     23c:	b8 85       	ldd	r27, Y+8	; 0x08
     23e:	b7 fd       	sbrc	r27, 7
     240:	07 c0       	rjmp	.+14     	; 0x250 <__divdi3+0x68>
     242:	e1 96       	adiw	r28, 0x31	; 49
     244:	1c ae       	std	Y+60, r1	; 0x3c
     246:	1d ae       	std	Y+61, r1	; 0x3d
     248:	1e ae       	std	Y+62, r1	; 0x3e
     24a:	1f ae       	std	Y+63, r1	; 0x3f
     24c:	e1 97       	sbiw	r28, 0x31	; 49
     24e:	64 c0       	rjmp	.+200    	; 0x318 <__divdi3+0x130>
     250:	21 95       	neg	r18
     252:	81 e0       	ldi	r24, 0x01	; 1
     254:	12 16       	cp	r1, r18
     256:	08 f0       	brcs	.+2      	; 0x25a <__divdi3+0x72>
     258:	80 e0       	ldi	r24, 0x00	; 0
     25a:	31 95       	neg	r19
     25c:	91 e0       	ldi	r25, 0x01	; 1
     25e:	13 16       	cp	r1, r19
     260:	08 f0       	brcs	.+2      	; 0x264 <__divdi3+0x7c>
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	b3 2f       	mov	r27, r19
     266:	b8 1b       	sub	r27, r24
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	3b 17       	cp	r19, r27
     26c:	08 f0       	brcs	.+2      	; 0x270 <__divdi3+0x88>
     26e:	80 e0       	ldi	r24, 0x00	; 0
     270:	98 2b       	or	r25, r24
     272:	41 95       	neg	r20
     274:	31 e0       	ldi	r19, 0x01	; 1
     276:	14 16       	cp	r1, r20
     278:	08 f0       	brcs	.+2      	; 0x27c <__divdi3+0x94>
     27a:	30 e0       	ldi	r19, 0x00	; 0
     27c:	a4 2f       	mov	r26, r20
     27e:	a9 1b       	sub	r26, r25
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	4a 17       	cp	r20, r26
     284:	08 f0       	brcs	.+2      	; 0x288 <__divdi3+0xa0>
     286:	80 e0       	ldi	r24, 0x00	; 0
     288:	38 2b       	or	r19, r24
     28a:	51 95       	neg	r21
     28c:	91 e0       	ldi	r25, 0x01	; 1
     28e:	15 16       	cp	r1, r21
     290:	08 f0       	brcs	.+2      	; 0x294 <__divdi3+0xac>
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	f5 2f       	mov	r31, r21
     296:	f3 1b       	sub	r31, r19
     298:	81 e0       	ldi	r24, 0x01	; 1
     29a:	5f 17       	cp	r21, r31
     29c:	08 f0       	brcs	.+2      	; 0x2a0 <__divdi3+0xb8>
     29e:	80 e0       	ldi	r24, 0x00	; 0
     2a0:	98 2b       	or	r25, r24
     2a2:	61 95       	neg	r22
     2a4:	31 e0       	ldi	r19, 0x01	; 1
     2a6:	16 16       	cp	r1, r22
     2a8:	08 f0       	brcs	.+2      	; 0x2ac <__divdi3+0xc4>
     2aa:	30 e0       	ldi	r19, 0x00	; 0
     2ac:	e6 2f       	mov	r30, r22
     2ae:	e9 1b       	sub	r30, r25
     2b0:	81 e0       	ldi	r24, 0x01	; 1
     2b2:	6e 17       	cp	r22, r30
     2b4:	08 f0       	brcs	.+2      	; 0x2b8 <__divdi3+0xd0>
     2b6:	80 e0       	ldi	r24, 0x00	; 0
     2b8:	38 2b       	or	r19, r24
     2ba:	71 95       	neg	r23
     2bc:	41 e0       	ldi	r20, 0x01	; 1
     2be:	17 16       	cp	r1, r23
     2c0:	08 f0       	brcs	.+2      	; 0x2c4 <__divdi3+0xdc>
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	57 2f       	mov	r21, r23
     2c6:	53 1b       	sub	r21, r19
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	75 17       	cp	r23, r21
     2cc:	08 f0       	brcs	.+2      	; 0x2d0 <__divdi3+0xe8>
     2ce:	80 e0       	ldi	r24, 0x00	; 0
     2d0:	48 2b       	or	r20, r24
     2d2:	89 2d       	mov	r24, r9
     2d4:	81 95       	neg	r24
     2d6:	91 e0       	ldi	r25, 0x01	; 1
     2d8:	18 16       	cp	r1, r24
     2da:	08 f0       	brcs	.+2      	; 0x2de <__divdi3+0xf6>
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	68 2e       	mov	r6, r24
     2e0:	64 1a       	sub	r6, r20
     2e2:	46 2d       	mov	r20, r6
     2e4:	31 e0       	ldi	r19, 0x01	; 1
     2e6:	86 15       	cp	r24, r6
     2e8:	08 f0       	brcs	.+2      	; 0x2ec <__divdi3+0x104>
     2ea:	30 e0       	ldi	r19, 0x00	; 0
     2ec:	93 2b       	or	r25, r19
     2ee:	88 2d       	mov	r24, r8
     2f0:	81 95       	neg	r24
     2f2:	89 1b       	sub	r24, r25
     2f4:	29 83       	std	Y+1, r18	; 0x01
     2f6:	ba 83       	std	Y+2, r27	; 0x02
     2f8:	ab 83       	std	Y+3, r26	; 0x03
     2fa:	fc 83       	std	Y+4, r31	; 0x04
     2fc:	ed 83       	std	Y+5, r30	; 0x05
     2fe:	5e 83       	std	Y+6, r21	; 0x06
     300:	4f 83       	std	Y+7, r20	; 0x07
     302:	88 87       	std	Y+8, r24	; 0x08
     304:	2f ef       	ldi	r18, 0xFF	; 255
     306:	3f ef       	ldi	r19, 0xFF	; 255
     308:	4f ef       	ldi	r20, 0xFF	; 255
     30a:	5f ef       	ldi	r21, 0xFF	; 255
     30c:	e1 96       	adiw	r28, 0x31	; 49
     30e:	2c af       	std	Y+60, r18	; 0x3c
     310:	3d af       	std	Y+61, r19	; 0x3d
     312:	4e af       	std	Y+62, r20	; 0x3e
     314:	5f af       	std	Y+63, r21	; 0x3f
     316:	e1 97       	sbiw	r28, 0x31	; 49
     318:	8d 85       	ldd	r24, Y+13	; 0x0d
     31a:	9e 85       	ldd	r25, Y+14	; 0x0e
     31c:	af 85       	ldd	r26, Y+15	; 0x0f
     31e:	b8 89       	ldd	r27, Y+16	; 0x10
     320:	b7 ff       	sbrs	r27, 7
     322:	6a c0       	rjmp	.+212    	; 0x3f8 <__divdi3+0x210>
     324:	e1 96       	adiw	r28, 0x31	; 49
     326:	4c ad       	ldd	r20, Y+60	; 0x3c
     328:	5d ad       	ldd	r21, Y+61	; 0x3d
     32a:	6e ad       	ldd	r22, Y+62	; 0x3e
     32c:	7f ad       	ldd	r23, Y+63	; 0x3f
     32e:	e1 97       	sbiw	r28, 0x31	; 49
     330:	40 95       	com	r20
     332:	50 95       	com	r21
     334:	60 95       	com	r22
     336:	70 95       	com	r23
     338:	e1 96       	adiw	r28, 0x31	; 49
     33a:	4c af       	std	Y+60, r20	; 0x3c
     33c:	5d af       	std	Y+61, r21	; 0x3d
     33e:	6e af       	std	Y+62, r22	; 0x3e
     340:	7f af       	std	Y+63, r23	; 0x3f
     342:	e1 97       	sbiw	r28, 0x31	; 49
     344:	a1 94       	neg	r10
     346:	81 e0       	ldi	r24, 0x01	; 1
     348:	1a 14       	cp	r1, r10
     34a:	08 f0       	brcs	.+2      	; 0x34e <__divdi3+0x166>
     34c:	80 e0       	ldi	r24, 0x00	; 0
     34e:	b1 94       	neg	r11
     350:	91 e0       	ldi	r25, 0x01	; 1
     352:	1b 14       	cp	r1, r11
     354:	08 f0       	brcs	.+2      	; 0x358 <__divdi3+0x170>
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	6b 2d       	mov	r22, r11
     35a:	68 1b       	sub	r22, r24
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	b6 16       	cp	r11, r22
     360:	08 f0       	brcs	.+2      	; 0x364 <__divdi3+0x17c>
     362:	80 e0       	ldi	r24, 0x00	; 0
     364:	98 2b       	or	r25, r24
     366:	c1 94       	neg	r12
     368:	21 e0       	ldi	r18, 0x01	; 1
     36a:	1c 14       	cp	r1, r12
     36c:	08 f0       	brcs	.+2      	; 0x370 <__divdi3+0x188>
     36e:	20 e0       	ldi	r18, 0x00	; 0
     370:	5c 2d       	mov	r21, r12
     372:	59 1b       	sub	r21, r25
     374:	81 e0       	ldi	r24, 0x01	; 1
     376:	c5 16       	cp	r12, r21
     378:	08 f0       	brcs	.+2      	; 0x37c <__divdi3+0x194>
     37a:	80 e0       	ldi	r24, 0x00	; 0
     37c:	28 2b       	or	r18, r24
     37e:	d1 94       	neg	r13
     380:	91 e0       	ldi	r25, 0x01	; 1
     382:	1d 14       	cp	r1, r13
     384:	08 f0       	brcs	.+2      	; 0x388 <__divdi3+0x1a0>
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	4d 2d       	mov	r20, r13
     38a:	42 1b       	sub	r20, r18
     38c:	81 e0       	ldi	r24, 0x01	; 1
     38e:	d4 16       	cp	r13, r20
     390:	08 f0       	brcs	.+2      	; 0x394 <__divdi3+0x1ac>
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	98 2b       	or	r25, r24
     396:	e1 94       	neg	r14
     398:	21 e0       	ldi	r18, 0x01	; 1
     39a:	1e 14       	cp	r1, r14
     39c:	08 f0       	brcs	.+2      	; 0x3a0 <__divdi3+0x1b8>
     39e:	20 e0       	ldi	r18, 0x00	; 0
     3a0:	3e 2d       	mov	r19, r14
     3a2:	39 1b       	sub	r19, r25
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	e3 16       	cp	r14, r19
     3a8:	08 f0       	brcs	.+2      	; 0x3ac <__divdi3+0x1c4>
     3aa:	80 e0       	ldi	r24, 0x00	; 0
     3ac:	28 2b       	or	r18, r24
     3ae:	f1 94       	neg	r15
     3b0:	91 e0       	ldi	r25, 0x01	; 1
     3b2:	1f 14       	cp	r1, r15
     3b4:	08 f0       	brcs	.+2      	; 0x3b8 <__divdi3+0x1d0>
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	7f 2d       	mov	r23, r15
     3ba:	72 1b       	sub	r23, r18
     3bc:	27 2f       	mov	r18, r23
     3be:	81 e0       	ldi	r24, 0x01	; 1
     3c0:	f7 16       	cp	r15, r23
     3c2:	08 f0       	brcs	.+2      	; 0x3c6 <__divdi3+0x1de>
     3c4:	80 e0       	ldi	r24, 0x00	; 0
     3c6:	98 2b       	or	r25, r24
     3c8:	01 95       	neg	r16
     3ca:	11 e0       	ldi	r17, 0x01	; 1
     3cc:	10 16       	cp	r1, r16
     3ce:	08 f0       	brcs	.+2      	; 0x3d2 <__divdi3+0x1ea>
     3d0:	10 e0       	ldi	r17, 0x00	; 0
     3d2:	80 2f       	mov	r24, r16
     3d4:	89 1b       	sub	r24, r25
     3d6:	98 2f       	mov	r25, r24
     3d8:	81 e0       	ldi	r24, 0x01	; 1
     3da:	09 17       	cp	r16, r25
     3dc:	08 f0       	brcs	.+2      	; 0x3e0 <__divdi3+0x1f8>
     3de:	80 e0       	ldi	r24, 0x00	; 0
     3e0:	18 2b       	or	r17, r24
     3e2:	87 2d       	mov	r24, r7
     3e4:	81 95       	neg	r24
     3e6:	81 1b       	sub	r24, r17
     3e8:	a9 86       	std	Y+9, r10	; 0x09
     3ea:	6a 87       	std	Y+10, r22	; 0x0a
     3ec:	5b 87       	std	Y+11, r21	; 0x0b
     3ee:	4c 87       	std	Y+12, r20	; 0x0c
     3f0:	3d 87       	std	Y+13, r19	; 0x0d
     3f2:	2e 87       	std	Y+14, r18	; 0x0e
     3f4:	9f 87       	std	Y+15, r25	; 0x0f
     3f6:	88 8b       	std	Y+16, r24	; 0x10
     3f8:	99 81       	ldd	r25, Y+1	; 0x01
     3fa:	2a 81       	ldd	r18, Y+2	; 0x02
     3fc:	3b 81       	ldd	r19, Y+3	; 0x03
     3fe:	4c 81       	ldd	r20, Y+4	; 0x04
     400:	5d 81       	ldd	r21, Y+5	; 0x05
     402:	6e 81       	ldd	r22, Y+6	; 0x06
     404:	7f 81       	ldd	r23, Y+7	; 0x07
     406:	a8 85       	ldd	r26, Y+8	; 0x08
     408:	b9 85       	ldd	r27, Y+9	; 0x09
     40a:	1a 85       	ldd	r17, Y+10	; 0x0a
     40c:	0b 85       	ldd	r16, Y+11	; 0x0b
     40e:	fc 84       	ldd	r15, Y+12	; 0x0c
     410:	ed 84       	ldd	r14, Y+13	; 0x0d
     412:	de 84       	ldd	r13, Y+14	; 0x0e
     414:	cf 84       	ldd	r12, Y+15	; 0x0f
     416:	b8 88       	ldd	r11, Y+16	; 0x10
     418:	88 e0       	ldi	r24, 0x08	; 8
     41a:	e1 e1       	ldi	r30, 0x11	; 17
     41c:	8e 2e       	mov	r8, r30
     41e:	91 2c       	mov	r9, r1
     420:	8c 0e       	add	r8, r28
     422:	9d 1e       	adc	r9, r29
     424:	f4 01       	movw	r30, r8
     426:	68 2e       	mov	r6, r24
     428:	11 92       	st	Z+, r1
     42a:	6a 94       	dec	r6
     42c:	e9 f7       	brne	.-6      	; 0x428 <__divdi3+0x240>
     42e:	99 8b       	std	Y+17, r25	; 0x11
     430:	2a 8b       	std	Y+18, r18	; 0x12
     432:	3b 8b       	std	Y+19, r19	; 0x13
     434:	4c 8b       	std	Y+20, r20	; 0x14
     436:	5d 8b       	std	Y+21, r21	; 0x15
     438:	6e 8b       	std	Y+22, r22	; 0x16
     43a:	7f 8b       	std	Y+23, r23	; 0x17
     43c:	a8 8f       	std	Y+24, r26	; 0x18
     43e:	9e 01       	movw	r18, r28
     440:	27 5e       	subi	r18, 0xE7	; 231
     442:	3f 4f       	sbci	r19, 0xFF	; 255
     444:	f9 01       	movw	r30, r18
     446:	11 92       	st	Z+, r1
     448:	8a 95       	dec	r24
     44a:	e9 f7       	brne	.-6      	; 0x446 <__divdi3+0x25e>
     44c:	b9 8f       	std	Y+25, r27	; 0x19
     44e:	1a 8f       	std	Y+26, r17	; 0x1a
     450:	0b 8f       	std	Y+27, r16	; 0x1b
     452:	fc 8e       	std	Y+28, r15	; 0x1c
     454:	ed 8e       	std	Y+29, r14	; 0x1d
     456:	de 8e       	std	Y+30, r13	; 0x1e
     458:	cf 8e       	std	Y+31, r12	; 0x1f
     45a:	b8 a2       	std	Y+32, r11	; 0x20
     45c:	29 8c       	ldd	r2, Y+25	; 0x19
     45e:	3a 8c       	ldd	r3, Y+26	; 0x1a
     460:	4b 8c       	ldd	r4, Y+27	; 0x1b
     462:	5c 8c       	ldd	r5, Y+28	; 0x1c
     464:	ed 8c       	ldd	r14, Y+29	; 0x1d
     466:	fe 8c       	ldd	r15, Y+30	; 0x1e
     468:	0f 8d       	ldd	r16, Y+31	; 0x1f
     46a:	18 a1       	ldd	r17, Y+32	; 0x20
     46c:	69 88       	ldd	r6, Y+17	; 0x11
     46e:	7a 88       	ldd	r7, Y+18	; 0x12
     470:	8b 88       	ldd	r8, Y+19	; 0x13
     472:	9c 88       	ldd	r9, Y+20	; 0x14
     474:	21 96       	adiw	r28, 0x01	; 1
     476:	6c ae       	std	Y+60, r6	; 0x3c
     478:	7d ae       	std	Y+61, r7	; 0x3d
     47a:	8e ae       	std	Y+62, r8	; 0x3e
     47c:	9f ae       	std	Y+63, r9	; 0x3f
     47e:	21 97       	sbiw	r28, 0x01	; 1
     480:	6d 88       	ldd	r6, Y+21	; 0x15
     482:	7e 88       	ldd	r7, Y+22	; 0x16
     484:	8f 88       	ldd	r8, Y+23	; 0x17
     486:	98 8c       	ldd	r9, Y+24	; 0x18
     488:	e1 14       	cp	r14, r1
     48a:	f1 04       	cpc	r15, r1
     48c:	01 05       	cpc	r16, r1
     48e:	11 05       	cpc	r17, r1
     490:	09 f0       	breq	.+2      	; 0x494 <__divdi3+0x2ac>
     492:	d9 c3       	rjmp	.+1970   	; 0xc46 <__stack+0x3e7>
     494:	62 14       	cp	r6, r2
     496:	73 04       	cpc	r7, r3
     498:	84 04       	cpc	r8, r4
     49a:	95 04       	cpc	r9, r5
     49c:	08 f0       	brcs	.+2      	; 0x4a0 <__divdi3+0x2b8>
     49e:	57 c1       	rjmp	.+686    	; 0x74e <__divdi3+0x566>
     4a0:	00 e0       	ldi	r16, 0x00	; 0
     4a2:	20 16       	cp	r2, r16
     4a4:	00 e0       	ldi	r16, 0x00	; 0
     4a6:	30 06       	cpc	r3, r16
     4a8:	01 e0       	ldi	r16, 0x01	; 1
     4aa:	40 06       	cpc	r4, r16
     4ac:	00 e0       	ldi	r16, 0x00	; 0
     4ae:	50 06       	cpc	r5, r16
     4b0:	88 f4       	brcc	.+34     	; 0x4d4 <__divdi3+0x2ec>
     4b2:	1f ef       	ldi	r17, 0xFF	; 255
     4b4:	21 16       	cp	r2, r17
     4b6:	31 04       	cpc	r3, r1
     4b8:	41 04       	cpc	r4, r1
     4ba:	51 04       	cpc	r5, r1
     4bc:	39 f0       	breq	.+14     	; 0x4cc <__divdi3+0x2e4>
     4be:	30 f0       	brcs	.+12     	; 0x4cc <__divdi3+0x2e4>
     4c0:	48 e0       	ldi	r20, 0x08	; 8
     4c2:	e4 2e       	mov	r14, r20
     4c4:	f1 2c       	mov	r15, r1
     4c6:	01 2d       	mov	r16, r1
     4c8:	11 2d       	mov	r17, r1
     4ca:	18 c0       	rjmp	.+48     	; 0x4fc <__divdi3+0x314>
     4cc:	ee 24       	eor	r14, r14
     4ce:	ff 24       	eor	r15, r15
     4d0:	87 01       	movw	r16, r14
     4d2:	14 c0       	rjmp	.+40     	; 0x4fc <__divdi3+0x314>
     4d4:	20 e0       	ldi	r18, 0x00	; 0
     4d6:	22 16       	cp	r2, r18
     4d8:	20 e0       	ldi	r18, 0x00	; 0
     4da:	32 06       	cpc	r3, r18
     4dc:	20 e0       	ldi	r18, 0x00	; 0
     4de:	42 06       	cpc	r4, r18
     4e0:	21 e0       	ldi	r18, 0x01	; 1
     4e2:	52 06       	cpc	r5, r18
     4e4:	30 f0       	brcs	.+12     	; 0x4f2 <__divdi3+0x30a>
     4e6:	38 e1       	ldi	r19, 0x18	; 24
     4e8:	e3 2e       	mov	r14, r19
     4ea:	f1 2c       	mov	r15, r1
     4ec:	01 2d       	mov	r16, r1
     4ee:	11 2d       	mov	r17, r1
     4f0:	05 c0       	rjmp	.+10     	; 0x4fc <__divdi3+0x314>
     4f2:	20 e1       	ldi	r18, 0x10	; 16
     4f4:	e2 2e       	mov	r14, r18
     4f6:	f1 2c       	mov	r15, r1
     4f8:	01 2d       	mov	r16, r1
     4fa:	11 2d       	mov	r17, r1
     4fc:	d2 01       	movw	r26, r4
     4fe:	c1 01       	movw	r24, r2
     500:	0e 2c       	mov	r0, r14
     502:	04 c0       	rjmp	.+8      	; 0x50c <__divdi3+0x324>
     504:	b6 95       	lsr	r27
     506:	a7 95       	ror	r26
     508:	97 95       	ror	r25
     50a:	87 95       	ror	r24
     50c:	0a 94       	dec	r0
     50e:	d2 f7       	brpl	.-12     	; 0x504 <__divdi3+0x31c>
     510:	8f 5f       	subi	r24, 0xFF	; 255
     512:	9e 4f       	sbci	r25, 0xFE	; 254
     514:	dc 01       	movw	r26, r24
     516:	2c 91       	ld	r18, X
     518:	80 e2       	ldi	r24, 0x20	; 32
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	a0 e0       	ldi	r26, 0x00	; 0
     51e:	b0 e0       	ldi	r27, 0x00	; 0
     520:	8e 19       	sub	r24, r14
     522:	9f 09       	sbc	r25, r15
     524:	a0 0b       	sbc	r26, r16
     526:	b1 0b       	sbc	r27, r17
     528:	7c 01       	movw	r14, r24
     52a:	8d 01       	movw	r16, r26
     52c:	e2 1a       	sub	r14, r18
     52e:	f1 08       	sbc	r15, r1
     530:	01 09       	sbc	r16, r1
     532:	11 09       	sbc	r17, r1
     534:	e1 14       	cp	r14, r1
     536:	f1 04       	cpc	r15, r1
     538:	01 05       	cpc	r16, r1
     53a:	11 05       	cpc	r17, r1
     53c:	d1 f1       	breq	.+116    	; 0x5b2 <__divdi3+0x3ca>
     53e:	0e 2c       	mov	r0, r14
     540:	04 c0       	rjmp	.+8      	; 0x54a <__divdi3+0x362>
     542:	22 0c       	add	r2, r2
     544:	33 1c       	adc	r3, r3
     546:	44 1c       	adc	r4, r4
     548:	55 1c       	adc	r5, r5
     54a:	0a 94       	dec	r0
     54c:	d2 f7       	brpl	.-12     	; 0x542 <__divdi3+0x35a>
     54e:	a4 01       	movw	r20, r8
     550:	93 01       	movw	r18, r6
     552:	0e 2c       	mov	r0, r14
     554:	04 c0       	rjmp	.+8      	; 0x55e <__divdi3+0x376>
     556:	22 0f       	add	r18, r18
     558:	33 1f       	adc	r19, r19
     55a:	44 1f       	adc	r20, r20
     55c:	55 1f       	adc	r21, r21
     55e:	0a 94       	dec	r0
     560:	d2 f7       	brpl	.-12     	; 0x556 <__divdi3+0x36e>
     562:	80 e2       	ldi	r24, 0x20	; 32
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	8e 19       	sub	r24, r14
     568:	9f 09       	sbc	r25, r15
     56a:	21 96       	adiw	r28, 0x01	; 1
     56c:	6c ac       	ldd	r6, Y+60	; 0x3c
     56e:	7d ac       	ldd	r7, Y+61	; 0x3d
     570:	8e ac       	ldd	r8, Y+62	; 0x3e
     572:	9f ac       	ldd	r9, Y+63	; 0x3f
     574:	21 97       	sbiw	r28, 0x01	; 1
     576:	04 c0       	rjmp	.+8      	; 0x580 <__divdi3+0x398>
     578:	96 94       	lsr	r9
     57a:	87 94       	ror	r8
     57c:	77 94       	ror	r7
     57e:	67 94       	ror	r6
     580:	8a 95       	dec	r24
     582:	d2 f7       	brpl	.-12     	; 0x578 <__divdi3+0x390>
     584:	62 2a       	or	r6, r18
     586:	73 2a       	or	r7, r19
     588:	84 2a       	or	r8, r20
     58a:	95 2a       	or	r9, r21
     58c:	21 96       	adiw	r28, 0x01	; 1
     58e:	ac ac       	ldd	r10, Y+60	; 0x3c
     590:	bd ac       	ldd	r11, Y+61	; 0x3d
     592:	ce ac       	ldd	r12, Y+62	; 0x3e
     594:	df ac       	ldd	r13, Y+63	; 0x3f
     596:	21 97       	sbiw	r28, 0x01	; 1
     598:	04 c0       	rjmp	.+8      	; 0x5a2 <__divdi3+0x3ba>
     59a:	aa 0c       	add	r10, r10
     59c:	bb 1c       	adc	r11, r11
     59e:	cc 1c       	adc	r12, r12
     5a0:	dd 1c       	adc	r13, r13
     5a2:	ea 94       	dec	r14
     5a4:	d2 f7       	brpl	.-12     	; 0x59a <__divdi3+0x3b2>
     5a6:	21 96       	adiw	r28, 0x01	; 1
     5a8:	ac ae       	std	Y+60, r10	; 0x3c
     5aa:	bd ae       	std	Y+61, r11	; 0x3d
     5ac:	ce ae       	std	Y+62, r12	; 0x3e
     5ae:	df ae       	std	Y+63, r13	; 0x3f
     5b0:	21 97       	sbiw	r28, 0x01	; 1
     5b2:	62 01       	movw	r12, r4
     5b4:	ee 24       	eor	r14, r14
     5b6:	ff 24       	eor	r15, r15
     5b8:	29 96       	adiw	r28, 0x09	; 9
     5ba:	cc ae       	std	Y+60, r12	; 0x3c
     5bc:	dd ae       	std	Y+61, r13	; 0x3d
     5be:	ee ae       	std	Y+62, r14	; 0x3e
     5c0:	ff ae       	std	Y+63, r15	; 0x3f
     5c2:	29 97       	sbiw	r28, 0x09	; 9
     5c4:	92 01       	movw	r18, r4
     5c6:	81 01       	movw	r16, r2
     5c8:	20 70       	andi	r18, 0x00	; 0
     5ca:	30 70       	andi	r19, 0x00	; 0
     5cc:	2d 96       	adiw	r28, 0x0d	; 13
     5ce:	0c af       	std	Y+60, r16	; 0x3c
     5d0:	1d af       	std	Y+61, r17	; 0x3d
     5d2:	2e af       	std	Y+62, r18	; 0x3e
     5d4:	3f af       	std	Y+63, r19	; 0x3f
     5d6:	2d 97       	sbiw	r28, 0x0d	; 13
     5d8:	c4 01       	movw	r24, r8
     5da:	b3 01       	movw	r22, r6
     5dc:	a7 01       	movw	r20, r14
     5de:	96 01       	movw	r18, r12
     5e0:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     5e4:	7b 01       	movw	r14, r22
     5e6:	8c 01       	movw	r16, r24
     5e8:	c4 01       	movw	r24, r8
     5ea:	b3 01       	movw	r22, r6
     5ec:	29 96       	adiw	r28, 0x09	; 9
     5ee:	2c ad       	ldd	r18, Y+60	; 0x3c
     5f0:	3d ad       	ldd	r19, Y+61	; 0x3d
     5f2:	4e ad       	ldd	r20, Y+62	; 0x3e
     5f4:	5f ad       	ldd	r21, Y+63	; 0x3f
     5f6:	29 97       	sbiw	r28, 0x09	; 9
     5f8:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     5fc:	c9 01       	movw	r24, r18
     5fe:	da 01       	movw	r26, r20
     600:	3c 01       	movw	r6, r24
     602:	4d 01       	movw	r8, r26
     604:	c4 01       	movw	r24, r8
     606:	b3 01       	movw	r22, r6
     608:	2d 96       	adiw	r28, 0x0d	; 13
     60a:	2c ad       	ldd	r18, Y+60	; 0x3c
     60c:	3d ad       	ldd	r19, Y+61	; 0x3d
     60e:	4e ad       	ldd	r20, Y+62	; 0x3e
     610:	5f ad       	ldd	r21, Y+63	; 0x3f
     612:	2d 97       	sbiw	r28, 0x0d	; 13
     614:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     618:	9b 01       	movw	r18, r22
     61a:	ac 01       	movw	r20, r24
     61c:	87 01       	movw	r16, r14
     61e:	ff 24       	eor	r15, r15
     620:	ee 24       	eor	r14, r14
     622:	21 96       	adiw	r28, 0x01	; 1
     624:	ac ac       	ldd	r10, Y+60	; 0x3c
     626:	bd ac       	ldd	r11, Y+61	; 0x3d
     628:	ce ac       	ldd	r12, Y+62	; 0x3e
     62a:	df ac       	ldd	r13, Y+63	; 0x3f
     62c:	21 97       	sbiw	r28, 0x01	; 1
     62e:	c6 01       	movw	r24, r12
     630:	aa 27       	eor	r26, r26
     632:	bb 27       	eor	r27, r27
     634:	57 01       	movw	r10, r14
     636:	68 01       	movw	r12, r16
     638:	a8 2a       	or	r10, r24
     63a:	b9 2a       	or	r11, r25
     63c:	ca 2a       	or	r12, r26
     63e:	db 2a       	or	r13, r27
     640:	a2 16       	cp	r10, r18
     642:	b3 06       	cpc	r11, r19
     644:	c4 06       	cpc	r12, r20
     646:	d5 06       	cpc	r13, r21
     648:	e0 f4       	brcc	.+56     	; 0x682 <__divdi3+0x49a>
     64a:	08 94       	sec
     64c:	61 08       	sbc	r6, r1
     64e:	71 08       	sbc	r7, r1
     650:	81 08       	sbc	r8, r1
     652:	91 08       	sbc	r9, r1
     654:	a2 0c       	add	r10, r2
     656:	b3 1c       	adc	r11, r3
     658:	c4 1c       	adc	r12, r4
     65a:	d5 1c       	adc	r13, r5
     65c:	a2 14       	cp	r10, r2
     65e:	b3 04       	cpc	r11, r3
     660:	c4 04       	cpc	r12, r4
     662:	d5 04       	cpc	r13, r5
     664:	70 f0       	brcs	.+28     	; 0x682 <__divdi3+0x49a>
     666:	a2 16       	cp	r10, r18
     668:	b3 06       	cpc	r11, r19
     66a:	c4 06       	cpc	r12, r20
     66c:	d5 06       	cpc	r13, r21
     66e:	48 f4       	brcc	.+18     	; 0x682 <__divdi3+0x49a>
     670:	08 94       	sec
     672:	61 08       	sbc	r6, r1
     674:	71 08       	sbc	r7, r1
     676:	81 08       	sbc	r8, r1
     678:	91 08       	sbc	r9, r1
     67a:	a2 0c       	add	r10, r2
     67c:	b3 1c       	adc	r11, r3
     67e:	c4 1c       	adc	r12, r4
     680:	d5 1c       	adc	r13, r5
     682:	a2 1a       	sub	r10, r18
     684:	b3 0a       	sbc	r11, r19
     686:	c4 0a       	sbc	r12, r20
     688:	d5 0a       	sbc	r13, r21
     68a:	c6 01       	movw	r24, r12
     68c:	b5 01       	movw	r22, r10
     68e:	29 96       	adiw	r28, 0x09	; 9
     690:	2c ad       	ldd	r18, Y+60	; 0x3c
     692:	3d ad       	ldd	r19, Y+61	; 0x3d
     694:	4e ad       	ldd	r20, Y+62	; 0x3e
     696:	5f ad       	ldd	r21, Y+63	; 0x3f
     698:	29 97       	sbiw	r28, 0x09	; 9
     69a:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     69e:	7b 01       	movw	r14, r22
     6a0:	8c 01       	movw	r16, r24
     6a2:	c6 01       	movw	r24, r12
     6a4:	b5 01       	movw	r22, r10
     6a6:	29 96       	adiw	r28, 0x09	; 9
     6a8:	2c ad       	ldd	r18, Y+60	; 0x3c
     6aa:	3d ad       	ldd	r19, Y+61	; 0x3d
     6ac:	4e ad       	ldd	r20, Y+62	; 0x3e
     6ae:	5f ad       	ldd	r21, Y+63	; 0x3f
     6b0:	29 97       	sbiw	r28, 0x09	; 9
     6b2:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     6b6:	c9 01       	movw	r24, r18
     6b8:	da 01       	movw	r26, r20
     6ba:	5c 01       	movw	r10, r24
     6bc:	6d 01       	movw	r12, r26
     6be:	c6 01       	movw	r24, r12
     6c0:	b5 01       	movw	r22, r10
     6c2:	2d 96       	adiw	r28, 0x0d	; 13
     6c4:	2c ad       	ldd	r18, Y+60	; 0x3c
     6c6:	3d ad       	ldd	r19, Y+61	; 0x3d
     6c8:	4e ad       	ldd	r20, Y+62	; 0x3e
     6ca:	5f ad       	ldd	r21, Y+63	; 0x3f
     6cc:	2d 97       	sbiw	r28, 0x0d	; 13
     6ce:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     6d2:	9b 01       	movw	r18, r22
     6d4:	ac 01       	movw	r20, r24
     6d6:	87 01       	movw	r16, r14
     6d8:	ff 24       	eor	r15, r15
     6da:	ee 24       	eor	r14, r14
     6dc:	21 96       	adiw	r28, 0x01	; 1
     6de:	8c ad       	ldd	r24, Y+60	; 0x3c
     6e0:	9d ad       	ldd	r25, Y+61	; 0x3d
     6e2:	ae ad       	ldd	r26, Y+62	; 0x3e
     6e4:	bf ad       	ldd	r27, Y+63	; 0x3f
     6e6:	21 97       	sbiw	r28, 0x01	; 1
     6e8:	a0 70       	andi	r26, 0x00	; 0
     6ea:	b0 70       	andi	r27, 0x00	; 0
     6ec:	e8 2a       	or	r14, r24
     6ee:	f9 2a       	or	r15, r25
     6f0:	0a 2b       	or	r16, r26
     6f2:	1b 2b       	or	r17, r27
     6f4:	e2 16       	cp	r14, r18
     6f6:	f3 06       	cpc	r15, r19
     6f8:	04 07       	cpc	r16, r20
     6fa:	15 07       	cpc	r17, r21
     6fc:	c0 f4       	brcc	.+48     	; 0x72e <__divdi3+0x546>
     6fe:	08 94       	sec
     700:	a1 08       	sbc	r10, r1
     702:	b1 08       	sbc	r11, r1
     704:	c1 08       	sbc	r12, r1
     706:	d1 08       	sbc	r13, r1
     708:	e2 0c       	add	r14, r2
     70a:	f3 1c       	adc	r15, r3
     70c:	04 1d       	adc	r16, r4
     70e:	15 1d       	adc	r17, r5
     710:	e2 14       	cp	r14, r2
     712:	f3 04       	cpc	r15, r3
     714:	04 05       	cpc	r16, r4
     716:	15 05       	cpc	r17, r5
     718:	50 f0       	brcs	.+20     	; 0x72e <__divdi3+0x546>
     71a:	e2 16       	cp	r14, r18
     71c:	f3 06       	cpc	r15, r19
     71e:	04 07       	cpc	r16, r20
     720:	15 07       	cpc	r17, r21
     722:	28 f4       	brcc	.+10     	; 0x72e <__divdi3+0x546>
     724:	08 94       	sec
     726:	a1 08       	sbc	r10, r1
     728:	b1 08       	sbc	r11, r1
     72a:	c1 08       	sbc	r12, r1
     72c:	d1 08       	sbc	r13, r1
     72e:	d3 01       	movw	r26, r6
     730:	99 27       	eor	r25, r25
     732:	88 27       	eor	r24, r24
     734:	86 01       	movw	r16, r12
     736:	75 01       	movw	r14, r10
     738:	e8 2a       	or	r14, r24
     73a:	f9 2a       	or	r15, r25
     73c:	0a 2b       	or	r16, r26
     73e:	1b 2b       	or	r17, r27
     740:	25 96       	adiw	r28, 0x05	; 5
     742:	ec ae       	std	Y+60, r14	; 0x3c
     744:	fd ae       	std	Y+61, r15	; 0x3d
     746:	0e af       	std	Y+62, r16	; 0x3e
     748:	1f af       	std	Y+63, r17	; 0x3f
     74a:	25 97       	sbiw	r28, 0x05	; 5
     74c:	eb c4       	rjmp	.+2518   	; 0x1124 <__stack+0x8c5>
     74e:	21 14       	cp	r2, r1
     750:	31 04       	cpc	r3, r1
     752:	41 04       	cpc	r4, r1
     754:	51 04       	cpc	r5, r1
     756:	71 f4       	brne	.+28     	; 0x774 <__divdi3+0x58c>
     758:	61 e0       	ldi	r22, 0x01	; 1
     75a:	70 e0       	ldi	r23, 0x00	; 0
     75c:	80 e0       	ldi	r24, 0x00	; 0
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	20 e0       	ldi	r18, 0x00	; 0
     762:	30 e0       	ldi	r19, 0x00	; 0
     764:	40 e0       	ldi	r20, 0x00	; 0
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     76c:	c9 01       	movw	r24, r18
     76e:	da 01       	movw	r26, r20
     770:	1c 01       	movw	r2, r24
     772:	2d 01       	movw	r4, r26
     774:	00 e0       	ldi	r16, 0x00	; 0
     776:	20 16       	cp	r2, r16
     778:	00 e0       	ldi	r16, 0x00	; 0
     77a:	30 06       	cpc	r3, r16
     77c:	01 e0       	ldi	r16, 0x01	; 1
     77e:	40 06       	cpc	r4, r16
     780:	00 e0       	ldi	r16, 0x00	; 0
     782:	50 06       	cpc	r5, r16
     784:	88 f4       	brcc	.+34     	; 0x7a8 <__divdi3+0x5c0>
     786:	1f ef       	ldi	r17, 0xFF	; 255
     788:	21 16       	cp	r2, r17
     78a:	31 04       	cpc	r3, r1
     78c:	41 04       	cpc	r4, r1
     78e:	51 04       	cpc	r5, r1
     790:	31 f0       	breq	.+12     	; 0x79e <__divdi3+0x5b6>
     792:	28 f0       	brcs	.+10     	; 0x79e <__divdi3+0x5b6>
     794:	48 e0       	ldi	r20, 0x08	; 8
     796:	50 e0       	ldi	r21, 0x00	; 0
     798:	60 e0       	ldi	r22, 0x00	; 0
     79a:	70 e0       	ldi	r23, 0x00	; 0
     79c:	17 c0       	rjmp	.+46     	; 0x7cc <__divdi3+0x5e4>
     79e:	40 e0       	ldi	r20, 0x00	; 0
     7a0:	50 e0       	ldi	r21, 0x00	; 0
     7a2:	60 e0       	ldi	r22, 0x00	; 0
     7a4:	70 e0       	ldi	r23, 0x00	; 0
     7a6:	12 c0       	rjmp	.+36     	; 0x7cc <__divdi3+0x5e4>
     7a8:	20 e0       	ldi	r18, 0x00	; 0
     7aa:	22 16       	cp	r2, r18
     7ac:	20 e0       	ldi	r18, 0x00	; 0
     7ae:	32 06       	cpc	r3, r18
     7b0:	20 e0       	ldi	r18, 0x00	; 0
     7b2:	42 06       	cpc	r4, r18
     7b4:	21 e0       	ldi	r18, 0x01	; 1
     7b6:	52 06       	cpc	r5, r18
     7b8:	28 f0       	brcs	.+10     	; 0x7c4 <__divdi3+0x5dc>
     7ba:	48 e1       	ldi	r20, 0x18	; 24
     7bc:	50 e0       	ldi	r21, 0x00	; 0
     7be:	60 e0       	ldi	r22, 0x00	; 0
     7c0:	70 e0       	ldi	r23, 0x00	; 0
     7c2:	04 c0       	rjmp	.+8      	; 0x7cc <__divdi3+0x5e4>
     7c4:	40 e1       	ldi	r20, 0x10	; 16
     7c6:	50 e0       	ldi	r21, 0x00	; 0
     7c8:	60 e0       	ldi	r22, 0x00	; 0
     7ca:	70 e0       	ldi	r23, 0x00	; 0
     7cc:	d2 01       	movw	r26, r4
     7ce:	c1 01       	movw	r24, r2
     7d0:	04 2e       	mov	r0, r20
     7d2:	04 c0       	rjmp	.+8      	; 0x7dc <__divdi3+0x5f4>
     7d4:	b6 95       	lsr	r27
     7d6:	a7 95       	ror	r26
     7d8:	97 95       	ror	r25
     7da:	87 95       	ror	r24
     7dc:	0a 94       	dec	r0
     7de:	d2 f7       	brpl	.-12     	; 0x7d4 <__divdi3+0x5ec>
     7e0:	8f 5f       	subi	r24, 0xFF	; 255
     7e2:	9e 4f       	sbci	r25, 0xFE	; 254
     7e4:	dc 01       	movw	r26, r24
     7e6:	2c 91       	ld	r18, X
     7e8:	e0 e2       	ldi	r30, 0x20	; 32
     7ea:	ee 2e       	mov	r14, r30
     7ec:	f1 2c       	mov	r15, r1
     7ee:	01 2d       	mov	r16, r1
     7f0:	11 2d       	mov	r17, r1
     7f2:	d8 01       	movw	r26, r16
     7f4:	c7 01       	movw	r24, r14
     7f6:	84 1b       	sub	r24, r20
     7f8:	95 0b       	sbc	r25, r21
     7fa:	a6 0b       	sbc	r26, r22
     7fc:	b7 0b       	sbc	r27, r23
     7fe:	82 1b       	sub	r24, r18
     800:	91 09       	sbc	r25, r1
     802:	a1 09       	sbc	r26, r1
     804:	b1 09       	sbc	r27, r1
     806:	00 97       	sbiw	r24, 0x00	; 0
     808:	a1 05       	cpc	r26, r1
     80a:	b1 05       	cpc	r27, r1
     80c:	61 f4       	brne	.+24     	; 0x826 <__divdi3+0x63e>
     80e:	64 01       	movw	r12, r8
     810:	53 01       	movw	r10, r6
     812:	a2 18       	sub	r10, r2
     814:	b3 08       	sbc	r11, r3
     816:	c4 08       	sbc	r12, r4
     818:	d5 08       	sbc	r13, r5
     81a:	31 e0       	ldi	r19, 0x01	; 1
     81c:	63 2e       	mov	r6, r19
     81e:	71 2c       	mov	r7, r1
     820:	81 2c       	mov	r8, r1
     822:	91 2c       	mov	r9, r1
     824:	24 c1       	rjmp	.+584    	; 0xa6e <__stack+0x20f>
     826:	e3 96       	adiw	r28, 0x33	; 51
     828:	8f af       	std	Y+63, r24	; 0x3f
     82a:	e3 97       	sbiw	r28, 0x33	; 51
     82c:	08 2e       	mov	r0, r24
     82e:	04 c0       	rjmp	.+8      	; 0x838 <__divdi3+0x650>
     830:	22 0c       	add	r2, r2
     832:	33 1c       	adc	r3, r3
     834:	44 1c       	adc	r4, r4
     836:	55 1c       	adc	r5, r5
     838:	0a 94       	dec	r0
     83a:	d2 f7       	brpl	.-12     	; 0x830 <__divdi3+0x648>
     83c:	ee 2d       	mov	r30, r14
     83e:	e8 1b       	sub	r30, r24
     840:	64 01       	movw	r12, r8
     842:	53 01       	movw	r10, r6
     844:	0e 2e       	mov	r0, r30
     846:	04 c0       	rjmp	.+8      	; 0x850 <__divdi3+0x668>
     848:	d6 94       	lsr	r13
     84a:	c7 94       	ror	r12
     84c:	b7 94       	ror	r11
     84e:	a7 94       	ror	r10
     850:	0a 94       	dec	r0
     852:	d2 f7       	brpl	.-12     	; 0x848 <__divdi3+0x660>
     854:	a4 01       	movw	r20, r8
     856:	93 01       	movw	r18, r6
     858:	e3 96       	adiw	r28, 0x33	; 51
     85a:	0f ac       	ldd	r0, Y+63	; 0x3f
     85c:	e3 97       	sbiw	r28, 0x33	; 51
     85e:	04 c0       	rjmp	.+8      	; 0x868 <__stack+0x9>
     860:	22 0f       	add	r18, r18
     862:	33 1f       	adc	r19, r19
     864:	44 1f       	adc	r20, r20
     866:	55 1f       	adc	r21, r21
     868:	0a 94       	dec	r0
     86a:	d2 f7       	brpl	.-12     	; 0x860 <__stack+0x1>
     86c:	21 96       	adiw	r28, 0x01	; 1
     86e:	6c ac       	ldd	r6, Y+60	; 0x3c
     870:	7d ac       	ldd	r7, Y+61	; 0x3d
     872:	8e ac       	ldd	r8, Y+62	; 0x3e
     874:	9f ac       	ldd	r9, Y+63	; 0x3f
     876:	21 97       	sbiw	r28, 0x01	; 1
     878:	0e 2e       	mov	r0, r30
     87a:	04 c0       	rjmp	.+8      	; 0x884 <__stack+0x25>
     87c:	96 94       	lsr	r9
     87e:	87 94       	ror	r8
     880:	77 94       	ror	r7
     882:	67 94       	ror	r6
     884:	0a 94       	dec	r0
     886:	d2 f7       	brpl	.-12     	; 0x87c <__stack+0x1d>
     888:	84 01       	movw	r16, r8
     88a:	73 01       	movw	r14, r6
     88c:	e2 2a       	or	r14, r18
     88e:	f3 2a       	or	r15, r19
     890:	04 2b       	or	r16, r20
     892:	15 2b       	or	r17, r21
     894:	e9 ae       	std	Y+57, r14	; 0x39
     896:	fa ae       	std	Y+58, r15	; 0x3a
     898:	0b af       	std	Y+59, r16	; 0x3b
     89a:	1c af       	std	Y+60, r17	; 0x3c
     89c:	32 01       	movw	r6, r4
     89e:	88 24       	eor	r8, r8
     8a0:	99 24       	eor	r9, r9
     8a2:	92 01       	movw	r18, r4
     8a4:	81 01       	movw	r16, r2
     8a6:	20 70       	andi	r18, 0x00	; 0
     8a8:	30 70       	andi	r19, 0x00	; 0
     8aa:	61 96       	adiw	r28, 0x11	; 17
     8ac:	0c af       	std	Y+60, r16	; 0x3c
     8ae:	1d af       	std	Y+61, r17	; 0x3d
     8b0:	2e af       	std	Y+62, r18	; 0x3e
     8b2:	3f af       	std	Y+63, r19	; 0x3f
     8b4:	61 97       	sbiw	r28, 0x11	; 17
     8b6:	c6 01       	movw	r24, r12
     8b8:	b5 01       	movw	r22, r10
     8ba:	a4 01       	movw	r20, r8
     8bc:	93 01       	movw	r18, r6
     8be:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     8c2:	7b 01       	movw	r14, r22
     8c4:	8c 01       	movw	r16, r24
     8c6:	c6 01       	movw	r24, r12
     8c8:	b5 01       	movw	r22, r10
     8ca:	a4 01       	movw	r20, r8
     8cc:	93 01       	movw	r18, r6
     8ce:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     8d2:	c9 01       	movw	r24, r18
     8d4:	da 01       	movw	r26, r20
     8d6:	65 96       	adiw	r28, 0x15	; 21
     8d8:	8c af       	std	Y+60, r24	; 0x3c
     8da:	9d af       	std	Y+61, r25	; 0x3d
     8dc:	ae af       	std	Y+62, r26	; 0x3e
     8de:	bf af       	std	Y+63, r27	; 0x3f
     8e0:	65 97       	sbiw	r28, 0x15	; 21
     8e2:	bc 01       	movw	r22, r24
     8e4:	cd 01       	movw	r24, r26
     8e6:	61 96       	adiw	r28, 0x11	; 17
     8e8:	2c ad       	ldd	r18, Y+60	; 0x3c
     8ea:	3d ad       	ldd	r19, Y+61	; 0x3d
     8ec:	4e ad       	ldd	r20, Y+62	; 0x3e
     8ee:	5f ad       	ldd	r21, Y+63	; 0x3f
     8f0:	61 97       	sbiw	r28, 0x11	; 17
     8f2:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     8f6:	9b 01       	movw	r18, r22
     8f8:	ac 01       	movw	r20, r24
     8fa:	87 01       	movw	r16, r14
     8fc:	ff 24       	eor	r15, r15
     8fe:	ee 24       	eor	r14, r14
     900:	a9 ac       	ldd	r10, Y+57	; 0x39
     902:	ba ac       	ldd	r11, Y+58	; 0x3a
     904:	cb ac       	ldd	r12, Y+59	; 0x3b
     906:	dc ac       	ldd	r13, Y+60	; 0x3c
     908:	c6 01       	movw	r24, r12
     90a:	aa 27       	eor	r26, r26
     90c:	bb 27       	eor	r27, r27
     90e:	5c 01       	movw	r10, r24
     910:	6d 01       	movw	r12, r26
     912:	ae 28       	or	r10, r14
     914:	bf 28       	or	r11, r15
     916:	c0 2a       	or	r12, r16
     918:	d1 2a       	or	r13, r17
     91a:	a2 16       	cp	r10, r18
     91c:	b3 06       	cpc	r11, r19
     91e:	c4 06       	cpc	r12, r20
     920:	d5 06       	cpc	r13, r21
     922:	60 f5       	brcc	.+88     	; 0x97c <__stack+0x11d>
     924:	65 96       	adiw	r28, 0x15	; 21
     926:	6c ad       	ldd	r22, Y+60	; 0x3c
     928:	7d ad       	ldd	r23, Y+61	; 0x3d
     92a:	8e ad       	ldd	r24, Y+62	; 0x3e
     92c:	9f ad       	ldd	r25, Y+63	; 0x3f
     92e:	65 97       	sbiw	r28, 0x15	; 21
     930:	61 50       	subi	r22, 0x01	; 1
     932:	70 40       	sbci	r23, 0x00	; 0
     934:	80 40       	sbci	r24, 0x00	; 0
     936:	90 40       	sbci	r25, 0x00	; 0
     938:	65 96       	adiw	r28, 0x15	; 21
     93a:	6c af       	std	Y+60, r22	; 0x3c
     93c:	7d af       	std	Y+61, r23	; 0x3d
     93e:	8e af       	std	Y+62, r24	; 0x3e
     940:	9f af       	std	Y+63, r25	; 0x3f
     942:	65 97       	sbiw	r28, 0x15	; 21
     944:	a2 0c       	add	r10, r2
     946:	b3 1c       	adc	r11, r3
     948:	c4 1c       	adc	r12, r4
     94a:	d5 1c       	adc	r13, r5
     94c:	a2 14       	cp	r10, r2
     94e:	b3 04       	cpc	r11, r3
     950:	c4 04       	cpc	r12, r4
     952:	d5 04       	cpc	r13, r5
     954:	98 f0       	brcs	.+38     	; 0x97c <__stack+0x11d>
     956:	a2 16       	cp	r10, r18
     958:	b3 06       	cpc	r11, r19
     95a:	c4 06       	cpc	r12, r20
     95c:	d5 06       	cpc	r13, r21
     95e:	70 f4       	brcc	.+28     	; 0x97c <__stack+0x11d>
     960:	61 50       	subi	r22, 0x01	; 1
     962:	70 40       	sbci	r23, 0x00	; 0
     964:	80 40       	sbci	r24, 0x00	; 0
     966:	90 40       	sbci	r25, 0x00	; 0
     968:	65 96       	adiw	r28, 0x15	; 21
     96a:	6c af       	std	Y+60, r22	; 0x3c
     96c:	7d af       	std	Y+61, r23	; 0x3d
     96e:	8e af       	std	Y+62, r24	; 0x3e
     970:	9f af       	std	Y+63, r25	; 0x3f
     972:	65 97       	sbiw	r28, 0x15	; 21
     974:	a2 0c       	add	r10, r2
     976:	b3 1c       	adc	r11, r3
     978:	c4 1c       	adc	r12, r4
     97a:	d5 1c       	adc	r13, r5
     97c:	a2 1a       	sub	r10, r18
     97e:	b3 0a       	sbc	r11, r19
     980:	c4 0a       	sbc	r12, r20
     982:	d5 0a       	sbc	r13, r21
     984:	c6 01       	movw	r24, r12
     986:	b5 01       	movw	r22, r10
     988:	a4 01       	movw	r20, r8
     98a:	93 01       	movw	r18, r6
     98c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     990:	7b 01       	movw	r14, r22
     992:	8c 01       	movw	r16, r24
     994:	c6 01       	movw	r24, r12
     996:	b5 01       	movw	r22, r10
     998:	a4 01       	movw	r20, r8
     99a:	93 01       	movw	r18, r6
     99c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     9a0:	c9 01       	movw	r24, r18
     9a2:	da 01       	movw	r26, r20
     9a4:	3c 01       	movw	r6, r24
     9a6:	4d 01       	movw	r8, r26
     9a8:	c4 01       	movw	r24, r8
     9aa:	b3 01       	movw	r22, r6
     9ac:	61 96       	adiw	r28, 0x11	; 17
     9ae:	2c ad       	ldd	r18, Y+60	; 0x3c
     9b0:	3d ad       	ldd	r19, Y+61	; 0x3d
     9b2:	4e ad       	ldd	r20, Y+62	; 0x3e
     9b4:	5f ad       	ldd	r21, Y+63	; 0x3f
     9b6:	61 97       	sbiw	r28, 0x11	; 17
     9b8:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     9bc:	9b 01       	movw	r18, r22
     9be:	ac 01       	movw	r20, r24
     9c0:	87 01       	movw	r16, r14
     9c2:	ff 24       	eor	r15, r15
     9c4:	ee 24       	eor	r14, r14
     9c6:	89 ad       	ldd	r24, Y+57	; 0x39
     9c8:	9a ad       	ldd	r25, Y+58	; 0x3a
     9ca:	ab ad       	ldd	r26, Y+59	; 0x3b
     9cc:	bc ad       	ldd	r27, Y+60	; 0x3c
     9ce:	a0 70       	andi	r26, 0x00	; 0
     9d0:	b0 70       	andi	r27, 0x00	; 0
     9d2:	57 01       	movw	r10, r14
     9d4:	68 01       	movw	r12, r16
     9d6:	a8 2a       	or	r10, r24
     9d8:	b9 2a       	or	r11, r25
     9da:	ca 2a       	or	r12, r26
     9dc:	db 2a       	or	r13, r27
     9de:	a2 16       	cp	r10, r18
     9e0:	b3 06       	cpc	r11, r19
     9e2:	c4 06       	cpc	r12, r20
     9e4:	d5 06       	cpc	r13, r21
     9e6:	e0 f4       	brcc	.+56     	; 0xa20 <__stack+0x1c1>
     9e8:	08 94       	sec
     9ea:	61 08       	sbc	r6, r1
     9ec:	71 08       	sbc	r7, r1
     9ee:	81 08       	sbc	r8, r1
     9f0:	91 08       	sbc	r9, r1
     9f2:	a2 0c       	add	r10, r2
     9f4:	b3 1c       	adc	r11, r3
     9f6:	c4 1c       	adc	r12, r4
     9f8:	d5 1c       	adc	r13, r5
     9fa:	a2 14       	cp	r10, r2
     9fc:	b3 04       	cpc	r11, r3
     9fe:	c4 04       	cpc	r12, r4
     a00:	d5 04       	cpc	r13, r5
     a02:	70 f0       	brcs	.+28     	; 0xa20 <__stack+0x1c1>
     a04:	a2 16       	cp	r10, r18
     a06:	b3 06       	cpc	r11, r19
     a08:	c4 06       	cpc	r12, r20
     a0a:	d5 06       	cpc	r13, r21
     a0c:	48 f4       	brcc	.+18     	; 0xa20 <__stack+0x1c1>
     a0e:	08 94       	sec
     a10:	61 08       	sbc	r6, r1
     a12:	71 08       	sbc	r7, r1
     a14:	81 08       	sbc	r8, r1
     a16:	91 08       	sbc	r9, r1
     a18:	a2 0c       	add	r10, r2
     a1a:	b3 1c       	adc	r11, r3
     a1c:	c4 1c       	adc	r12, r4
     a1e:	d5 1c       	adc	r13, r5
     a20:	21 96       	adiw	r28, 0x01	; 1
     a22:	8c ad       	ldd	r24, Y+60	; 0x3c
     a24:	9d ad       	ldd	r25, Y+61	; 0x3d
     a26:	ae ad       	ldd	r26, Y+62	; 0x3e
     a28:	bf ad       	ldd	r27, Y+63	; 0x3f
     a2a:	21 97       	sbiw	r28, 0x01	; 1
     a2c:	e3 96       	adiw	r28, 0x33	; 51
     a2e:	0f ac       	ldd	r0, Y+63	; 0x3f
     a30:	e3 97       	sbiw	r28, 0x33	; 51
     a32:	04 c0       	rjmp	.+8      	; 0xa3c <__stack+0x1dd>
     a34:	88 0f       	add	r24, r24
     a36:	99 1f       	adc	r25, r25
     a38:	aa 1f       	adc	r26, r26
     a3a:	bb 1f       	adc	r27, r27
     a3c:	0a 94       	dec	r0
     a3e:	d2 f7       	brpl	.-12     	; 0xa34 <__stack+0x1d5>
     a40:	21 96       	adiw	r28, 0x01	; 1
     a42:	8c af       	std	Y+60, r24	; 0x3c
     a44:	9d af       	std	Y+61, r25	; 0x3d
     a46:	ae af       	std	Y+62, r26	; 0x3e
     a48:	bf af       	std	Y+63, r27	; 0x3f
     a4a:	21 97       	sbiw	r28, 0x01	; 1
     a4c:	a2 1a       	sub	r10, r18
     a4e:	b3 0a       	sbc	r11, r19
     a50:	c4 0a       	sbc	r12, r20
     a52:	d5 0a       	sbc	r13, r21
     a54:	65 96       	adiw	r28, 0x15	; 21
     a56:	ec ac       	ldd	r14, Y+60	; 0x3c
     a58:	fd ac       	ldd	r15, Y+61	; 0x3d
     a5a:	0e ad       	ldd	r16, Y+62	; 0x3e
     a5c:	1f ad       	ldd	r17, Y+63	; 0x3f
     a5e:	65 97       	sbiw	r28, 0x15	; 21
     a60:	d7 01       	movw	r26, r14
     a62:	99 27       	eor	r25, r25
     a64:	88 27       	eor	r24, r24
     a66:	68 2a       	or	r6, r24
     a68:	79 2a       	or	r7, r25
     a6a:	8a 2a       	or	r8, r26
     a6c:	9b 2a       	or	r9, r27
     a6e:	82 01       	movw	r16, r4
     a70:	22 27       	eor	r18, r18
     a72:	33 27       	eor	r19, r19
     a74:	69 96       	adiw	r28, 0x19	; 25
     a76:	0c af       	std	Y+60, r16	; 0x3c
     a78:	1d af       	std	Y+61, r17	; 0x3d
     a7a:	2e af       	std	Y+62, r18	; 0x3e
     a7c:	3f af       	std	Y+63, r19	; 0x3f
     a7e:	69 97       	sbiw	r28, 0x19	; 25
     a80:	a2 01       	movw	r20, r4
     a82:	91 01       	movw	r18, r2
     a84:	40 70       	andi	r20, 0x00	; 0
     a86:	50 70       	andi	r21, 0x00	; 0
     a88:	6d 96       	adiw	r28, 0x1d	; 29
     a8a:	2c af       	std	Y+60, r18	; 0x3c
     a8c:	3d af       	std	Y+61, r19	; 0x3d
     a8e:	4e af       	std	Y+62, r20	; 0x3e
     a90:	5f af       	std	Y+63, r21	; 0x3f
     a92:	6d 97       	sbiw	r28, 0x1d	; 29
     a94:	c6 01       	movw	r24, r12
     a96:	b5 01       	movw	r22, r10
     a98:	69 96       	adiw	r28, 0x19	; 25
     a9a:	2c ad       	ldd	r18, Y+60	; 0x3c
     a9c:	3d ad       	ldd	r19, Y+61	; 0x3d
     a9e:	4e ad       	ldd	r20, Y+62	; 0x3e
     aa0:	5f ad       	ldd	r21, Y+63	; 0x3f
     aa2:	69 97       	sbiw	r28, 0x19	; 25
     aa4:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     aa8:	7b 01       	movw	r14, r22
     aaa:	8c 01       	movw	r16, r24
     aac:	c6 01       	movw	r24, r12
     aae:	b5 01       	movw	r22, r10
     ab0:	69 96       	adiw	r28, 0x19	; 25
     ab2:	2c ad       	ldd	r18, Y+60	; 0x3c
     ab4:	3d ad       	ldd	r19, Y+61	; 0x3d
     ab6:	4e ad       	ldd	r20, Y+62	; 0x3e
     ab8:	5f ad       	ldd	r21, Y+63	; 0x3f
     aba:	69 97       	sbiw	r28, 0x19	; 25
     abc:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     ac0:	c9 01       	movw	r24, r18
     ac2:	da 01       	movw	r26, r20
     ac4:	a1 96       	adiw	r28, 0x21	; 33
     ac6:	8c af       	std	Y+60, r24	; 0x3c
     ac8:	9d af       	std	Y+61, r25	; 0x3d
     aca:	ae af       	std	Y+62, r26	; 0x3e
     acc:	bf af       	std	Y+63, r27	; 0x3f
     ace:	a1 97       	sbiw	r28, 0x21	; 33
     ad0:	bc 01       	movw	r22, r24
     ad2:	cd 01       	movw	r24, r26
     ad4:	6d 96       	adiw	r28, 0x1d	; 29
     ad6:	2c ad       	ldd	r18, Y+60	; 0x3c
     ad8:	3d ad       	ldd	r19, Y+61	; 0x3d
     ada:	4e ad       	ldd	r20, Y+62	; 0x3e
     adc:	5f ad       	ldd	r21, Y+63	; 0x3f
     ade:	6d 97       	sbiw	r28, 0x1d	; 29
     ae0:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     ae4:	9b 01       	movw	r18, r22
     ae6:	ac 01       	movw	r20, r24
     ae8:	87 01       	movw	r16, r14
     aea:	ff 24       	eor	r15, r15
     aec:	ee 24       	eor	r14, r14
     aee:	21 96       	adiw	r28, 0x01	; 1
     af0:	ac ac       	ldd	r10, Y+60	; 0x3c
     af2:	bd ac       	ldd	r11, Y+61	; 0x3d
     af4:	ce ac       	ldd	r12, Y+62	; 0x3e
     af6:	df ac       	ldd	r13, Y+63	; 0x3f
     af8:	21 97       	sbiw	r28, 0x01	; 1
     afa:	c6 01       	movw	r24, r12
     afc:	aa 27       	eor	r26, r26
     afe:	bb 27       	eor	r27, r27
     b00:	57 01       	movw	r10, r14
     b02:	68 01       	movw	r12, r16
     b04:	a8 2a       	or	r10, r24
     b06:	b9 2a       	or	r11, r25
     b08:	ca 2a       	or	r12, r26
     b0a:	db 2a       	or	r13, r27
     b0c:	a2 16       	cp	r10, r18
     b0e:	b3 06       	cpc	r11, r19
     b10:	c4 06       	cpc	r12, r20
     b12:	d5 06       	cpc	r13, r21
     b14:	60 f5       	brcc	.+88     	; 0xb6e <__stack+0x30f>
     b16:	a1 96       	adiw	r28, 0x21	; 33
     b18:	6c ad       	ldd	r22, Y+60	; 0x3c
     b1a:	7d ad       	ldd	r23, Y+61	; 0x3d
     b1c:	8e ad       	ldd	r24, Y+62	; 0x3e
     b1e:	9f ad       	ldd	r25, Y+63	; 0x3f
     b20:	a1 97       	sbiw	r28, 0x21	; 33
     b22:	61 50       	subi	r22, 0x01	; 1
     b24:	70 40       	sbci	r23, 0x00	; 0
     b26:	80 40       	sbci	r24, 0x00	; 0
     b28:	90 40       	sbci	r25, 0x00	; 0
     b2a:	a1 96       	adiw	r28, 0x21	; 33
     b2c:	6c af       	std	Y+60, r22	; 0x3c
     b2e:	7d af       	std	Y+61, r23	; 0x3d
     b30:	8e af       	std	Y+62, r24	; 0x3e
     b32:	9f af       	std	Y+63, r25	; 0x3f
     b34:	a1 97       	sbiw	r28, 0x21	; 33
     b36:	a2 0c       	add	r10, r2
     b38:	b3 1c       	adc	r11, r3
     b3a:	c4 1c       	adc	r12, r4
     b3c:	d5 1c       	adc	r13, r5
     b3e:	a2 14       	cp	r10, r2
     b40:	b3 04       	cpc	r11, r3
     b42:	c4 04       	cpc	r12, r4
     b44:	d5 04       	cpc	r13, r5
     b46:	98 f0       	brcs	.+38     	; 0xb6e <__stack+0x30f>
     b48:	a2 16       	cp	r10, r18
     b4a:	b3 06       	cpc	r11, r19
     b4c:	c4 06       	cpc	r12, r20
     b4e:	d5 06       	cpc	r13, r21
     b50:	70 f4       	brcc	.+28     	; 0xb6e <__stack+0x30f>
     b52:	61 50       	subi	r22, 0x01	; 1
     b54:	70 40       	sbci	r23, 0x00	; 0
     b56:	80 40       	sbci	r24, 0x00	; 0
     b58:	90 40       	sbci	r25, 0x00	; 0
     b5a:	a1 96       	adiw	r28, 0x21	; 33
     b5c:	6c af       	std	Y+60, r22	; 0x3c
     b5e:	7d af       	std	Y+61, r23	; 0x3d
     b60:	8e af       	std	Y+62, r24	; 0x3e
     b62:	9f af       	std	Y+63, r25	; 0x3f
     b64:	a1 97       	sbiw	r28, 0x21	; 33
     b66:	a2 0c       	add	r10, r2
     b68:	b3 1c       	adc	r11, r3
     b6a:	c4 1c       	adc	r12, r4
     b6c:	d5 1c       	adc	r13, r5
     b6e:	a2 1a       	sub	r10, r18
     b70:	b3 0a       	sbc	r11, r19
     b72:	c4 0a       	sbc	r12, r20
     b74:	d5 0a       	sbc	r13, r21
     b76:	c6 01       	movw	r24, r12
     b78:	b5 01       	movw	r22, r10
     b7a:	69 96       	adiw	r28, 0x19	; 25
     b7c:	2c ad       	ldd	r18, Y+60	; 0x3c
     b7e:	3d ad       	ldd	r19, Y+61	; 0x3d
     b80:	4e ad       	ldd	r20, Y+62	; 0x3e
     b82:	5f ad       	ldd	r21, Y+63	; 0x3f
     b84:	69 97       	sbiw	r28, 0x19	; 25
     b86:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     b8a:	7b 01       	movw	r14, r22
     b8c:	8c 01       	movw	r16, r24
     b8e:	c6 01       	movw	r24, r12
     b90:	b5 01       	movw	r22, r10
     b92:	69 96       	adiw	r28, 0x19	; 25
     b94:	2c ad       	ldd	r18, Y+60	; 0x3c
     b96:	3d ad       	ldd	r19, Y+61	; 0x3d
     b98:	4e ad       	ldd	r20, Y+62	; 0x3e
     b9a:	5f ad       	ldd	r21, Y+63	; 0x3f
     b9c:	69 97       	sbiw	r28, 0x19	; 25
     b9e:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     ba2:	c9 01       	movw	r24, r18
     ba4:	da 01       	movw	r26, r20
     ba6:	5c 01       	movw	r10, r24
     ba8:	6d 01       	movw	r12, r26
     baa:	c6 01       	movw	r24, r12
     bac:	b5 01       	movw	r22, r10
     bae:	6d 96       	adiw	r28, 0x1d	; 29
     bb0:	2c ad       	ldd	r18, Y+60	; 0x3c
     bb2:	3d ad       	ldd	r19, Y+61	; 0x3d
     bb4:	4e ad       	ldd	r20, Y+62	; 0x3e
     bb6:	5f ad       	ldd	r21, Y+63	; 0x3f
     bb8:	6d 97       	sbiw	r28, 0x1d	; 29
     bba:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     bbe:	9b 01       	movw	r18, r22
     bc0:	ac 01       	movw	r20, r24
     bc2:	87 01       	movw	r16, r14
     bc4:	ff 24       	eor	r15, r15
     bc6:	ee 24       	eor	r14, r14
     bc8:	21 96       	adiw	r28, 0x01	; 1
     bca:	8c ad       	ldd	r24, Y+60	; 0x3c
     bcc:	9d ad       	ldd	r25, Y+61	; 0x3d
     bce:	ae ad       	ldd	r26, Y+62	; 0x3e
     bd0:	bf ad       	ldd	r27, Y+63	; 0x3f
     bd2:	21 97       	sbiw	r28, 0x01	; 1
     bd4:	a0 70       	andi	r26, 0x00	; 0
     bd6:	b0 70       	andi	r27, 0x00	; 0
     bd8:	e8 2a       	or	r14, r24
     bda:	f9 2a       	or	r15, r25
     bdc:	0a 2b       	or	r16, r26
     bde:	1b 2b       	or	r17, r27
     be0:	e2 16       	cp	r14, r18
     be2:	f3 06       	cpc	r15, r19
     be4:	04 07       	cpc	r16, r20
     be6:	15 07       	cpc	r17, r21
     be8:	c0 f4       	brcc	.+48     	; 0xc1a <__stack+0x3bb>
     bea:	08 94       	sec
     bec:	a1 08       	sbc	r10, r1
     bee:	b1 08       	sbc	r11, r1
     bf0:	c1 08       	sbc	r12, r1
     bf2:	d1 08       	sbc	r13, r1
     bf4:	e2 0c       	add	r14, r2
     bf6:	f3 1c       	adc	r15, r3
     bf8:	04 1d       	adc	r16, r4
     bfa:	15 1d       	adc	r17, r5
     bfc:	e2 14       	cp	r14, r2
     bfe:	f3 04       	cpc	r15, r3
     c00:	04 05       	cpc	r16, r4
     c02:	15 05       	cpc	r17, r5
     c04:	50 f0       	brcs	.+20     	; 0xc1a <__stack+0x3bb>
     c06:	e2 16       	cp	r14, r18
     c08:	f3 06       	cpc	r15, r19
     c0a:	04 07       	cpc	r16, r20
     c0c:	15 07       	cpc	r17, r21
     c0e:	28 f4       	brcc	.+10     	; 0xc1a <__stack+0x3bb>
     c10:	08 94       	sec
     c12:	a1 08       	sbc	r10, r1
     c14:	b1 08       	sbc	r11, r1
     c16:	c1 08       	sbc	r12, r1
     c18:	d1 08       	sbc	r13, r1
     c1a:	a1 96       	adiw	r28, 0x21	; 33
     c1c:	ec ac       	ldd	r14, Y+60	; 0x3c
     c1e:	fd ac       	ldd	r15, Y+61	; 0x3d
     c20:	0e ad       	ldd	r16, Y+62	; 0x3e
     c22:	1f ad       	ldd	r17, Y+63	; 0x3f
     c24:	a1 97       	sbiw	r28, 0x21	; 33
     c26:	d7 01       	movw	r26, r14
     c28:	99 27       	eor	r25, r25
     c2a:	88 27       	eor	r24, r24
     c2c:	96 01       	movw	r18, r12
     c2e:	85 01       	movw	r16, r10
     c30:	08 2b       	or	r16, r24
     c32:	19 2b       	or	r17, r25
     c34:	2a 2b       	or	r18, r26
     c36:	3b 2b       	or	r19, r27
     c38:	25 96       	adiw	r28, 0x05	; 5
     c3a:	0c af       	std	Y+60, r16	; 0x3c
     c3c:	1d af       	std	Y+61, r17	; 0x3d
     c3e:	2e af       	std	Y+62, r18	; 0x3e
     c40:	3f af       	std	Y+63, r19	; 0x3f
     c42:	25 97       	sbiw	r28, 0x05	; 5
     c44:	72 c2       	rjmp	.+1252   	; 0x112a <__stack+0x8cb>
     c46:	6e 14       	cp	r6, r14
     c48:	7f 04       	cpc	r7, r15
     c4a:	80 06       	cpc	r8, r16
     c4c:	91 06       	cpc	r9, r17
     c4e:	08 f4       	brcc	.+2      	; 0xc52 <__stack+0x3f3>
     c50:	5f c2       	rjmp	.+1214   	; 0x1110 <__stack+0x8b1>
     c52:	20 e0       	ldi	r18, 0x00	; 0
     c54:	e2 16       	cp	r14, r18
     c56:	20 e0       	ldi	r18, 0x00	; 0
     c58:	f2 06       	cpc	r15, r18
     c5a:	21 e0       	ldi	r18, 0x01	; 1
     c5c:	02 07       	cpc	r16, r18
     c5e:	20 e0       	ldi	r18, 0x00	; 0
     c60:	12 07       	cpc	r17, r18
     c62:	88 f4       	brcc	.+34     	; 0xc86 <__stack+0x427>
     c64:	3f ef       	ldi	r19, 0xFF	; 255
     c66:	e3 16       	cp	r14, r19
     c68:	f1 04       	cpc	r15, r1
     c6a:	01 05       	cpc	r16, r1
     c6c:	11 05       	cpc	r17, r1
     c6e:	31 f0       	breq	.+12     	; 0xc7c <__stack+0x41d>
     c70:	28 f0       	brcs	.+10     	; 0xc7c <__stack+0x41d>
     c72:	48 e0       	ldi	r20, 0x08	; 8
     c74:	50 e0       	ldi	r21, 0x00	; 0
     c76:	60 e0       	ldi	r22, 0x00	; 0
     c78:	70 e0       	ldi	r23, 0x00	; 0
     c7a:	17 c0       	rjmp	.+46     	; 0xcaa <__stack+0x44b>
     c7c:	40 e0       	ldi	r20, 0x00	; 0
     c7e:	50 e0       	ldi	r21, 0x00	; 0
     c80:	60 e0       	ldi	r22, 0x00	; 0
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	12 c0       	rjmp	.+36     	; 0xcaa <__stack+0x44b>
     c86:	40 e0       	ldi	r20, 0x00	; 0
     c88:	e4 16       	cp	r14, r20
     c8a:	40 e0       	ldi	r20, 0x00	; 0
     c8c:	f4 06       	cpc	r15, r20
     c8e:	40 e0       	ldi	r20, 0x00	; 0
     c90:	04 07       	cpc	r16, r20
     c92:	41 e0       	ldi	r20, 0x01	; 1
     c94:	14 07       	cpc	r17, r20
     c96:	28 f0       	brcs	.+10     	; 0xca2 <__stack+0x443>
     c98:	48 e1       	ldi	r20, 0x18	; 24
     c9a:	50 e0       	ldi	r21, 0x00	; 0
     c9c:	60 e0       	ldi	r22, 0x00	; 0
     c9e:	70 e0       	ldi	r23, 0x00	; 0
     ca0:	04 c0       	rjmp	.+8      	; 0xcaa <__stack+0x44b>
     ca2:	40 e1       	ldi	r20, 0x10	; 16
     ca4:	50 e0       	ldi	r21, 0x00	; 0
     ca6:	60 e0       	ldi	r22, 0x00	; 0
     ca8:	70 e0       	ldi	r23, 0x00	; 0
     caa:	d8 01       	movw	r26, r16
     cac:	c7 01       	movw	r24, r14
     cae:	04 2e       	mov	r0, r20
     cb0:	04 c0       	rjmp	.+8      	; 0xcba <__stack+0x45b>
     cb2:	b6 95       	lsr	r27
     cb4:	a7 95       	ror	r26
     cb6:	97 95       	ror	r25
     cb8:	87 95       	ror	r24
     cba:	0a 94       	dec	r0
     cbc:	d2 f7       	brpl	.-12     	; 0xcb2 <__stack+0x453>
     cbe:	8f 5f       	subi	r24, 0xFF	; 255
     cc0:	9e 4f       	sbci	r25, 0xFE	; 254
     cc2:	dc 01       	movw	r26, r24
     cc4:	2c 91       	ld	r18, X
     cc6:	30 e2       	ldi	r19, 0x20	; 32
     cc8:	a3 2e       	mov	r10, r19
     cca:	b1 2c       	mov	r11, r1
     ccc:	c1 2c       	mov	r12, r1
     cce:	d1 2c       	mov	r13, r1
     cd0:	d6 01       	movw	r26, r12
     cd2:	c5 01       	movw	r24, r10
     cd4:	84 1b       	sub	r24, r20
     cd6:	95 0b       	sbc	r25, r21
     cd8:	a6 0b       	sbc	r26, r22
     cda:	b7 0b       	sbc	r27, r23
     cdc:	82 1b       	sub	r24, r18
     cde:	91 09       	sbc	r25, r1
     ce0:	a1 09       	sbc	r26, r1
     ce2:	b1 09       	sbc	r27, r1
     ce4:	00 97       	sbiw	r24, 0x00	; 0
     ce6:	a1 05       	cpc	r26, r1
     ce8:	b1 05       	cpc	r27, r1
     cea:	99 f4       	brne	.+38     	; 0xd12 <__stack+0x4b3>
     cec:	e6 14       	cp	r14, r6
     cee:	f7 04       	cpc	r15, r7
     cf0:	08 05       	cpc	r16, r8
     cf2:	19 05       	cpc	r17, r9
     cf4:	08 f4       	brcc	.+2      	; 0xcf8 <__stack+0x499>
     cf6:	fe c1       	rjmp	.+1020   	; 0x10f4 <__stack+0x895>
     cf8:	21 96       	adiw	r28, 0x01	; 1
     cfa:	6c ac       	ldd	r6, Y+60	; 0x3c
     cfc:	7d ac       	ldd	r7, Y+61	; 0x3d
     cfe:	8e ac       	ldd	r8, Y+62	; 0x3e
     d00:	9f ac       	ldd	r9, Y+63	; 0x3f
     d02:	21 97       	sbiw	r28, 0x01	; 1
     d04:	62 14       	cp	r6, r2
     d06:	73 04       	cpc	r7, r3
     d08:	84 04       	cpc	r8, r4
     d0a:	95 04       	cpc	r9, r5
     d0c:	08 f0       	brcs	.+2      	; 0xd10 <__stack+0x4b1>
     d0e:	f2 c1       	rjmp	.+996    	; 0x10f4 <__stack+0x895>
     d10:	ff c1       	rjmp	.+1022   	; 0x1110 <__stack+0x8b1>
     d12:	e2 96       	adiw	r28, 0x32	; 50
     d14:	8f af       	std	Y+63, r24	; 0x3f
     d16:	e2 97       	sbiw	r28, 0x32	; 50
     d18:	08 2e       	mov	r0, r24
     d1a:	04 c0       	rjmp	.+8      	; 0xd24 <__stack+0x4c5>
     d1c:	ee 0c       	add	r14, r14
     d1e:	ff 1c       	adc	r15, r15
     d20:	00 1f       	adc	r16, r16
     d22:	11 1f       	adc	r17, r17
     d24:	0a 94       	dec	r0
     d26:	d2 f7       	brpl	.-12     	; 0xd1c <__stack+0x4bd>
     d28:	6a 2d       	mov	r22, r10
     d2a:	68 1b       	sub	r22, r24
     d2c:	d2 01       	movw	r26, r4
     d2e:	c1 01       	movw	r24, r2
     d30:	06 2e       	mov	r0, r22
     d32:	04 c0       	rjmp	.+8      	; 0xd3c <__stack+0x4dd>
     d34:	b6 95       	lsr	r27
     d36:	a7 95       	ror	r26
     d38:	97 95       	ror	r25
     d3a:	87 95       	ror	r24
     d3c:	0a 94       	dec	r0
     d3e:	d2 f7       	brpl	.-12     	; 0xd34 <__stack+0x4d5>
     d40:	5c 01       	movw	r10, r24
     d42:	6d 01       	movw	r12, r26
     d44:	ae 28       	or	r10, r14
     d46:	bf 28       	or	r11, r15
     d48:	c0 2a       	or	r12, r16
     d4a:	d1 2a       	or	r13, r17
     d4c:	ad aa       	std	Y+53, r10	; 0x35
     d4e:	be aa       	std	Y+54, r11	; 0x36
     d50:	cf aa       	std	Y+55, r12	; 0x37
     d52:	d8 ae       	std	Y+56, r13	; 0x38
     d54:	72 01       	movw	r14, r4
     d56:	61 01       	movw	r12, r2
     d58:	e2 96       	adiw	r28, 0x32	; 50
     d5a:	0f ac       	ldd	r0, Y+63	; 0x3f
     d5c:	e2 97       	sbiw	r28, 0x32	; 50
     d5e:	04 c0       	rjmp	.+8      	; 0xd68 <__stack+0x509>
     d60:	cc 0c       	add	r12, r12
     d62:	dd 1c       	adc	r13, r13
     d64:	ee 1c       	adc	r14, r14
     d66:	ff 1c       	adc	r15, r15
     d68:	0a 94       	dec	r0
     d6a:	d2 f7       	brpl	.-12     	; 0xd60 <__stack+0x501>
     d6c:	c9 aa       	std	Y+49, r12	; 0x31
     d6e:	da aa       	std	Y+50, r13	; 0x32
     d70:	eb aa       	std	Y+51, r14	; 0x33
     d72:	fc aa       	std	Y+52, r15	; 0x34
     d74:	64 01       	movw	r12, r8
     d76:	53 01       	movw	r10, r6
     d78:	06 2e       	mov	r0, r22
     d7a:	04 c0       	rjmp	.+8      	; 0xd84 <__stack+0x525>
     d7c:	d6 94       	lsr	r13
     d7e:	c7 94       	ror	r12
     d80:	b7 94       	ror	r11
     d82:	a7 94       	ror	r10
     d84:	0a 94       	dec	r0
     d86:	d2 f7       	brpl	.-12     	; 0xd7c <__stack+0x51d>
     d88:	d4 01       	movw	r26, r8
     d8a:	c3 01       	movw	r24, r6
     d8c:	e2 96       	adiw	r28, 0x32	; 50
     d8e:	0f ac       	ldd	r0, Y+63	; 0x3f
     d90:	e2 97       	sbiw	r28, 0x32	; 50
     d92:	04 c0       	rjmp	.+8      	; 0xd9c <__stack+0x53d>
     d94:	88 0f       	add	r24, r24
     d96:	99 1f       	adc	r25, r25
     d98:	aa 1f       	adc	r26, r26
     d9a:	bb 1f       	adc	r27, r27
     d9c:	0a 94       	dec	r0
     d9e:	d2 f7       	brpl	.-12     	; 0xd94 <__stack+0x535>
     da0:	21 96       	adiw	r28, 0x01	; 1
     da2:	ec ac       	ldd	r14, Y+60	; 0x3c
     da4:	fd ac       	ldd	r15, Y+61	; 0x3d
     da6:	0e ad       	ldd	r16, Y+62	; 0x3e
     da8:	1f ad       	ldd	r17, Y+63	; 0x3f
     daa:	21 97       	sbiw	r28, 0x01	; 1
     dac:	04 c0       	rjmp	.+8      	; 0xdb6 <__stack+0x557>
     dae:	16 95       	lsr	r17
     db0:	07 95       	ror	r16
     db2:	f7 94       	ror	r15
     db4:	e7 94       	ror	r14
     db6:	6a 95       	dec	r22
     db8:	d2 f7       	brpl	.-12     	; 0xdae <__stack+0x54f>
     dba:	37 01       	movw	r6, r14
     dbc:	48 01       	movw	r8, r16
     dbe:	68 2a       	or	r6, r24
     dc0:	79 2a       	or	r7, r25
     dc2:	8a 2a       	or	r8, r26
     dc4:	9b 2a       	or	r9, r27
     dc6:	6d a6       	std	Y+45, r6	; 0x2d
     dc8:	7e a6       	std	Y+46, r7	; 0x2e
     dca:	8f a6       	std	Y+47, r8	; 0x2f
     dcc:	98 aa       	std	Y+48, r9	; 0x30
     dce:	ed a8       	ldd	r14, Y+53	; 0x35
     dd0:	fe a8       	ldd	r15, Y+54	; 0x36
     dd2:	0f a9       	ldd	r16, Y+55	; 0x37
     dd4:	18 ad       	ldd	r17, Y+56	; 0x38
     dd6:	38 01       	movw	r6, r16
     dd8:	88 24       	eor	r8, r8
     dda:	99 24       	eor	r9, r9
     ddc:	98 01       	movw	r18, r16
     dde:	87 01       	movw	r16, r14
     de0:	20 70       	andi	r18, 0x00	; 0
     de2:	30 70       	andi	r19, 0x00	; 0
     de4:	a5 96       	adiw	r28, 0x25	; 37
     de6:	0c af       	std	Y+60, r16	; 0x3c
     de8:	1d af       	std	Y+61, r17	; 0x3d
     dea:	2e af       	std	Y+62, r18	; 0x3e
     dec:	3f af       	std	Y+63, r19	; 0x3f
     dee:	a5 97       	sbiw	r28, 0x25	; 37
     df0:	c6 01       	movw	r24, r12
     df2:	b5 01       	movw	r22, r10
     df4:	a4 01       	movw	r20, r8
     df6:	93 01       	movw	r18, r6
     df8:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     dfc:	7b 01       	movw	r14, r22
     dfe:	8c 01       	movw	r16, r24
     e00:	c6 01       	movw	r24, r12
     e02:	b5 01       	movw	r22, r10
     e04:	a4 01       	movw	r20, r8
     e06:	93 01       	movw	r18, r6
     e08:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     e0c:	c9 01       	movw	r24, r18
     e0e:	da 01       	movw	r26, r20
     e10:	1c 01       	movw	r2, r24
     e12:	2d 01       	movw	r4, r26
     e14:	c2 01       	movw	r24, r4
     e16:	b1 01       	movw	r22, r2
     e18:	a5 96       	adiw	r28, 0x25	; 37
     e1a:	2c ad       	ldd	r18, Y+60	; 0x3c
     e1c:	3d ad       	ldd	r19, Y+61	; 0x3d
     e1e:	4e ad       	ldd	r20, Y+62	; 0x3e
     e20:	5f ad       	ldd	r21, Y+63	; 0x3f
     e22:	a5 97       	sbiw	r28, 0x25	; 37
     e24:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     e28:	9b 01       	movw	r18, r22
     e2a:	ac 01       	movw	r20, r24
     e2c:	87 01       	movw	r16, r14
     e2e:	ff 24       	eor	r15, r15
     e30:	ee 24       	eor	r14, r14
     e32:	ad a4       	ldd	r10, Y+45	; 0x2d
     e34:	be a4       	ldd	r11, Y+46	; 0x2e
     e36:	cf a4       	ldd	r12, Y+47	; 0x2f
     e38:	d8 a8       	ldd	r13, Y+48	; 0x30
     e3a:	c6 01       	movw	r24, r12
     e3c:	aa 27       	eor	r26, r26
     e3e:	bb 27       	eor	r27, r27
     e40:	57 01       	movw	r10, r14
     e42:	68 01       	movw	r12, r16
     e44:	a8 2a       	or	r10, r24
     e46:	b9 2a       	or	r11, r25
     e48:	ca 2a       	or	r12, r26
     e4a:	db 2a       	or	r13, r27
     e4c:	a2 16       	cp	r10, r18
     e4e:	b3 06       	cpc	r11, r19
     e50:	c4 06       	cpc	r12, r20
     e52:	d5 06       	cpc	r13, r21
     e54:	00 f5       	brcc	.+64     	; 0xe96 <__stack+0x637>
     e56:	08 94       	sec
     e58:	21 08       	sbc	r2, r1
     e5a:	31 08       	sbc	r3, r1
     e5c:	41 08       	sbc	r4, r1
     e5e:	51 08       	sbc	r5, r1
     e60:	ed a8       	ldd	r14, Y+53	; 0x35
     e62:	fe a8       	ldd	r15, Y+54	; 0x36
     e64:	0f a9       	ldd	r16, Y+55	; 0x37
     e66:	18 ad       	ldd	r17, Y+56	; 0x38
     e68:	ae 0c       	add	r10, r14
     e6a:	bf 1c       	adc	r11, r15
     e6c:	c0 1e       	adc	r12, r16
     e6e:	d1 1e       	adc	r13, r17
     e70:	ae 14       	cp	r10, r14
     e72:	bf 04       	cpc	r11, r15
     e74:	c0 06       	cpc	r12, r16
     e76:	d1 06       	cpc	r13, r17
     e78:	70 f0       	brcs	.+28     	; 0xe96 <__stack+0x637>
     e7a:	a2 16       	cp	r10, r18
     e7c:	b3 06       	cpc	r11, r19
     e7e:	c4 06       	cpc	r12, r20
     e80:	d5 06       	cpc	r13, r21
     e82:	48 f4       	brcc	.+18     	; 0xe96 <__stack+0x637>
     e84:	08 94       	sec
     e86:	21 08       	sbc	r2, r1
     e88:	31 08       	sbc	r3, r1
     e8a:	41 08       	sbc	r4, r1
     e8c:	51 08       	sbc	r5, r1
     e8e:	ae 0c       	add	r10, r14
     e90:	bf 1c       	adc	r11, r15
     e92:	c0 1e       	adc	r12, r16
     e94:	d1 1e       	adc	r13, r17
     e96:	a2 1a       	sub	r10, r18
     e98:	b3 0a       	sbc	r11, r19
     e9a:	c4 0a       	sbc	r12, r20
     e9c:	d5 0a       	sbc	r13, r21
     e9e:	c6 01       	movw	r24, r12
     ea0:	b5 01       	movw	r22, r10
     ea2:	a4 01       	movw	r20, r8
     ea4:	93 01       	movw	r18, r6
     ea6:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     eaa:	7b 01       	movw	r14, r22
     eac:	8c 01       	movw	r16, r24
     eae:	c6 01       	movw	r24, r12
     eb0:	b5 01       	movw	r22, r10
     eb2:	a4 01       	movw	r20, r8
     eb4:	93 01       	movw	r18, r6
     eb6:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
     eba:	c9 01       	movw	r24, r18
     ebc:	da 01       	movw	r26, r20
     ebe:	3c 01       	movw	r6, r24
     ec0:	4d 01       	movw	r8, r26
     ec2:	c4 01       	movw	r24, r8
     ec4:	b3 01       	movw	r22, r6
     ec6:	a5 96       	adiw	r28, 0x25	; 37
     ec8:	2c ad       	ldd	r18, Y+60	; 0x3c
     eca:	3d ad       	ldd	r19, Y+61	; 0x3d
     ecc:	4e ad       	ldd	r20, Y+62	; 0x3e
     ece:	5f ad       	ldd	r21, Y+63	; 0x3f
     ed0:	a5 97       	sbiw	r28, 0x25	; 37
     ed2:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     ed6:	9b 01       	movw	r18, r22
     ed8:	ac 01       	movw	r20, r24
     eda:	87 01       	movw	r16, r14
     edc:	ff 24       	eor	r15, r15
     ede:	ee 24       	eor	r14, r14
     ee0:	8d a5       	ldd	r24, Y+45	; 0x2d
     ee2:	9e a5       	ldd	r25, Y+46	; 0x2e
     ee4:	af a5       	ldd	r26, Y+47	; 0x2f
     ee6:	b8 a9       	ldd	r27, Y+48	; 0x30
     ee8:	a0 70       	andi	r26, 0x00	; 0
     eea:	b0 70       	andi	r27, 0x00	; 0
     eec:	57 01       	movw	r10, r14
     eee:	68 01       	movw	r12, r16
     ef0:	a8 2a       	or	r10, r24
     ef2:	b9 2a       	or	r11, r25
     ef4:	ca 2a       	or	r12, r26
     ef6:	db 2a       	or	r13, r27
     ef8:	a2 16       	cp	r10, r18
     efa:	b3 06       	cpc	r11, r19
     efc:	c4 06       	cpc	r12, r20
     efe:	d5 06       	cpc	r13, r21
     f00:	00 f5       	brcc	.+64     	; 0xf42 <__stack+0x6e3>
     f02:	08 94       	sec
     f04:	61 08       	sbc	r6, r1
     f06:	71 08       	sbc	r7, r1
     f08:	81 08       	sbc	r8, r1
     f0a:	91 08       	sbc	r9, r1
     f0c:	6d a9       	ldd	r22, Y+53	; 0x35
     f0e:	7e a9       	ldd	r23, Y+54	; 0x36
     f10:	8f a9       	ldd	r24, Y+55	; 0x37
     f12:	98 ad       	ldd	r25, Y+56	; 0x38
     f14:	a6 0e       	add	r10, r22
     f16:	b7 1e       	adc	r11, r23
     f18:	c8 1e       	adc	r12, r24
     f1a:	d9 1e       	adc	r13, r25
     f1c:	a6 16       	cp	r10, r22
     f1e:	b7 06       	cpc	r11, r23
     f20:	c8 06       	cpc	r12, r24
     f22:	d9 06       	cpc	r13, r25
     f24:	70 f0       	brcs	.+28     	; 0xf42 <__stack+0x6e3>
     f26:	a2 16       	cp	r10, r18
     f28:	b3 06       	cpc	r11, r19
     f2a:	c4 06       	cpc	r12, r20
     f2c:	d5 06       	cpc	r13, r21
     f2e:	48 f4       	brcc	.+18     	; 0xf42 <__stack+0x6e3>
     f30:	08 94       	sec
     f32:	61 08       	sbc	r6, r1
     f34:	71 08       	sbc	r7, r1
     f36:	81 08       	sbc	r8, r1
     f38:	91 08       	sbc	r9, r1
     f3a:	a6 0e       	add	r10, r22
     f3c:	b7 1e       	adc	r11, r23
     f3e:	c8 1e       	adc	r12, r24
     f40:	d9 1e       	adc	r13, r25
     f42:	d6 01       	movw	r26, r12
     f44:	c5 01       	movw	r24, r10
     f46:	82 1b       	sub	r24, r18
     f48:	93 0b       	sbc	r25, r19
     f4a:	a4 0b       	sbc	r26, r20
     f4c:	b5 0b       	sbc	r27, r21
     f4e:	89 a7       	std	Y+41, r24	; 0x29
     f50:	9a a7       	std	Y+42, r25	; 0x2a
     f52:	ab a7       	std	Y+43, r26	; 0x2b
     f54:	bc a7       	std	Y+44, r27	; 0x2c
     f56:	d1 01       	movw	r26, r2
     f58:	99 27       	eor	r25, r25
     f5a:	88 27       	eor	r24, r24
     f5c:	64 01       	movw	r12, r8
     f5e:	53 01       	movw	r10, r6
     f60:	a8 2a       	or	r10, r24
     f62:	b9 2a       	or	r11, r25
     f64:	ca 2a       	or	r12, r26
     f66:	db 2a       	or	r13, r27
     f68:	25 96       	adiw	r28, 0x05	; 5
     f6a:	ac ae       	std	Y+60, r10	; 0x3c
     f6c:	bd ae       	std	Y+61, r11	; 0x3d
     f6e:	ce ae       	std	Y+62, r12	; 0x3e
     f70:	df ae       	std	Y+63, r13	; 0x3f
     f72:	25 97       	sbiw	r28, 0x05	; 5
     f74:	86 01       	movw	r16, r12
     f76:	75 01       	movw	r14, r10
     f78:	2f ef       	ldi	r18, 0xFF	; 255
     f7a:	3f ef       	ldi	r19, 0xFF	; 255
     f7c:	40 e0       	ldi	r20, 0x00	; 0
     f7e:	50 e0       	ldi	r21, 0x00	; 0
     f80:	e2 22       	and	r14, r18
     f82:	f3 22       	and	r15, r19
     f84:	04 23       	and	r16, r20
     f86:	15 23       	and	r17, r21
     f88:	a6 01       	movw	r20, r12
     f8a:	66 27       	eor	r22, r22
     f8c:	77 27       	eor	r23, r23
     f8e:	ad 96       	adiw	r28, 0x2d	; 45
     f90:	4c af       	std	Y+60, r20	; 0x3c
     f92:	5d af       	std	Y+61, r21	; 0x3d
     f94:	6e af       	std	Y+62, r22	; 0x3e
     f96:	7f af       	std	Y+63, r23	; 0x3f
     f98:	ad 97       	sbiw	r28, 0x2d	; 45
     f9a:	a9 a8       	ldd	r10, Y+49	; 0x31
     f9c:	ba a8       	ldd	r11, Y+50	; 0x32
     f9e:	cb a8       	ldd	r12, Y+51	; 0x33
     fa0:	dc a8       	ldd	r13, Y+52	; 0x34
     fa2:	6f ef       	ldi	r22, 0xFF	; 255
     fa4:	7f ef       	ldi	r23, 0xFF	; 255
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	a6 22       	and	r10, r22
     fac:	b7 22       	and	r11, r23
     fae:	c8 22       	and	r12, r24
     fb0:	d9 22       	and	r13, r25
     fb2:	89 a9       	ldd	r24, Y+49	; 0x31
     fb4:	9a a9       	ldd	r25, Y+50	; 0x32
     fb6:	ab a9       	ldd	r26, Y+51	; 0x33
     fb8:	bc a9       	ldd	r27, Y+52	; 0x34
     fba:	1d 01       	movw	r2, r26
     fbc:	44 24       	eor	r4, r4
     fbe:	55 24       	eor	r5, r5
     fc0:	c8 01       	movw	r24, r16
     fc2:	b7 01       	movw	r22, r14
     fc4:	a6 01       	movw	r20, r12
     fc6:	95 01       	movw	r18, r10
     fc8:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     fcc:	a9 96       	adiw	r28, 0x29	; 41
     fce:	6c af       	std	Y+60, r22	; 0x3c
     fd0:	7d af       	std	Y+61, r23	; 0x3d
     fd2:	8e af       	std	Y+62, r24	; 0x3e
     fd4:	9f af       	std	Y+63, r25	; 0x3f
     fd6:	a9 97       	sbiw	r28, 0x29	; 41
     fd8:	c8 01       	movw	r24, r16
     fda:	b7 01       	movw	r22, r14
     fdc:	a2 01       	movw	r20, r4
     fde:	91 01       	movw	r18, r2
     fe0:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     fe4:	3b 01       	movw	r6, r22
     fe6:	4c 01       	movw	r8, r24
     fe8:	ad 96       	adiw	r28, 0x2d	; 45
     fea:	6c ad       	ldd	r22, Y+60	; 0x3c
     fec:	7d ad       	ldd	r23, Y+61	; 0x3d
     fee:	8e ad       	ldd	r24, Y+62	; 0x3e
     ff0:	9f ad       	ldd	r25, Y+63	; 0x3f
     ff2:	ad 97       	sbiw	r28, 0x2d	; 45
     ff4:	a6 01       	movw	r20, r12
     ff6:	95 01       	movw	r18, r10
     ff8:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
     ffc:	7b 01       	movw	r14, r22
     ffe:	8c 01       	movw	r16, r24
    1000:	ad 96       	adiw	r28, 0x2d	; 45
    1002:	6c ad       	ldd	r22, Y+60	; 0x3c
    1004:	7d ad       	ldd	r23, Y+61	; 0x3d
    1006:	8e ad       	ldd	r24, Y+62	; 0x3e
    1008:	9f ad       	ldd	r25, Y+63	; 0x3f
    100a:	ad 97       	sbiw	r28, 0x2d	; 45
    100c:	a2 01       	movw	r20, r4
    100e:	91 01       	movw	r18, r2
    1010:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1014:	5b 01       	movw	r10, r22
    1016:	6c 01       	movw	r12, r24
    1018:	a8 01       	movw	r20, r16
    101a:	97 01       	movw	r18, r14
    101c:	26 0d       	add	r18, r6
    101e:	37 1d       	adc	r19, r7
    1020:	48 1d       	adc	r20, r8
    1022:	59 1d       	adc	r21, r9
    1024:	a9 96       	adiw	r28, 0x29	; 41
    1026:	6c ac       	ldd	r6, Y+60	; 0x3c
    1028:	7d ac       	ldd	r7, Y+61	; 0x3d
    102a:	8e ac       	ldd	r8, Y+62	; 0x3e
    102c:	9f ac       	ldd	r9, Y+63	; 0x3f
    102e:	a9 97       	sbiw	r28, 0x29	; 41
    1030:	c4 01       	movw	r24, r8
    1032:	aa 27       	eor	r26, r26
    1034:	bb 27       	eor	r27, r27
    1036:	28 0f       	add	r18, r24
    1038:	39 1f       	adc	r19, r25
    103a:	4a 1f       	adc	r20, r26
    103c:	5b 1f       	adc	r21, r27
    103e:	2e 15       	cp	r18, r14
    1040:	3f 05       	cpc	r19, r15
    1042:	40 07       	cpc	r20, r16
    1044:	51 07       	cpc	r21, r17
    1046:	48 f4       	brcc	.+18     	; 0x105a <__stack+0x7fb>
    1048:	e1 2c       	mov	r14, r1
    104a:	f1 2c       	mov	r15, r1
    104c:	61 e0       	ldi	r22, 0x01	; 1
    104e:	06 2f       	mov	r16, r22
    1050:	11 2d       	mov	r17, r1
    1052:	ae 0c       	add	r10, r14
    1054:	bf 1c       	adc	r11, r15
    1056:	c0 1e       	adc	r12, r16
    1058:	d1 1e       	adc	r13, r17
    105a:	ca 01       	movw	r24, r20
    105c:	aa 27       	eor	r26, r26
    105e:	bb 27       	eor	r27, r27
    1060:	bc 01       	movw	r22, r24
    1062:	cd 01       	movw	r24, r26
    1064:	6a 0d       	add	r22, r10
    1066:	7b 1d       	adc	r23, r11
    1068:	8c 1d       	adc	r24, r12
    106a:	9d 1d       	adc	r25, r13
    106c:	69 a4       	ldd	r6, Y+41	; 0x29
    106e:	7a a4       	ldd	r7, Y+42	; 0x2a
    1070:	8b a4       	ldd	r8, Y+43	; 0x2b
    1072:	9c a4       	ldd	r9, Y+44	; 0x2c
    1074:	66 16       	cp	r6, r22
    1076:	77 06       	cpc	r7, r23
    1078:	88 06       	cpc	r8, r24
    107a:	99 06       	cpc	r9, r25
    107c:	50 f1       	brcs	.+84     	; 0x10d2 <__stack+0x873>
    107e:	66 15       	cp	r22, r6
    1080:	77 05       	cpc	r23, r7
    1082:	88 05       	cpc	r24, r8
    1084:	99 05       	cpc	r25, r9
    1086:	09 f0       	breq	.+2      	; 0x108a <__stack+0x82b>
    1088:	4d c0       	rjmp	.+154    	; 0x1124 <__stack+0x8c5>
    108a:	d9 01       	movw	r26, r18
    108c:	99 27       	eor	r25, r25
    108e:	88 27       	eor	r24, r24
    1090:	a9 96       	adiw	r28, 0x29	; 41
    1092:	2c ad       	ldd	r18, Y+60	; 0x3c
    1094:	3d ad       	ldd	r19, Y+61	; 0x3d
    1096:	4e ad       	ldd	r20, Y+62	; 0x3e
    1098:	5f ad       	ldd	r21, Y+63	; 0x3f
    109a:	a9 97       	sbiw	r28, 0x29	; 41
    109c:	40 70       	andi	r20, 0x00	; 0
    109e:	50 70       	andi	r21, 0x00	; 0
    10a0:	82 0f       	add	r24, r18
    10a2:	93 1f       	adc	r25, r19
    10a4:	a4 1f       	adc	r26, r20
    10a6:	b5 1f       	adc	r27, r21
    10a8:	21 96       	adiw	r28, 0x01	; 1
    10aa:	2c ad       	ldd	r18, Y+60	; 0x3c
    10ac:	3d ad       	ldd	r19, Y+61	; 0x3d
    10ae:	4e ad       	ldd	r20, Y+62	; 0x3e
    10b0:	5f ad       	ldd	r21, Y+63	; 0x3f
    10b2:	21 97       	sbiw	r28, 0x01	; 1
    10b4:	e2 96       	adiw	r28, 0x32	; 50
    10b6:	0f ac       	ldd	r0, Y+63	; 0x3f
    10b8:	e2 97       	sbiw	r28, 0x32	; 50
    10ba:	04 c0       	rjmp	.+8      	; 0x10c4 <__stack+0x865>
    10bc:	22 0f       	add	r18, r18
    10be:	33 1f       	adc	r19, r19
    10c0:	44 1f       	adc	r20, r20
    10c2:	55 1f       	adc	r21, r21
    10c4:	0a 94       	dec	r0
    10c6:	d2 f7       	brpl	.-12     	; 0x10bc <__stack+0x85d>
    10c8:	28 17       	cp	r18, r24
    10ca:	39 07       	cpc	r19, r25
    10cc:	4a 07       	cpc	r20, r26
    10ce:	5b 07       	cpc	r21, r27
    10d0:	48 f5       	brcc	.+82     	; 0x1124 <__stack+0x8c5>
    10d2:	25 96       	adiw	r28, 0x05	; 5
    10d4:	0c ad       	ldd	r16, Y+60	; 0x3c
    10d6:	1d ad       	ldd	r17, Y+61	; 0x3d
    10d8:	2e ad       	ldd	r18, Y+62	; 0x3e
    10da:	3f ad       	ldd	r19, Y+63	; 0x3f
    10dc:	25 97       	sbiw	r28, 0x05	; 5
    10de:	01 50       	subi	r16, 0x01	; 1
    10e0:	10 40       	sbci	r17, 0x00	; 0
    10e2:	20 40       	sbci	r18, 0x00	; 0
    10e4:	30 40       	sbci	r19, 0x00	; 0
    10e6:	25 96       	adiw	r28, 0x05	; 5
    10e8:	0c af       	std	Y+60, r16	; 0x3c
    10ea:	1d af       	std	Y+61, r17	; 0x3d
    10ec:	2e af       	std	Y+62, r18	; 0x3e
    10ee:	3f af       	std	Y+63, r19	; 0x3f
    10f0:	25 97       	sbiw	r28, 0x05	; 5
    10f2:	18 c0       	rjmp	.+48     	; 0x1124 <__stack+0x8c5>
    10f4:	66 24       	eor	r6, r6
    10f6:	77 24       	eor	r7, r7
    10f8:	43 01       	movw	r8, r6
    10fa:	21 e0       	ldi	r18, 0x01	; 1
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	40 e0       	ldi	r20, 0x00	; 0
    1100:	50 e0       	ldi	r21, 0x00	; 0
    1102:	25 96       	adiw	r28, 0x05	; 5
    1104:	2c af       	std	Y+60, r18	; 0x3c
    1106:	3d af       	std	Y+61, r19	; 0x3d
    1108:	4e af       	std	Y+62, r20	; 0x3e
    110a:	5f af       	std	Y+63, r21	; 0x3f
    110c:	25 97       	sbiw	r28, 0x05	; 5
    110e:	0d c0       	rjmp	.+26     	; 0x112a <__stack+0x8cb>
    1110:	66 24       	eor	r6, r6
    1112:	77 24       	eor	r7, r7
    1114:	43 01       	movw	r8, r6
    1116:	25 96       	adiw	r28, 0x05	; 5
    1118:	1c ae       	std	Y+60, r1	; 0x3c
    111a:	1d ae       	std	Y+61, r1	; 0x3d
    111c:	1e ae       	std	Y+62, r1	; 0x3e
    111e:	1f ae       	std	Y+63, r1	; 0x3f
    1120:	25 97       	sbiw	r28, 0x05	; 5
    1122:	03 c0       	rjmp	.+6      	; 0x112a <__stack+0x8cb>
    1124:	66 24       	eor	r6, r6
    1126:	77 24       	eor	r7, r7
    1128:	43 01       	movw	r8, r6
    112a:	fe 01       	movw	r30, r28
    112c:	b1 96       	adiw	r30, 0x21	; 33
    112e:	88 e0       	ldi	r24, 0x08	; 8
    1130:	df 01       	movw	r26, r30
    1132:	1d 92       	st	X+, r1
    1134:	8a 95       	dec	r24
    1136:	e9 f7       	brne	.-6      	; 0x1132 <__stack+0x8d3>
    1138:	25 96       	adiw	r28, 0x05	; 5
    113a:	ac ac       	ldd	r10, Y+60	; 0x3c
    113c:	bd ac       	ldd	r11, Y+61	; 0x3d
    113e:	ce ac       	ldd	r12, Y+62	; 0x3e
    1140:	df ac       	ldd	r13, Y+63	; 0x3f
    1142:	25 97       	sbiw	r28, 0x05	; 5
    1144:	a9 a2       	std	Y+33, r10	; 0x21
    1146:	ba a2       	std	Y+34, r11	; 0x22
    1148:	cb a2       	std	Y+35, r12	; 0x23
    114a:	dc a2       	std	Y+36, r13	; 0x24
    114c:	6d a2       	std	Y+37, r6	; 0x25
    114e:	7e a2       	std	Y+38, r7	; 0x26
    1150:	8f a2       	std	Y+39, r8	; 0x27
    1152:	98 a6       	std	Y+40, r9	; 0x28
    1154:	22 96       	adiw	r28, 0x02	; 2
    1156:	2f ad       	ldd	r18, Y+63	; 0x3f
    1158:	22 97       	sbiw	r28, 0x02	; 2
    115a:	3a a1       	ldd	r19, Y+34	; 0x22
    115c:	4b a1       	ldd	r20, Y+35	; 0x23
    115e:	5c a1       	ldd	r21, Y+36	; 0x24
    1160:	66 2d       	mov	r22, r6
    1162:	7e a1       	ldd	r23, Y+38	; 0x26
    1164:	df a0       	ldd	r13, Y+39	; 0x27
    1166:	98 a5       	ldd	r25, Y+40	; 0x28
    1168:	e1 96       	adiw	r28, 0x31	; 49
    116a:	ec ac       	ldd	r14, Y+60	; 0x3c
    116c:	fd ac       	ldd	r15, Y+61	; 0x3d
    116e:	0e ad       	ldd	r16, Y+62	; 0x3e
    1170:	1f ad       	ldd	r17, Y+63	; 0x3f
    1172:	e1 97       	sbiw	r28, 0x31	; 49
    1174:	e1 14       	cp	r14, r1
    1176:	f1 04       	cpc	r15, r1
    1178:	01 05       	cpc	r16, r1
    117a:	11 05       	cpc	r17, r1
    117c:	09 f4       	brne	.+2      	; 0x1180 <__stack+0x921>
    117e:	56 c0       	rjmp	.+172    	; 0x122c <__stack+0x9cd>
    1180:	21 95       	neg	r18
    1182:	81 e0       	ldi	r24, 0x01	; 1
    1184:	12 16       	cp	r1, r18
    1186:	08 f0       	brcs	.+2      	; 0x118a <__stack+0x92b>
    1188:	80 e0       	ldi	r24, 0x00	; 0
    118a:	31 95       	neg	r19
    118c:	e1 e0       	ldi	r30, 0x01	; 1
    118e:	13 16       	cp	r1, r19
    1190:	08 f0       	brcs	.+2      	; 0x1194 <__stack+0x935>
    1192:	e0 e0       	ldi	r30, 0x00	; 0
    1194:	93 2e       	mov	r9, r19
    1196:	98 1a       	sub	r9, r24
    1198:	81 e0       	ldi	r24, 0x01	; 1
    119a:	39 15       	cp	r19, r9
    119c:	08 f0       	brcs	.+2      	; 0x11a0 <__stack+0x941>
    119e:	80 e0       	ldi	r24, 0x00	; 0
    11a0:	e8 2b       	or	r30, r24
    11a2:	41 95       	neg	r20
    11a4:	f1 e0       	ldi	r31, 0x01	; 1
    11a6:	14 16       	cp	r1, r20
    11a8:	08 f0       	brcs	.+2      	; 0x11ac <__stack+0x94d>
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	a4 2e       	mov	r10, r20
    11ae:	ae 1a       	sub	r10, r30
    11b0:	81 e0       	ldi	r24, 0x01	; 1
    11b2:	4a 15       	cp	r20, r10
    11b4:	08 f0       	brcs	.+2      	; 0x11b8 <__stack+0x959>
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	f8 2b       	or	r31, r24
    11ba:	51 95       	neg	r21
    11bc:	e1 e0       	ldi	r30, 0x01	; 1
    11be:	15 16       	cp	r1, r21
    11c0:	08 f0       	brcs	.+2      	; 0x11c4 <__stack+0x965>
    11c2:	e0 e0       	ldi	r30, 0x00	; 0
    11c4:	b5 2e       	mov	r11, r21
    11c6:	bf 1a       	sub	r11, r31
    11c8:	81 e0       	ldi	r24, 0x01	; 1
    11ca:	5b 15       	cp	r21, r11
    11cc:	08 f0       	brcs	.+2      	; 0x11d0 <__stack+0x971>
    11ce:	80 e0       	ldi	r24, 0x00	; 0
    11d0:	e8 2b       	or	r30, r24
    11d2:	61 95       	neg	r22
    11d4:	f1 e0       	ldi	r31, 0x01	; 1
    11d6:	16 16       	cp	r1, r22
    11d8:	08 f0       	brcs	.+2      	; 0x11dc <__stack+0x97d>
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	a6 2f       	mov	r26, r22
    11de:	ae 1b       	sub	r26, r30
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	6a 17       	cp	r22, r26
    11e4:	08 f0       	brcs	.+2      	; 0x11e8 <__stack+0x989>
    11e6:	80 e0       	ldi	r24, 0x00	; 0
    11e8:	f8 2b       	or	r31, r24
    11ea:	71 95       	neg	r23
    11ec:	e1 e0       	ldi	r30, 0x01	; 1
    11ee:	17 16       	cp	r1, r23
    11f0:	08 f0       	brcs	.+2      	; 0x11f4 <__stack+0x995>
    11f2:	e0 e0       	ldi	r30, 0x00	; 0
    11f4:	c7 2e       	mov	r12, r23
    11f6:	cf 1a       	sub	r12, r31
    11f8:	81 e0       	ldi	r24, 0x01	; 1
    11fa:	7c 15       	cp	r23, r12
    11fc:	08 f0       	brcs	.+2      	; 0x1200 <__stack+0x9a1>
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	e8 2b       	or	r30, r24
    1202:	8d 2d       	mov	r24, r13
    1204:	81 95       	neg	r24
    1206:	f1 e0       	ldi	r31, 0x01	; 1
    1208:	18 16       	cp	r1, r24
    120a:	08 f0       	brcs	.+2      	; 0x120e <__stack+0x9af>
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	d8 2e       	mov	r13, r24
    1210:	de 1a       	sub	r13, r30
    1212:	e1 e0       	ldi	r30, 0x01	; 1
    1214:	8d 15       	cp	r24, r13
    1216:	08 f0       	brcs	.+2      	; 0x121a <__stack+0x9bb>
    1218:	e0 e0       	ldi	r30, 0x00	; 0
    121a:	fe 2b       	or	r31, r30
    121c:	89 2f       	mov	r24, r25
    121e:	81 95       	neg	r24
    1220:	39 2d       	mov	r19, r9
    1222:	a5 01       	movw	r20, r10
    1224:	6a 2f       	mov	r22, r26
    1226:	7c 2d       	mov	r23, r12
    1228:	98 2f       	mov	r25, r24
    122a:	9f 1b       	sub	r25, r31
    122c:	8d 2d       	mov	r24, r13
    122e:	ce 58       	subi	r28, 0x8E	; 142
    1230:	df 4f       	sbci	r29, 0xFF	; 255
    1232:	e2 e1       	ldi	r30, 0x12	; 18
    1234:	0c 94 87 32 	jmp	0x650e	; 0x650e <__epilogue_restores__>

00001238 <__moddi3>:
    1238:	a7 e7       	ldi	r26, 0x77	; 119
    123a:	b0 e0       	ldi	r27, 0x00	; 0
    123c:	e2 e2       	ldi	r30, 0x22	; 34
    123e:	f9 e0       	ldi	r31, 0x09	; 9
    1240:	0c 94 6b 32 	jmp	0x64d6	; 0x64d6 <__prologue_saves__>
    1244:	98 2e       	mov	r9, r24
    1246:	89 2e       	mov	r8, r25
    1248:	71 2e       	mov	r7, r17
    124a:	88 e0       	ldi	r24, 0x08	; 8
    124c:	fe 01       	movw	r30, r28
    124e:	31 96       	adiw	r30, 0x01	; 1
    1250:	df 01       	movw	r26, r30
    1252:	68 2e       	mov	r6, r24
    1254:	1d 92       	st	X+, r1
    1256:	6a 94       	dec	r6
    1258:	e9 f7       	brne	.-6      	; 0x1254 <__moddi3+0x1c>
    125a:	29 83       	std	Y+1, r18	; 0x01
    125c:	3a 83       	std	Y+2, r19	; 0x02
    125e:	4b 83       	std	Y+3, r20	; 0x03
    1260:	5c 83       	std	Y+4, r21	; 0x04
    1262:	6d 83       	std	Y+5, r22	; 0x05
    1264:	7e 83       	std	Y+6, r23	; 0x06
    1266:	9f 82       	std	Y+7, r9	; 0x07
    1268:	98 87       	std	Y+8, r25	; 0x08
    126a:	fe 01       	movw	r30, r28
    126c:	39 96       	adiw	r30, 0x09	; 9
    126e:	df 01       	movw	r26, r30
    1270:	1d 92       	st	X+, r1
    1272:	8a 95       	dec	r24
    1274:	e9 f7       	brne	.-6      	; 0x1270 <__moddi3+0x38>
    1276:	a9 86       	std	Y+9, r10	; 0x09
    1278:	ba 86       	std	Y+10, r11	; 0x0a
    127a:	cb 86       	std	Y+11, r12	; 0x0b
    127c:	dc 86       	std	Y+12, r13	; 0x0c
    127e:	ed 86       	std	Y+13, r14	; 0x0d
    1280:	fe 86       	std	Y+14, r15	; 0x0e
    1282:	0f 87       	std	Y+15, r16	; 0x0f
    1284:	18 8b       	std	Y+16, r17	; 0x10
    1286:	8d 81       	ldd	r24, Y+5	; 0x05
    1288:	9e 81       	ldd	r25, Y+6	; 0x06
    128a:	af 81       	ldd	r26, Y+7	; 0x07
    128c:	b8 85       	ldd	r27, Y+8	; 0x08
    128e:	b7 fd       	sbrc	r27, 7
    1290:	07 c0       	rjmp	.+14     	; 0x12a0 <__moddi3+0x68>
    1292:	e1 96       	adiw	r28, 0x31	; 49
    1294:	1c ae       	std	Y+60, r1	; 0x3c
    1296:	1d ae       	std	Y+61, r1	; 0x3d
    1298:	1e ae       	std	Y+62, r1	; 0x3e
    129a:	1f ae       	std	Y+63, r1	; 0x3f
    129c:	e1 97       	sbiw	r28, 0x31	; 49
    129e:	64 c0       	rjmp	.+200    	; 0x1368 <__moddi3+0x130>
    12a0:	21 95       	neg	r18
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	12 16       	cp	r1, r18
    12a6:	08 f0       	brcs	.+2      	; 0x12aa <__moddi3+0x72>
    12a8:	80 e0       	ldi	r24, 0x00	; 0
    12aa:	31 95       	neg	r19
    12ac:	91 e0       	ldi	r25, 0x01	; 1
    12ae:	13 16       	cp	r1, r19
    12b0:	08 f0       	brcs	.+2      	; 0x12b4 <__moddi3+0x7c>
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	b3 2f       	mov	r27, r19
    12b6:	b8 1b       	sub	r27, r24
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	3b 17       	cp	r19, r27
    12bc:	08 f0       	brcs	.+2      	; 0x12c0 <__moddi3+0x88>
    12be:	80 e0       	ldi	r24, 0x00	; 0
    12c0:	98 2b       	or	r25, r24
    12c2:	41 95       	neg	r20
    12c4:	31 e0       	ldi	r19, 0x01	; 1
    12c6:	14 16       	cp	r1, r20
    12c8:	08 f0       	brcs	.+2      	; 0x12cc <__moddi3+0x94>
    12ca:	30 e0       	ldi	r19, 0x00	; 0
    12cc:	a4 2f       	mov	r26, r20
    12ce:	a9 1b       	sub	r26, r25
    12d0:	81 e0       	ldi	r24, 0x01	; 1
    12d2:	4a 17       	cp	r20, r26
    12d4:	08 f0       	brcs	.+2      	; 0x12d8 <__moddi3+0xa0>
    12d6:	80 e0       	ldi	r24, 0x00	; 0
    12d8:	38 2b       	or	r19, r24
    12da:	51 95       	neg	r21
    12dc:	91 e0       	ldi	r25, 0x01	; 1
    12de:	15 16       	cp	r1, r21
    12e0:	08 f0       	brcs	.+2      	; 0x12e4 <__moddi3+0xac>
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	f5 2f       	mov	r31, r21
    12e6:	f3 1b       	sub	r31, r19
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	5f 17       	cp	r21, r31
    12ec:	08 f0       	brcs	.+2      	; 0x12f0 <__moddi3+0xb8>
    12ee:	80 e0       	ldi	r24, 0x00	; 0
    12f0:	98 2b       	or	r25, r24
    12f2:	61 95       	neg	r22
    12f4:	31 e0       	ldi	r19, 0x01	; 1
    12f6:	16 16       	cp	r1, r22
    12f8:	08 f0       	brcs	.+2      	; 0x12fc <__moddi3+0xc4>
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	e6 2f       	mov	r30, r22
    12fe:	e9 1b       	sub	r30, r25
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	6e 17       	cp	r22, r30
    1304:	08 f0       	brcs	.+2      	; 0x1308 <__moddi3+0xd0>
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	38 2b       	or	r19, r24
    130a:	71 95       	neg	r23
    130c:	41 e0       	ldi	r20, 0x01	; 1
    130e:	17 16       	cp	r1, r23
    1310:	08 f0       	brcs	.+2      	; 0x1314 <__moddi3+0xdc>
    1312:	40 e0       	ldi	r20, 0x00	; 0
    1314:	57 2f       	mov	r21, r23
    1316:	53 1b       	sub	r21, r19
    1318:	81 e0       	ldi	r24, 0x01	; 1
    131a:	75 17       	cp	r23, r21
    131c:	08 f0       	brcs	.+2      	; 0x1320 <__moddi3+0xe8>
    131e:	80 e0       	ldi	r24, 0x00	; 0
    1320:	48 2b       	or	r20, r24
    1322:	89 2d       	mov	r24, r9
    1324:	81 95       	neg	r24
    1326:	91 e0       	ldi	r25, 0x01	; 1
    1328:	18 16       	cp	r1, r24
    132a:	08 f0       	brcs	.+2      	; 0x132e <__moddi3+0xf6>
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	68 2e       	mov	r6, r24
    1330:	64 1a       	sub	r6, r20
    1332:	46 2d       	mov	r20, r6
    1334:	31 e0       	ldi	r19, 0x01	; 1
    1336:	86 15       	cp	r24, r6
    1338:	08 f0       	brcs	.+2      	; 0x133c <__moddi3+0x104>
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	93 2b       	or	r25, r19
    133e:	88 2d       	mov	r24, r8
    1340:	81 95       	neg	r24
    1342:	89 1b       	sub	r24, r25
    1344:	29 83       	std	Y+1, r18	; 0x01
    1346:	ba 83       	std	Y+2, r27	; 0x02
    1348:	ab 83       	std	Y+3, r26	; 0x03
    134a:	fc 83       	std	Y+4, r31	; 0x04
    134c:	ed 83       	std	Y+5, r30	; 0x05
    134e:	5e 83       	std	Y+6, r21	; 0x06
    1350:	4f 83       	std	Y+7, r20	; 0x07
    1352:	88 87       	std	Y+8, r24	; 0x08
    1354:	2f ef       	ldi	r18, 0xFF	; 255
    1356:	3f ef       	ldi	r19, 0xFF	; 255
    1358:	4f ef       	ldi	r20, 0xFF	; 255
    135a:	5f ef       	ldi	r21, 0xFF	; 255
    135c:	e1 96       	adiw	r28, 0x31	; 49
    135e:	2c af       	std	Y+60, r18	; 0x3c
    1360:	3d af       	std	Y+61, r19	; 0x3d
    1362:	4e af       	std	Y+62, r20	; 0x3e
    1364:	5f af       	std	Y+63, r21	; 0x3f
    1366:	e1 97       	sbiw	r28, 0x31	; 49
    1368:	8d 85       	ldd	r24, Y+13	; 0x0d
    136a:	9e 85       	ldd	r25, Y+14	; 0x0e
    136c:	af 85       	ldd	r26, Y+15	; 0x0f
    136e:	b8 89       	ldd	r27, Y+16	; 0x10
    1370:	b7 ff       	sbrs	r27, 7
    1372:	5a c0       	rjmp	.+180    	; 0x1428 <__moddi3+0x1f0>
    1374:	a1 94       	neg	r10
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	1a 14       	cp	r1, r10
    137a:	08 f0       	brcs	.+2      	; 0x137e <__moddi3+0x146>
    137c:	80 e0       	ldi	r24, 0x00	; 0
    137e:	b1 94       	neg	r11
    1380:	91 e0       	ldi	r25, 0x01	; 1
    1382:	1b 14       	cp	r1, r11
    1384:	08 f0       	brcs	.+2      	; 0x1388 <__moddi3+0x150>
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	6b 2d       	mov	r22, r11
    138a:	68 1b       	sub	r22, r24
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	b6 16       	cp	r11, r22
    1390:	08 f0       	brcs	.+2      	; 0x1394 <__moddi3+0x15c>
    1392:	80 e0       	ldi	r24, 0x00	; 0
    1394:	98 2b       	or	r25, r24
    1396:	c1 94       	neg	r12
    1398:	21 e0       	ldi	r18, 0x01	; 1
    139a:	1c 14       	cp	r1, r12
    139c:	08 f0       	brcs	.+2      	; 0x13a0 <__moddi3+0x168>
    139e:	20 e0       	ldi	r18, 0x00	; 0
    13a0:	5c 2d       	mov	r21, r12
    13a2:	59 1b       	sub	r21, r25
    13a4:	81 e0       	ldi	r24, 0x01	; 1
    13a6:	c5 16       	cp	r12, r21
    13a8:	08 f0       	brcs	.+2      	; 0x13ac <__moddi3+0x174>
    13aa:	80 e0       	ldi	r24, 0x00	; 0
    13ac:	28 2b       	or	r18, r24
    13ae:	d1 94       	neg	r13
    13b0:	91 e0       	ldi	r25, 0x01	; 1
    13b2:	1d 14       	cp	r1, r13
    13b4:	08 f0       	brcs	.+2      	; 0x13b8 <__moddi3+0x180>
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	4d 2d       	mov	r20, r13
    13ba:	42 1b       	sub	r20, r18
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	d4 16       	cp	r13, r20
    13c0:	08 f0       	brcs	.+2      	; 0x13c4 <__moddi3+0x18c>
    13c2:	80 e0       	ldi	r24, 0x00	; 0
    13c4:	98 2b       	or	r25, r24
    13c6:	e1 94       	neg	r14
    13c8:	21 e0       	ldi	r18, 0x01	; 1
    13ca:	1e 14       	cp	r1, r14
    13cc:	08 f0       	brcs	.+2      	; 0x13d0 <__moddi3+0x198>
    13ce:	20 e0       	ldi	r18, 0x00	; 0
    13d0:	3e 2d       	mov	r19, r14
    13d2:	39 1b       	sub	r19, r25
    13d4:	81 e0       	ldi	r24, 0x01	; 1
    13d6:	e3 16       	cp	r14, r19
    13d8:	08 f0       	brcs	.+2      	; 0x13dc <__moddi3+0x1a4>
    13da:	80 e0       	ldi	r24, 0x00	; 0
    13dc:	28 2b       	or	r18, r24
    13de:	f1 94       	neg	r15
    13e0:	91 e0       	ldi	r25, 0x01	; 1
    13e2:	1f 14       	cp	r1, r15
    13e4:	08 f0       	brcs	.+2      	; 0x13e8 <__moddi3+0x1b0>
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	7f 2d       	mov	r23, r15
    13ea:	72 1b       	sub	r23, r18
    13ec:	27 2f       	mov	r18, r23
    13ee:	81 e0       	ldi	r24, 0x01	; 1
    13f0:	f7 16       	cp	r15, r23
    13f2:	08 f0       	brcs	.+2      	; 0x13f6 <__moddi3+0x1be>
    13f4:	80 e0       	ldi	r24, 0x00	; 0
    13f6:	98 2b       	or	r25, r24
    13f8:	01 95       	neg	r16
    13fa:	11 e0       	ldi	r17, 0x01	; 1
    13fc:	10 16       	cp	r1, r16
    13fe:	08 f0       	brcs	.+2      	; 0x1402 <__moddi3+0x1ca>
    1400:	10 e0       	ldi	r17, 0x00	; 0
    1402:	80 2f       	mov	r24, r16
    1404:	89 1b       	sub	r24, r25
    1406:	98 2f       	mov	r25, r24
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	09 17       	cp	r16, r25
    140c:	08 f0       	brcs	.+2      	; 0x1410 <__moddi3+0x1d8>
    140e:	80 e0       	ldi	r24, 0x00	; 0
    1410:	18 2b       	or	r17, r24
    1412:	87 2d       	mov	r24, r7
    1414:	81 95       	neg	r24
    1416:	81 1b       	sub	r24, r17
    1418:	a9 86       	std	Y+9, r10	; 0x09
    141a:	6a 87       	std	Y+10, r22	; 0x0a
    141c:	5b 87       	std	Y+11, r21	; 0x0b
    141e:	4c 87       	std	Y+12, r20	; 0x0c
    1420:	3d 87       	std	Y+13, r19	; 0x0d
    1422:	2e 87       	std	Y+14, r18	; 0x0e
    1424:	9f 87       	std	Y+15, r25	; 0x0f
    1426:	88 8b       	std	Y+16, r24	; 0x10
    1428:	99 81       	ldd	r25, Y+1	; 0x01
    142a:	2a 81       	ldd	r18, Y+2	; 0x02
    142c:	3b 81       	ldd	r19, Y+3	; 0x03
    142e:	4c 81       	ldd	r20, Y+4	; 0x04
    1430:	5d 81       	ldd	r21, Y+5	; 0x05
    1432:	6e 81       	ldd	r22, Y+6	; 0x06
    1434:	7f 81       	ldd	r23, Y+7	; 0x07
    1436:	a8 85       	ldd	r26, Y+8	; 0x08
    1438:	b9 85       	ldd	r27, Y+9	; 0x09
    143a:	1a 85       	ldd	r17, Y+10	; 0x0a
    143c:	0b 85       	ldd	r16, Y+11	; 0x0b
    143e:	fc 84       	ldd	r15, Y+12	; 0x0c
    1440:	ed 84       	ldd	r14, Y+13	; 0x0d
    1442:	de 84       	ldd	r13, Y+14	; 0x0e
    1444:	cf 84       	ldd	r12, Y+15	; 0x0f
    1446:	b8 88       	ldd	r11, Y+16	; 0x10
    1448:	88 e0       	ldi	r24, 0x08	; 8
    144a:	e9 e1       	ldi	r30, 0x19	; 25
    144c:	8e 2e       	mov	r8, r30
    144e:	91 2c       	mov	r9, r1
    1450:	8c 0e       	add	r8, r28
    1452:	9d 1e       	adc	r9, r29
    1454:	f4 01       	movw	r30, r8
    1456:	68 2e       	mov	r6, r24
    1458:	11 92       	st	Z+, r1
    145a:	6a 94       	dec	r6
    145c:	e9 f7       	brne	.-6      	; 0x1458 <__moddi3+0x220>
    145e:	99 8f       	std	Y+25, r25	; 0x19
    1460:	2a 8f       	std	Y+26, r18	; 0x1a
    1462:	3b 8f       	std	Y+27, r19	; 0x1b
    1464:	4c 8f       	std	Y+28, r20	; 0x1c
    1466:	5d 8f       	std	Y+29, r21	; 0x1d
    1468:	6e 8f       	std	Y+30, r22	; 0x1e
    146a:	7f 8f       	std	Y+31, r23	; 0x1f
    146c:	a8 a3       	std	Y+32, r26	; 0x20
    146e:	9e 01       	movw	r18, r28
    1470:	2f 5d       	subi	r18, 0xDF	; 223
    1472:	3f 4f       	sbci	r19, 0xFF	; 255
    1474:	f9 01       	movw	r30, r18
    1476:	11 92       	st	Z+, r1
    1478:	8a 95       	dec	r24
    147a:	e9 f7       	brne	.-6      	; 0x1476 <__moddi3+0x23e>
    147c:	b9 a3       	std	Y+33, r27	; 0x21
    147e:	1a a3       	std	Y+34, r17	; 0x22
    1480:	0b a3       	std	Y+35, r16	; 0x23
    1482:	fc a2       	std	Y+36, r15	; 0x24
    1484:	ed a2       	std	Y+37, r14	; 0x25
    1486:	de a2       	std	Y+38, r13	; 0x26
    1488:	cf a2       	std	Y+39, r12	; 0x27
    148a:	b8 a6       	std	Y+40, r11	; 0x28
    148c:	29 a0       	ldd	r2, Y+33	; 0x21
    148e:	3a a0       	ldd	r3, Y+34	; 0x22
    1490:	4b a0       	ldd	r4, Y+35	; 0x23
    1492:	5c a0       	ldd	r5, Y+36	; 0x24
    1494:	ad a0       	ldd	r10, Y+37	; 0x25
    1496:	be a0       	ldd	r11, Y+38	; 0x26
    1498:	cf a0       	ldd	r12, Y+39	; 0x27
    149a:	d8 a4       	ldd	r13, Y+40	; 0x28
    149c:	49 8d       	ldd	r20, Y+25	; 0x19
    149e:	5a 8d       	ldd	r21, Y+26	; 0x1a
    14a0:	6b 8d       	ldd	r22, Y+27	; 0x1b
    14a2:	7c 8d       	ldd	r23, Y+28	; 0x1c
    14a4:	e5 96       	adiw	r28, 0x35	; 53
    14a6:	4f af       	std	Y+63, r20	; 0x3f
    14a8:	e5 97       	sbiw	r28, 0x35	; 53
    14aa:	e6 96       	adiw	r28, 0x36	; 54
    14ac:	5f af       	std	Y+63, r21	; 0x3f
    14ae:	e6 97       	sbiw	r28, 0x36	; 54
    14b0:	e7 96       	adiw	r28, 0x37	; 55
    14b2:	6f af       	std	Y+63, r22	; 0x3f
    14b4:	e7 97       	sbiw	r28, 0x37	; 55
    14b6:	e8 96       	adiw	r28, 0x38	; 56
    14b8:	7f af       	std	Y+63, r23	; 0x3f
    14ba:	e8 97       	sbiw	r28, 0x38	; 56
    14bc:	e8 96       	adiw	r28, 0x38	; 56
    14be:	6c ac       	ldd	r6, Y+60	; 0x3c
    14c0:	7d ac       	ldd	r7, Y+61	; 0x3d
    14c2:	8e ac       	ldd	r8, Y+62	; 0x3e
    14c4:	9f ac       	ldd	r9, Y+63	; 0x3f
    14c6:	e8 97       	sbiw	r28, 0x38	; 56
    14c8:	2d 96       	adiw	r28, 0x0d	; 13
    14ca:	6c ae       	std	Y+60, r6	; 0x3c
    14cc:	7d ae       	std	Y+61, r7	; 0x3d
    14ce:	8e ae       	std	Y+62, r8	; 0x3e
    14d0:	9f ae       	std	Y+63, r9	; 0x3f
    14d2:	2d 97       	sbiw	r28, 0x0d	; 13
    14d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14d6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14d8:	2f 8d       	ldd	r18, Y+31	; 0x1f
    14da:	38 a1       	ldd	r19, Y+32	; 0x20
    14dc:	3c 01       	movw	r6, r24
    14de:	49 01       	movw	r8, r18
    14e0:	61 96       	adiw	r28, 0x11	; 17
    14e2:	6c ae       	std	Y+60, r6	; 0x3c
    14e4:	7d ae       	std	Y+61, r7	; 0x3d
    14e6:	8e ae       	std	Y+62, r8	; 0x3e
    14e8:	9f ae       	std	Y+63, r9	; 0x3f
    14ea:	61 97       	sbiw	r28, 0x11	; 17
    14ec:	a1 14       	cp	r10, r1
    14ee:	b1 04       	cpc	r11, r1
    14f0:	c1 04       	cpc	r12, r1
    14f2:	d1 04       	cpc	r13, r1
    14f4:	09 f0       	breq	.+2      	; 0x14f8 <__moddi3+0x2c0>
    14f6:	28 c3       	rjmp	.+1616   	; 0x1b48 <__moddi3+0x910>
    14f8:	62 14       	cp	r6, r2
    14fa:	73 04       	cpc	r7, r3
    14fc:	84 04       	cpc	r8, r4
    14fe:	95 04       	cpc	r9, r5
    1500:	08 f0       	brcs	.+2      	; 0x1504 <__moddi3+0x2cc>
    1502:	0e c1       	rjmp	.+540    	; 0x1720 <__moddi3+0x4e8>
    1504:	00 e0       	ldi	r16, 0x00	; 0
    1506:	20 16       	cp	r2, r16
    1508:	00 e0       	ldi	r16, 0x00	; 0
    150a:	30 06       	cpc	r3, r16
    150c:	01 e0       	ldi	r16, 0x01	; 1
    150e:	40 06       	cpc	r4, r16
    1510:	00 e0       	ldi	r16, 0x00	; 0
    1512:	50 06       	cpc	r5, r16
    1514:	88 f4       	brcc	.+34     	; 0x1538 <__moddi3+0x300>
    1516:	1f ef       	ldi	r17, 0xFF	; 255
    1518:	21 16       	cp	r2, r17
    151a:	31 04       	cpc	r3, r1
    151c:	41 04       	cpc	r4, r1
    151e:	51 04       	cpc	r5, r1
    1520:	39 f0       	breq	.+14     	; 0x1530 <__moddi3+0x2f8>
    1522:	30 f0       	brcs	.+12     	; 0x1530 <__moddi3+0x2f8>
    1524:	88 e0       	ldi	r24, 0x08	; 8
    1526:	e8 2e       	mov	r14, r24
    1528:	f1 2c       	mov	r15, r1
    152a:	01 2d       	mov	r16, r1
    152c:	11 2d       	mov	r17, r1
    152e:	18 c0       	rjmp	.+48     	; 0x1560 <__moddi3+0x328>
    1530:	ee 24       	eor	r14, r14
    1532:	ff 24       	eor	r15, r15
    1534:	87 01       	movw	r16, r14
    1536:	14 c0       	rjmp	.+40     	; 0x1560 <__moddi3+0x328>
    1538:	20 e0       	ldi	r18, 0x00	; 0
    153a:	22 16       	cp	r2, r18
    153c:	20 e0       	ldi	r18, 0x00	; 0
    153e:	32 06       	cpc	r3, r18
    1540:	20 e0       	ldi	r18, 0x00	; 0
    1542:	42 06       	cpc	r4, r18
    1544:	21 e0       	ldi	r18, 0x01	; 1
    1546:	52 06       	cpc	r5, r18
    1548:	30 f0       	brcs	.+12     	; 0x1556 <__moddi3+0x31e>
    154a:	b8 e1       	ldi	r27, 0x18	; 24
    154c:	eb 2e       	mov	r14, r27
    154e:	f1 2c       	mov	r15, r1
    1550:	01 2d       	mov	r16, r1
    1552:	11 2d       	mov	r17, r1
    1554:	05 c0       	rjmp	.+10     	; 0x1560 <__moddi3+0x328>
    1556:	a0 e1       	ldi	r26, 0x10	; 16
    1558:	ea 2e       	mov	r14, r26
    155a:	f1 2c       	mov	r15, r1
    155c:	01 2d       	mov	r16, r1
    155e:	11 2d       	mov	r17, r1
    1560:	d2 01       	movw	r26, r4
    1562:	c1 01       	movw	r24, r2
    1564:	0e 2c       	mov	r0, r14
    1566:	04 c0       	rjmp	.+8      	; 0x1570 <__moddi3+0x338>
    1568:	b6 95       	lsr	r27
    156a:	a7 95       	ror	r26
    156c:	97 95       	ror	r25
    156e:	87 95       	ror	r24
    1570:	0a 94       	dec	r0
    1572:	d2 f7       	brpl	.-12     	; 0x1568 <__moddi3+0x330>
    1574:	8f 5f       	subi	r24, 0xFF	; 255
    1576:	9e 4f       	sbci	r25, 0xFE	; 254
    1578:	dc 01       	movw	r26, r24
    157a:	2c 91       	ld	r18, X
    157c:	80 e2       	ldi	r24, 0x20	; 32
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	a0 e0       	ldi	r26, 0x00	; 0
    1582:	b0 e0       	ldi	r27, 0x00	; 0
    1584:	8e 19       	sub	r24, r14
    1586:	9f 09       	sbc	r25, r15
    1588:	a0 0b       	sbc	r26, r16
    158a:	b1 0b       	sbc	r27, r17
    158c:	5c 01       	movw	r10, r24
    158e:	6d 01       	movw	r12, r26
    1590:	a2 1a       	sub	r10, r18
    1592:	b1 08       	sbc	r11, r1
    1594:	c1 08       	sbc	r12, r1
    1596:	d1 08       	sbc	r13, r1
    1598:	65 96       	adiw	r28, 0x15	; 21
    159a:	ac ae       	std	Y+60, r10	; 0x3c
    159c:	bd ae       	std	Y+61, r11	; 0x3d
    159e:	ce ae       	std	Y+62, r12	; 0x3e
    15a0:	df ae       	std	Y+63, r13	; 0x3f
    15a2:	65 97       	sbiw	r28, 0x15	; 21
    15a4:	a1 14       	cp	r10, r1
    15a6:	b1 04       	cpc	r11, r1
    15a8:	c1 04       	cpc	r12, r1
    15aa:	d1 04       	cpc	r13, r1
    15ac:	09 f4       	brne	.+2      	; 0x15b0 <__moddi3+0x378>
    15ae:	45 c0       	rjmp	.+138    	; 0x163a <__moddi3+0x402>
    15b0:	62 96       	adiw	r28, 0x12	; 18
    15b2:	6f ad       	ldd	r22, Y+63	; 0x3f
    15b4:	62 97       	sbiw	r28, 0x12	; 18
    15b6:	06 2e       	mov	r0, r22
    15b8:	04 c0       	rjmp	.+8      	; 0x15c2 <__moddi3+0x38a>
    15ba:	22 0c       	add	r2, r2
    15bc:	33 1c       	adc	r3, r3
    15be:	44 1c       	adc	r4, r4
    15c0:	55 1c       	adc	r5, r5
    15c2:	0a 94       	dec	r0
    15c4:	d2 f7       	brpl	.-12     	; 0x15ba <__moddi3+0x382>
    15c6:	a4 01       	movw	r20, r8
    15c8:	93 01       	movw	r18, r6
    15ca:	06 2e       	mov	r0, r22
    15cc:	04 c0       	rjmp	.+8      	; 0x15d6 <__moddi3+0x39e>
    15ce:	22 0f       	add	r18, r18
    15d0:	33 1f       	adc	r19, r19
    15d2:	44 1f       	adc	r20, r20
    15d4:	55 1f       	adc	r21, r21
    15d6:	0a 94       	dec	r0
    15d8:	d2 f7       	brpl	.-12     	; 0x15ce <__moddi3+0x396>
    15da:	80 e2       	ldi	r24, 0x20	; 32
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	8a 19       	sub	r24, r10
    15e0:	9b 09       	sbc	r25, r11
    15e2:	e8 96       	adiw	r28, 0x38	; 56
    15e4:	cc ac       	ldd	r12, Y+60	; 0x3c
    15e6:	dd ac       	ldd	r13, Y+61	; 0x3d
    15e8:	ee ac       	ldd	r14, Y+62	; 0x3e
    15ea:	ff ac       	ldd	r15, Y+63	; 0x3f
    15ec:	e8 97       	sbiw	r28, 0x38	; 56
    15ee:	04 c0       	rjmp	.+8      	; 0x15f8 <__moddi3+0x3c0>
    15f0:	f6 94       	lsr	r15
    15f2:	e7 94       	ror	r14
    15f4:	d7 94       	ror	r13
    15f6:	c7 94       	ror	r12
    15f8:	8a 95       	dec	r24
    15fa:	d2 f7       	brpl	.-12     	; 0x15f0 <__moddi3+0x3b8>
    15fc:	87 01       	movw	r16, r14
    15fe:	76 01       	movw	r14, r12
    1600:	e2 2a       	or	r14, r18
    1602:	f3 2a       	or	r15, r19
    1604:	04 2b       	or	r16, r20
    1606:	15 2b       	or	r17, r21
    1608:	61 96       	adiw	r28, 0x11	; 17
    160a:	ec ae       	std	Y+60, r14	; 0x3c
    160c:	fd ae       	std	Y+61, r15	; 0x3d
    160e:	0e af       	std	Y+62, r16	; 0x3e
    1610:	1f af       	std	Y+63, r17	; 0x3f
    1612:	61 97       	sbiw	r28, 0x11	; 17
    1614:	e8 96       	adiw	r28, 0x38	; 56
    1616:	0c ad       	ldd	r16, Y+60	; 0x3c
    1618:	1d ad       	ldd	r17, Y+61	; 0x3d
    161a:	2e ad       	ldd	r18, Y+62	; 0x3e
    161c:	3f ad       	ldd	r19, Y+63	; 0x3f
    161e:	e8 97       	sbiw	r28, 0x38	; 56
    1620:	04 c0       	rjmp	.+8      	; 0x162a <__moddi3+0x3f2>
    1622:	00 0f       	add	r16, r16
    1624:	11 1f       	adc	r17, r17
    1626:	22 1f       	adc	r18, r18
    1628:	33 1f       	adc	r19, r19
    162a:	6a 95       	dec	r22
    162c:	d2 f7       	brpl	.-12     	; 0x1622 <__moddi3+0x3ea>
    162e:	2d 96       	adiw	r28, 0x0d	; 13
    1630:	0c af       	std	Y+60, r16	; 0x3c
    1632:	1d af       	std	Y+61, r17	; 0x3d
    1634:	2e af       	std	Y+62, r18	; 0x3e
    1636:	3f af       	std	Y+63, r19	; 0x3f
    1638:	2d 97       	sbiw	r28, 0x0d	; 13
    163a:	32 01       	movw	r6, r4
    163c:	88 24       	eor	r8, r8
    163e:	99 24       	eor	r9, r9
    1640:	a2 01       	movw	r20, r4
    1642:	91 01       	movw	r18, r2
    1644:	40 70       	andi	r20, 0x00	; 0
    1646:	50 70       	andi	r21, 0x00	; 0
    1648:	69 96       	adiw	r28, 0x19	; 25
    164a:	2c af       	std	Y+60, r18	; 0x3c
    164c:	3d af       	std	Y+61, r19	; 0x3d
    164e:	4e af       	std	Y+62, r20	; 0x3e
    1650:	5f af       	std	Y+63, r21	; 0x3f
    1652:	69 97       	sbiw	r28, 0x19	; 25
    1654:	61 96       	adiw	r28, 0x11	; 17
    1656:	6c ad       	ldd	r22, Y+60	; 0x3c
    1658:	7d ad       	ldd	r23, Y+61	; 0x3d
    165a:	8e ad       	ldd	r24, Y+62	; 0x3e
    165c:	9f ad       	ldd	r25, Y+63	; 0x3f
    165e:	61 97       	sbiw	r28, 0x11	; 17
    1660:	a4 01       	movw	r20, r8
    1662:	93 01       	movw	r18, r6
    1664:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1668:	7b 01       	movw	r14, r22
    166a:	8c 01       	movw	r16, r24
    166c:	61 96       	adiw	r28, 0x11	; 17
    166e:	6c ad       	ldd	r22, Y+60	; 0x3c
    1670:	7d ad       	ldd	r23, Y+61	; 0x3d
    1672:	8e ad       	ldd	r24, Y+62	; 0x3e
    1674:	9f ad       	ldd	r25, Y+63	; 0x3f
    1676:	61 97       	sbiw	r28, 0x11	; 17
    1678:	a4 01       	movw	r20, r8
    167a:	93 01       	movw	r18, r6
    167c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1680:	ca 01       	movw	r24, r20
    1682:	b9 01       	movw	r22, r18
    1684:	69 96       	adiw	r28, 0x19	; 25
    1686:	2c ad       	ldd	r18, Y+60	; 0x3c
    1688:	3d ad       	ldd	r19, Y+61	; 0x3d
    168a:	4e ad       	ldd	r20, Y+62	; 0x3e
    168c:	5f ad       	ldd	r21, Y+63	; 0x3f
    168e:	69 97       	sbiw	r28, 0x19	; 25
    1690:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1694:	9b 01       	movw	r18, r22
    1696:	ac 01       	movw	r20, r24
    1698:	87 01       	movw	r16, r14
    169a:	ff 24       	eor	r15, r15
    169c:	ee 24       	eor	r14, r14
    169e:	2d 96       	adiw	r28, 0x0d	; 13
    16a0:	ac ac       	ldd	r10, Y+60	; 0x3c
    16a2:	bd ac       	ldd	r11, Y+61	; 0x3d
    16a4:	ce ac       	ldd	r12, Y+62	; 0x3e
    16a6:	df ac       	ldd	r13, Y+63	; 0x3f
    16a8:	2d 97       	sbiw	r28, 0x0d	; 13
    16aa:	c6 01       	movw	r24, r12
    16ac:	aa 27       	eor	r26, r26
    16ae:	bb 27       	eor	r27, r27
    16b0:	57 01       	movw	r10, r14
    16b2:	68 01       	movw	r12, r16
    16b4:	a8 2a       	or	r10, r24
    16b6:	b9 2a       	or	r11, r25
    16b8:	ca 2a       	or	r12, r26
    16ba:	db 2a       	or	r13, r27
    16bc:	a2 16       	cp	r10, r18
    16be:	b3 06       	cpc	r11, r19
    16c0:	c4 06       	cpc	r12, r20
    16c2:	d5 06       	cpc	r13, r21
    16c4:	90 f4       	brcc	.+36     	; 0x16ea <__moddi3+0x4b2>
    16c6:	a2 0c       	add	r10, r2
    16c8:	b3 1c       	adc	r11, r3
    16ca:	c4 1c       	adc	r12, r4
    16cc:	d5 1c       	adc	r13, r5
    16ce:	a2 14       	cp	r10, r2
    16d0:	b3 04       	cpc	r11, r3
    16d2:	c4 04       	cpc	r12, r4
    16d4:	d5 04       	cpc	r13, r5
    16d6:	48 f0       	brcs	.+18     	; 0x16ea <__moddi3+0x4b2>
    16d8:	a2 16       	cp	r10, r18
    16da:	b3 06       	cpc	r11, r19
    16dc:	c4 06       	cpc	r12, r20
    16de:	d5 06       	cpc	r13, r21
    16e0:	20 f4       	brcc	.+8      	; 0x16ea <__moddi3+0x4b2>
    16e2:	a2 0c       	add	r10, r2
    16e4:	b3 1c       	adc	r11, r3
    16e6:	c4 1c       	adc	r12, r4
    16e8:	d5 1c       	adc	r13, r5
    16ea:	a2 1a       	sub	r10, r18
    16ec:	b3 0a       	sbc	r11, r19
    16ee:	c4 0a       	sbc	r12, r20
    16f0:	d5 0a       	sbc	r13, r21
    16f2:	c6 01       	movw	r24, r12
    16f4:	b5 01       	movw	r22, r10
    16f6:	a4 01       	movw	r20, r8
    16f8:	93 01       	movw	r18, r6
    16fa:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    16fe:	7b 01       	movw	r14, r22
    1700:	8c 01       	movw	r16, r24
    1702:	c6 01       	movw	r24, r12
    1704:	b5 01       	movw	r22, r10
    1706:	a4 01       	movw	r20, r8
    1708:	93 01       	movw	r18, r6
    170a:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    170e:	ca 01       	movw	r24, r20
    1710:	b9 01       	movw	r22, r18
    1712:	69 96       	adiw	r28, 0x19	; 25
    1714:	2c ad       	ldd	r18, Y+60	; 0x3c
    1716:	3d ad       	ldd	r19, Y+61	; 0x3d
    1718:	4e ad       	ldd	r20, Y+62	; 0x3e
    171a:	5f ad       	ldd	r21, Y+63	; 0x3f
    171c:	69 97       	sbiw	r28, 0x19	; 25
    171e:	c8 c1       	rjmp	.+912    	; 0x1ab0 <__moddi3+0x878>
    1720:	21 14       	cp	r2, r1
    1722:	31 04       	cpc	r3, r1
    1724:	41 04       	cpc	r4, r1
    1726:	51 04       	cpc	r5, r1
    1728:	71 f4       	brne	.+28     	; 0x1746 <__moddi3+0x50e>
    172a:	61 e0       	ldi	r22, 0x01	; 1
    172c:	70 e0       	ldi	r23, 0x00	; 0
    172e:	80 e0       	ldi	r24, 0x00	; 0
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	20 e0       	ldi	r18, 0x00	; 0
    1734:	30 e0       	ldi	r19, 0x00	; 0
    1736:	40 e0       	ldi	r20, 0x00	; 0
    1738:	50 e0       	ldi	r21, 0x00	; 0
    173a:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    173e:	c9 01       	movw	r24, r18
    1740:	da 01       	movw	r26, r20
    1742:	1c 01       	movw	r2, r24
    1744:	2d 01       	movw	r4, r26
    1746:	00 e0       	ldi	r16, 0x00	; 0
    1748:	20 16       	cp	r2, r16
    174a:	00 e0       	ldi	r16, 0x00	; 0
    174c:	30 06       	cpc	r3, r16
    174e:	01 e0       	ldi	r16, 0x01	; 1
    1750:	40 06       	cpc	r4, r16
    1752:	00 e0       	ldi	r16, 0x00	; 0
    1754:	50 06       	cpc	r5, r16
    1756:	88 f4       	brcc	.+34     	; 0x177a <__moddi3+0x542>
    1758:	1f ef       	ldi	r17, 0xFF	; 255
    175a:	21 16       	cp	r2, r17
    175c:	31 04       	cpc	r3, r1
    175e:	41 04       	cpc	r4, r1
    1760:	51 04       	cpc	r5, r1
    1762:	39 f0       	breq	.+14     	; 0x1772 <__moddi3+0x53a>
    1764:	30 f0       	brcs	.+12     	; 0x1772 <__moddi3+0x53a>
    1766:	68 e0       	ldi	r22, 0x08	; 8
    1768:	e6 2e       	mov	r14, r22
    176a:	f1 2c       	mov	r15, r1
    176c:	01 2d       	mov	r16, r1
    176e:	11 2d       	mov	r17, r1
    1770:	18 c0       	rjmp	.+48     	; 0x17a2 <__moddi3+0x56a>
    1772:	ee 24       	eor	r14, r14
    1774:	ff 24       	eor	r15, r15
    1776:	87 01       	movw	r16, r14
    1778:	14 c0       	rjmp	.+40     	; 0x17a2 <__moddi3+0x56a>
    177a:	20 e0       	ldi	r18, 0x00	; 0
    177c:	22 16       	cp	r2, r18
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	32 06       	cpc	r3, r18
    1782:	20 e0       	ldi	r18, 0x00	; 0
    1784:	42 06       	cpc	r4, r18
    1786:	21 e0       	ldi	r18, 0x01	; 1
    1788:	52 06       	cpc	r5, r18
    178a:	30 f0       	brcs	.+12     	; 0x1798 <__moddi3+0x560>
    178c:	58 e1       	ldi	r21, 0x18	; 24
    178e:	e5 2e       	mov	r14, r21
    1790:	f1 2c       	mov	r15, r1
    1792:	01 2d       	mov	r16, r1
    1794:	11 2d       	mov	r17, r1
    1796:	05 c0       	rjmp	.+10     	; 0x17a2 <__moddi3+0x56a>
    1798:	40 e1       	ldi	r20, 0x10	; 16
    179a:	e4 2e       	mov	r14, r20
    179c:	f1 2c       	mov	r15, r1
    179e:	01 2d       	mov	r16, r1
    17a0:	11 2d       	mov	r17, r1
    17a2:	d2 01       	movw	r26, r4
    17a4:	c1 01       	movw	r24, r2
    17a6:	0e 2c       	mov	r0, r14
    17a8:	04 c0       	rjmp	.+8      	; 0x17b2 <__moddi3+0x57a>
    17aa:	b6 95       	lsr	r27
    17ac:	a7 95       	ror	r26
    17ae:	97 95       	ror	r25
    17b0:	87 95       	ror	r24
    17b2:	0a 94       	dec	r0
    17b4:	d2 f7       	brpl	.-12     	; 0x17aa <__moddi3+0x572>
    17b6:	8f 5f       	subi	r24, 0xFF	; 255
    17b8:	9e 4f       	sbci	r25, 0xFE	; 254
    17ba:	dc 01       	movw	r26, r24
    17bc:	2c 91       	ld	r18, X
    17be:	30 e2       	ldi	r19, 0x20	; 32
    17c0:	a3 2e       	mov	r10, r19
    17c2:	b1 2c       	mov	r11, r1
    17c4:	c1 2c       	mov	r12, r1
    17c6:	d1 2c       	mov	r13, r1
    17c8:	d6 01       	movw	r26, r12
    17ca:	c5 01       	movw	r24, r10
    17cc:	8e 19       	sub	r24, r14
    17ce:	9f 09       	sbc	r25, r15
    17d0:	a0 0b       	sbc	r26, r16
    17d2:	b1 0b       	sbc	r27, r17
    17d4:	7c 01       	movw	r14, r24
    17d6:	8d 01       	movw	r16, r26
    17d8:	e2 1a       	sub	r14, r18
    17da:	f1 08       	sbc	r15, r1
    17dc:	01 09       	sbc	r16, r1
    17de:	11 09       	sbc	r17, r1
    17e0:	65 96       	adiw	r28, 0x15	; 21
    17e2:	ec ae       	std	Y+60, r14	; 0x3c
    17e4:	fd ae       	std	Y+61, r15	; 0x3d
    17e6:	0e af       	std	Y+62, r16	; 0x3e
    17e8:	1f af       	std	Y+63, r17	; 0x3f
    17ea:	65 97       	sbiw	r28, 0x15	; 21
    17ec:	e1 14       	cp	r14, r1
    17ee:	f1 04       	cpc	r15, r1
    17f0:	01 05       	cpc	r16, r1
    17f2:	11 05       	cpc	r17, r1
    17f4:	39 f4       	brne	.+14     	; 0x1804 <__moddi3+0x5cc>
    17f6:	64 01       	movw	r12, r8
    17f8:	53 01       	movw	r10, r6
    17fa:	a2 18       	sub	r10, r2
    17fc:	b3 08       	sbc	r11, r3
    17fe:	c4 08       	sbc	r12, r4
    1800:	d5 08       	sbc	r13, r5
    1802:	ec c0       	rjmp	.+472    	; 0x19dc <__moddi3+0x7a4>
    1804:	62 96       	adiw	r28, 0x12	; 18
    1806:	ff ac       	ldd	r15, Y+63	; 0x3f
    1808:	62 97       	sbiw	r28, 0x12	; 18
    180a:	e4 96       	adiw	r28, 0x34	; 52
    180c:	ff ae       	std	Y+63, r15	; 0x3f
    180e:	e4 97       	sbiw	r28, 0x34	; 52
    1810:	0f 2c       	mov	r0, r15
    1812:	04 c0       	rjmp	.+8      	; 0x181c <__moddi3+0x5e4>
    1814:	22 0c       	add	r2, r2
    1816:	33 1c       	adc	r3, r3
    1818:	44 1c       	adc	r4, r4
    181a:	55 1c       	adc	r5, r5
    181c:	0a 94       	dec	r0
    181e:	d2 f7       	brpl	.-12     	; 0x1814 <__moddi3+0x5dc>
    1820:	8a 2d       	mov	r24, r10
    1822:	8f 19       	sub	r24, r15
    1824:	64 01       	movw	r12, r8
    1826:	53 01       	movw	r10, r6
    1828:	08 2e       	mov	r0, r24
    182a:	04 c0       	rjmp	.+8      	; 0x1834 <__moddi3+0x5fc>
    182c:	d6 94       	lsr	r13
    182e:	c7 94       	ror	r12
    1830:	b7 94       	ror	r11
    1832:	a7 94       	ror	r10
    1834:	0a 94       	dec	r0
    1836:	d2 f7       	brpl	.-12     	; 0x182c <__moddi3+0x5f4>
    1838:	a4 01       	movw	r20, r8
    183a:	93 01       	movw	r18, r6
    183c:	04 c0       	rjmp	.+8      	; 0x1846 <__moddi3+0x60e>
    183e:	22 0f       	add	r18, r18
    1840:	33 1f       	adc	r19, r19
    1842:	44 1f       	adc	r20, r20
    1844:	55 1f       	adc	r21, r21
    1846:	fa 94       	dec	r15
    1848:	d2 f7       	brpl	.-12     	; 0x183e <__moddi3+0x606>
    184a:	e8 96       	adiw	r28, 0x38	; 56
    184c:	6c ac       	ldd	r6, Y+60	; 0x3c
    184e:	7d ac       	ldd	r7, Y+61	; 0x3d
    1850:	8e ac       	ldd	r8, Y+62	; 0x3e
    1852:	9f ac       	ldd	r9, Y+63	; 0x3f
    1854:	e8 97       	sbiw	r28, 0x38	; 56
    1856:	04 c0       	rjmp	.+8      	; 0x1860 <__moddi3+0x628>
    1858:	96 94       	lsr	r9
    185a:	87 94       	ror	r8
    185c:	77 94       	ror	r7
    185e:	67 94       	ror	r6
    1860:	8a 95       	dec	r24
    1862:	d2 f7       	brpl	.-12     	; 0x1858 <__moddi3+0x620>
    1864:	84 01       	movw	r16, r8
    1866:	73 01       	movw	r14, r6
    1868:	e2 2a       	or	r14, r18
    186a:	f3 2a       	or	r15, r19
    186c:	04 2b       	or	r16, r20
    186e:	15 2b       	or	r17, r21
    1870:	29 96       	adiw	r28, 0x09	; 9
    1872:	ec ae       	std	Y+60, r14	; 0x3c
    1874:	fd ae       	std	Y+61, r15	; 0x3d
    1876:	0e af       	std	Y+62, r16	; 0x3e
    1878:	1f af       	std	Y+63, r17	; 0x3f
    187a:	29 97       	sbiw	r28, 0x09	; 9
    187c:	32 01       	movw	r6, r4
    187e:	88 24       	eor	r8, r8
    1880:	99 24       	eor	r9, r9
    1882:	92 01       	movw	r18, r4
    1884:	81 01       	movw	r16, r2
    1886:	20 70       	andi	r18, 0x00	; 0
    1888:	30 70       	andi	r19, 0x00	; 0
    188a:	6d 96       	adiw	r28, 0x1d	; 29
    188c:	0c af       	std	Y+60, r16	; 0x3c
    188e:	1d af       	std	Y+61, r17	; 0x3d
    1890:	2e af       	std	Y+62, r18	; 0x3e
    1892:	3f af       	std	Y+63, r19	; 0x3f
    1894:	6d 97       	sbiw	r28, 0x1d	; 29
    1896:	c6 01       	movw	r24, r12
    1898:	b5 01       	movw	r22, r10
    189a:	a4 01       	movw	r20, r8
    189c:	93 01       	movw	r18, r6
    189e:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    18a2:	7b 01       	movw	r14, r22
    18a4:	8c 01       	movw	r16, r24
    18a6:	c6 01       	movw	r24, r12
    18a8:	b5 01       	movw	r22, r10
    18aa:	a4 01       	movw	r20, r8
    18ac:	93 01       	movw	r18, r6
    18ae:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    18b2:	ca 01       	movw	r24, r20
    18b4:	b9 01       	movw	r22, r18
    18b6:	6d 96       	adiw	r28, 0x1d	; 29
    18b8:	2c ad       	ldd	r18, Y+60	; 0x3c
    18ba:	3d ad       	ldd	r19, Y+61	; 0x3d
    18bc:	4e ad       	ldd	r20, Y+62	; 0x3e
    18be:	5f ad       	ldd	r21, Y+63	; 0x3f
    18c0:	6d 97       	sbiw	r28, 0x1d	; 29
    18c2:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    18c6:	9b 01       	movw	r18, r22
    18c8:	ac 01       	movw	r20, r24
    18ca:	87 01       	movw	r16, r14
    18cc:	ff 24       	eor	r15, r15
    18ce:	ee 24       	eor	r14, r14
    18d0:	29 96       	adiw	r28, 0x09	; 9
    18d2:	ac ac       	ldd	r10, Y+60	; 0x3c
    18d4:	bd ac       	ldd	r11, Y+61	; 0x3d
    18d6:	ce ac       	ldd	r12, Y+62	; 0x3e
    18d8:	df ac       	ldd	r13, Y+63	; 0x3f
    18da:	29 97       	sbiw	r28, 0x09	; 9
    18dc:	c6 01       	movw	r24, r12
    18de:	aa 27       	eor	r26, r26
    18e0:	bb 27       	eor	r27, r27
    18e2:	5c 01       	movw	r10, r24
    18e4:	6d 01       	movw	r12, r26
    18e6:	ae 28       	or	r10, r14
    18e8:	bf 28       	or	r11, r15
    18ea:	c0 2a       	or	r12, r16
    18ec:	d1 2a       	or	r13, r17
    18ee:	a2 16       	cp	r10, r18
    18f0:	b3 06       	cpc	r11, r19
    18f2:	c4 06       	cpc	r12, r20
    18f4:	d5 06       	cpc	r13, r21
    18f6:	90 f4       	brcc	.+36     	; 0x191c <__moddi3+0x6e4>
    18f8:	a2 0c       	add	r10, r2
    18fa:	b3 1c       	adc	r11, r3
    18fc:	c4 1c       	adc	r12, r4
    18fe:	d5 1c       	adc	r13, r5
    1900:	a2 14       	cp	r10, r2
    1902:	b3 04       	cpc	r11, r3
    1904:	c4 04       	cpc	r12, r4
    1906:	d5 04       	cpc	r13, r5
    1908:	48 f0       	brcs	.+18     	; 0x191c <__moddi3+0x6e4>
    190a:	a2 16       	cp	r10, r18
    190c:	b3 06       	cpc	r11, r19
    190e:	c4 06       	cpc	r12, r20
    1910:	d5 06       	cpc	r13, r21
    1912:	20 f4       	brcc	.+8      	; 0x191c <__moddi3+0x6e4>
    1914:	a2 0c       	add	r10, r2
    1916:	b3 1c       	adc	r11, r3
    1918:	c4 1c       	adc	r12, r4
    191a:	d5 1c       	adc	r13, r5
    191c:	a2 1a       	sub	r10, r18
    191e:	b3 0a       	sbc	r11, r19
    1920:	c4 0a       	sbc	r12, r20
    1922:	d5 0a       	sbc	r13, r21
    1924:	c6 01       	movw	r24, r12
    1926:	b5 01       	movw	r22, r10
    1928:	a4 01       	movw	r20, r8
    192a:	93 01       	movw	r18, r6
    192c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1930:	7b 01       	movw	r14, r22
    1932:	8c 01       	movw	r16, r24
    1934:	c6 01       	movw	r24, r12
    1936:	b5 01       	movw	r22, r10
    1938:	a4 01       	movw	r20, r8
    193a:	93 01       	movw	r18, r6
    193c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1940:	ca 01       	movw	r24, r20
    1942:	b9 01       	movw	r22, r18
    1944:	6d 96       	adiw	r28, 0x1d	; 29
    1946:	2c ad       	ldd	r18, Y+60	; 0x3c
    1948:	3d ad       	ldd	r19, Y+61	; 0x3d
    194a:	4e ad       	ldd	r20, Y+62	; 0x3e
    194c:	5f ad       	ldd	r21, Y+63	; 0x3f
    194e:	6d 97       	sbiw	r28, 0x1d	; 29
    1950:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1954:	9b 01       	movw	r18, r22
    1956:	ac 01       	movw	r20, r24
    1958:	87 01       	movw	r16, r14
    195a:	ff 24       	eor	r15, r15
    195c:	ee 24       	eor	r14, r14
    195e:	29 96       	adiw	r28, 0x09	; 9
    1960:	8c ad       	ldd	r24, Y+60	; 0x3c
    1962:	9d ad       	ldd	r25, Y+61	; 0x3d
    1964:	ae ad       	ldd	r26, Y+62	; 0x3e
    1966:	bf ad       	ldd	r27, Y+63	; 0x3f
    1968:	29 97       	sbiw	r28, 0x09	; 9
    196a:	a0 70       	andi	r26, 0x00	; 0
    196c:	b0 70       	andi	r27, 0x00	; 0
    196e:	57 01       	movw	r10, r14
    1970:	68 01       	movw	r12, r16
    1972:	a8 2a       	or	r10, r24
    1974:	b9 2a       	or	r11, r25
    1976:	ca 2a       	or	r12, r26
    1978:	db 2a       	or	r13, r27
    197a:	a2 16       	cp	r10, r18
    197c:	b3 06       	cpc	r11, r19
    197e:	c4 06       	cpc	r12, r20
    1980:	d5 06       	cpc	r13, r21
    1982:	90 f4       	brcc	.+36     	; 0x19a8 <__moddi3+0x770>
    1984:	a2 0c       	add	r10, r2
    1986:	b3 1c       	adc	r11, r3
    1988:	c4 1c       	adc	r12, r4
    198a:	d5 1c       	adc	r13, r5
    198c:	a2 14       	cp	r10, r2
    198e:	b3 04       	cpc	r11, r3
    1990:	c4 04       	cpc	r12, r4
    1992:	d5 04       	cpc	r13, r5
    1994:	48 f0       	brcs	.+18     	; 0x19a8 <__moddi3+0x770>
    1996:	a2 16       	cp	r10, r18
    1998:	b3 06       	cpc	r11, r19
    199a:	c4 06       	cpc	r12, r20
    199c:	d5 06       	cpc	r13, r21
    199e:	20 f4       	brcc	.+8      	; 0x19a8 <__moddi3+0x770>
    19a0:	a2 0c       	add	r10, r2
    19a2:	b3 1c       	adc	r11, r3
    19a4:	c4 1c       	adc	r12, r4
    19a6:	d5 1c       	adc	r13, r5
    19a8:	e8 96       	adiw	r28, 0x38	; 56
    19aa:	ec ac       	ldd	r14, Y+60	; 0x3c
    19ac:	fd ac       	ldd	r15, Y+61	; 0x3d
    19ae:	0e ad       	ldd	r16, Y+62	; 0x3e
    19b0:	1f ad       	ldd	r17, Y+63	; 0x3f
    19b2:	e8 97       	sbiw	r28, 0x38	; 56
    19b4:	e4 96       	adiw	r28, 0x34	; 52
    19b6:	0f ac       	ldd	r0, Y+63	; 0x3f
    19b8:	e4 97       	sbiw	r28, 0x34	; 52
    19ba:	04 c0       	rjmp	.+8      	; 0x19c4 <__moddi3+0x78c>
    19bc:	ee 0c       	add	r14, r14
    19be:	ff 1c       	adc	r15, r15
    19c0:	00 1f       	adc	r16, r16
    19c2:	11 1f       	adc	r17, r17
    19c4:	0a 94       	dec	r0
    19c6:	d2 f7       	brpl	.-12     	; 0x19bc <__moddi3+0x784>
    19c8:	2d 96       	adiw	r28, 0x0d	; 13
    19ca:	ec ae       	std	Y+60, r14	; 0x3c
    19cc:	fd ae       	std	Y+61, r15	; 0x3d
    19ce:	0e af       	std	Y+62, r16	; 0x3e
    19d0:	1f af       	std	Y+63, r17	; 0x3f
    19d2:	2d 97       	sbiw	r28, 0x0d	; 13
    19d4:	a2 1a       	sub	r10, r18
    19d6:	b3 0a       	sbc	r11, r19
    19d8:	c4 0a       	sbc	r12, r20
    19da:	d5 0a       	sbc	r13, r21
    19dc:	32 01       	movw	r6, r4
    19de:	88 24       	eor	r8, r8
    19e0:	99 24       	eor	r9, r9
    19e2:	92 01       	movw	r18, r4
    19e4:	81 01       	movw	r16, r2
    19e6:	20 70       	andi	r18, 0x00	; 0
    19e8:	30 70       	andi	r19, 0x00	; 0
    19ea:	a1 96       	adiw	r28, 0x21	; 33
    19ec:	0c af       	std	Y+60, r16	; 0x3c
    19ee:	1d af       	std	Y+61, r17	; 0x3d
    19f0:	2e af       	std	Y+62, r18	; 0x3e
    19f2:	3f af       	std	Y+63, r19	; 0x3f
    19f4:	a1 97       	sbiw	r28, 0x21	; 33
    19f6:	c6 01       	movw	r24, r12
    19f8:	b5 01       	movw	r22, r10
    19fa:	a4 01       	movw	r20, r8
    19fc:	93 01       	movw	r18, r6
    19fe:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1a02:	7b 01       	movw	r14, r22
    1a04:	8c 01       	movw	r16, r24
    1a06:	c6 01       	movw	r24, r12
    1a08:	b5 01       	movw	r22, r10
    1a0a:	a4 01       	movw	r20, r8
    1a0c:	93 01       	movw	r18, r6
    1a0e:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1a12:	ca 01       	movw	r24, r20
    1a14:	b9 01       	movw	r22, r18
    1a16:	a1 96       	adiw	r28, 0x21	; 33
    1a18:	2c ad       	ldd	r18, Y+60	; 0x3c
    1a1a:	3d ad       	ldd	r19, Y+61	; 0x3d
    1a1c:	4e ad       	ldd	r20, Y+62	; 0x3e
    1a1e:	5f ad       	ldd	r21, Y+63	; 0x3f
    1a20:	a1 97       	sbiw	r28, 0x21	; 33
    1a22:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1a26:	9b 01       	movw	r18, r22
    1a28:	ac 01       	movw	r20, r24
    1a2a:	87 01       	movw	r16, r14
    1a2c:	ff 24       	eor	r15, r15
    1a2e:	ee 24       	eor	r14, r14
    1a30:	2d 96       	adiw	r28, 0x0d	; 13
    1a32:	ac ac       	ldd	r10, Y+60	; 0x3c
    1a34:	bd ac       	ldd	r11, Y+61	; 0x3d
    1a36:	ce ac       	ldd	r12, Y+62	; 0x3e
    1a38:	df ac       	ldd	r13, Y+63	; 0x3f
    1a3a:	2d 97       	sbiw	r28, 0x0d	; 13
    1a3c:	c6 01       	movw	r24, r12
    1a3e:	aa 27       	eor	r26, r26
    1a40:	bb 27       	eor	r27, r27
    1a42:	57 01       	movw	r10, r14
    1a44:	68 01       	movw	r12, r16
    1a46:	a8 2a       	or	r10, r24
    1a48:	b9 2a       	or	r11, r25
    1a4a:	ca 2a       	or	r12, r26
    1a4c:	db 2a       	or	r13, r27
    1a4e:	a2 16       	cp	r10, r18
    1a50:	b3 06       	cpc	r11, r19
    1a52:	c4 06       	cpc	r12, r20
    1a54:	d5 06       	cpc	r13, r21
    1a56:	90 f4       	brcc	.+36     	; 0x1a7c <__moddi3+0x844>
    1a58:	a2 0c       	add	r10, r2
    1a5a:	b3 1c       	adc	r11, r3
    1a5c:	c4 1c       	adc	r12, r4
    1a5e:	d5 1c       	adc	r13, r5
    1a60:	a2 14       	cp	r10, r2
    1a62:	b3 04       	cpc	r11, r3
    1a64:	c4 04       	cpc	r12, r4
    1a66:	d5 04       	cpc	r13, r5
    1a68:	48 f0       	brcs	.+18     	; 0x1a7c <__moddi3+0x844>
    1a6a:	a2 16       	cp	r10, r18
    1a6c:	b3 06       	cpc	r11, r19
    1a6e:	c4 06       	cpc	r12, r20
    1a70:	d5 06       	cpc	r13, r21
    1a72:	20 f4       	brcc	.+8      	; 0x1a7c <__moddi3+0x844>
    1a74:	a2 0c       	add	r10, r2
    1a76:	b3 1c       	adc	r11, r3
    1a78:	c4 1c       	adc	r12, r4
    1a7a:	d5 1c       	adc	r13, r5
    1a7c:	a2 1a       	sub	r10, r18
    1a7e:	b3 0a       	sbc	r11, r19
    1a80:	c4 0a       	sbc	r12, r20
    1a82:	d5 0a       	sbc	r13, r21
    1a84:	c6 01       	movw	r24, r12
    1a86:	b5 01       	movw	r22, r10
    1a88:	a4 01       	movw	r20, r8
    1a8a:	93 01       	movw	r18, r6
    1a8c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1a90:	7b 01       	movw	r14, r22
    1a92:	8c 01       	movw	r16, r24
    1a94:	c6 01       	movw	r24, r12
    1a96:	b5 01       	movw	r22, r10
    1a98:	a4 01       	movw	r20, r8
    1a9a:	93 01       	movw	r18, r6
    1a9c:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1aa0:	ca 01       	movw	r24, r20
    1aa2:	b9 01       	movw	r22, r18
    1aa4:	a1 96       	adiw	r28, 0x21	; 33
    1aa6:	2c ad       	ldd	r18, Y+60	; 0x3c
    1aa8:	3d ad       	ldd	r19, Y+61	; 0x3d
    1aaa:	4e ad       	ldd	r20, Y+62	; 0x3e
    1aac:	5f ad       	ldd	r21, Y+63	; 0x3f
    1aae:	a1 97       	sbiw	r28, 0x21	; 33
    1ab0:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1ab4:	9b 01       	movw	r18, r22
    1ab6:	ac 01       	movw	r20, r24
    1ab8:	87 01       	movw	r16, r14
    1aba:	ff 24       	eor	r15, r15
    1abc:	ee 24       	eor	r14, r14
    1abe:	2d 96       	adiw	r28, 0x0d	; 13
    1ac0:	8c ad       	ldd	r24, Y+60	; 0x3c
    1ac2:	9d ad       	ldd	r25, Y+61	; 0x3d
    1ac4:	ae ad       	ldd	r26, Y+62	; 0x3e
    1ac6:	bf ad       	ldd	r27, Y+63	; 0x3f
    1ac8:	2d 97       	sbiw	r28, 0x0d	; 13
    1aca:	a0 70       	andi	r26, 0x00	; 0
    1acc:	b0 70       	andi	r27, 0x00	; 0
    1ace:	e8 2a       	or	r14, r24
    1ad0:	f9 2a       	or	r15, r25
    1ad2:	0a 2b       	or	r16, r26
    1ad4:	1b 2b       	or	r17, r27
    1ad6:	e2 16       	cp	r14, r18
    1ad8:	f3 06       	cpc	r15, r19
    1ada:	04 07       	cpc	r16, r20
    1adc:	15 07       	cpc	r17, r21
    1ade:	90 f4       	brcc	.+36     	; 0x1b04 <__moddi3+0x8cc>
    1ae0:	e2 0c       	add	r14, r2
    1ae2:	f3 1c       	adc	r15, r3
    1ae4:	04 1d       	adc	r16, r4
    1ae6:	15 1d       	adc	r17, r5
    1ae8:	e2 14       	cp	r14, r2
    1aea:	f3 04       	cpc	r15, r3
    1aec:	04 05       	cpc	r16, r4
    1aee:	15 05       	cpc	r17, r5
    1af0:	48 f0       	brcs	.+18     	; 0x1b04 <__moddi3+0x8cc>
    1af2:	e2 16       	cp	r14, r18
    1af4:	f3 06       	cpc	r15, r19
    1af6:	04 07       	cpc	r16, r20
    1af8:	15 07       	cpc	r17, r21
    1afa:	20 f4       	brcc	.+8      	; 0x1b04 <__moddi3+0x8cc>
    1afc:	e2 0c       	add	r14, r2
    1afe:	f3 1c       	adc	r15, r3
    1b00:	04 1d       	adc	r16, r4
    1b02:	15 1d       	adc	r17, r5
    1b04:	e2 1a       	sub	r14, r18
    1b06:	f3 0a       	sbc	r15, r19
    1b08:	04 0b       	sbc	r16, r20
    1b0a:	15 0b       	sbc	r17, r21
    1b0c:	d8 01       	movw	r26, r16
    1b0e:	c7 01       	movw	r24, r14
    1b10:	62 96       	adiw	r28, 0x12	; 18
    1b12:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b14:	62 97       	sbiw	r28, 0x12	; 18
    1b16:	04 c0       	rjmp	.+8      	; 0x1b20 <__moddi3+0x8e8>
    1b18:	b6 95       	lsr	r27
    1b1a:	a7 95       	ror	r26
    1b1c:	97 95       	ror	r25
    1b1e:	87 95       	ror	r24
    1b20:	0a 94       	dec	r0
    1b22:	d2 f7       	brpl	.-12     	; 0x1b18 <__moddi3+0x8e0>
    1b24:	89 a7       	std	Y+41, r24	; 0x29
    1b26:	9a a7       	std	Y+42, r25	; 0x2a
    1b28:	ab a7       	std	Y+43, r26	; 0x2b
    1b2a:	bc a7       	std	Y+44, r27	; 0x2c
    1b2c:	1d a6       	std	Y+45, r1	; 0x2d
    1b2e:	1e a6       	std	Y+46, r1	; 0x2e
    1b30:	1f a6       	std	Y+47, r1	; 0x2f
    1b32:	18 aa       	std	Y+48, r1	; 0x30
    1b34:	89 8b       	std	Y+17, r24	; 0x11
    1b36:	8a a5       	ldd	r24, Y+42	; 0x2a
    1b38:	8a 8b       	std	Y+18, r24	; 0x12
    1b3a:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b3c:	8b 8b       	std	Y+19, r24	; 0x13
    1b3e:	8c a5       	ldd	r24, Y+44	; 0x2c
    1b40:	8c 8b       	std	Y+20, r24	; 0x14
    1b42:	8d a5       	ldd	r24, Y+45	; 0x2d
    1b44:	8d 8b       	std	Y+21, r24	; 0x15
    1b46:	2f c3       	rjmp	.+1630   	; 0x21a6 <__moddi3+0xf6e>
    1b48:	6a 14       	cp	r6, r10
    1b4a:	7b 04       	cpc	r7, r11
    1b4c:	8c 04       	cpc	r8, r12
    1b4e:	9d 04       	cpc	r9, r13
    1b50:	48 f4       	brcc	.+18     	; 0x1b64 <__moddi3+0x92c>
    1b52:	49 8b       	std	Y+17, r20	; 0x11
    1b54:	5a 8b       	std	Y+18, r21	; 0x12
    1b56:	6b 8b       	std	Y+19, r22	; 0x13
    1b58:	7c 8b       	std	Y+20, r23	; 0x14
    1b5a:	8d 8b       	std	Y+21, r24	; 0x15
    1b5c:	9e 8b       	std	Y+22, r25	; 0x16
    1b5e:	2f 8b       	std	Y+23, r18	; 0x17
    1b60:	38 8f       	std	Y+24, r19	; 0x18
    1b62:	27 c3       	rjmp	.+1614   	; 0x21b2 <__moddi3+0xf7a>
    1b64:	00 e0       	ldi	r16, 0x00	; 0
    1b66:	a0 16       	cp	r10, r16
    1b68:	00 e0       	ldi	r16, 0x00	; 0
    1b6a:	b0 06       	cpc	r11, r16
    1b6c:	01 e0       	ldi	r16, 0x01	; 1
    1b6e:	c0 06       	cpc	r12, r16
    1b70:	00 e0       	ldi	r16, 0x00	; 0
    1b72:	d0 06       	cpc	r13, r16
    1b74:	88 f4       	brcc	.+34     	; 0x1b98 <__moddi3+0x960>
    1b76:	1f ef       	ldi	r17, 0xFF	; 255
    1b78:	a1 16       	cp	r10, r17
    1b7a:	b1 04       	cpc	r11, r1
    1b7c:	c1 04       	cpc	r12, r1
    1b7e:	d1 04       	cpc	r13, r1
    1b80:	39 f0       	breq	.+14     	; 0x1b90 <__moddi3+0x958>
    1b82:	30 f0       	brcs	.+12     	; 0x1b90 <__moddi3+0x958>
    1b84:	28 e0       	ldi	r18, 0x08	; 8
    1b86:	e2 2e       	mov	r14, r18
    1b88:	f1 2c       	mov	r15, r1
    1b8a:	01 2d       	mov	r16, r1
    1b8c:	11 2d       	mov	r17, r1
    1b8e:	18 c0       	rjmp	.+48     	; 0x1bc0 <__moddi3+0x988>
    1b90:	ee 24       	eor	r14, r14
    1b92:	ff 24       	eor	r15, r15
    1b94:	87 01       	movw	r16, r14
    1b96:	14 c0       	rjmp	.+40     	; 0x1bc0 <__moddi3+0x988>
    1b98:	20 e0       	ldi	r18, 0x00	; 0
    1b9a:	a2 16       	cp	r10, r18
    1b9c:	20 e0       	ldi	r18, 0x00	; 0
    1b9e:	b2 06       	cpc	r11, r18
    1ba0:	20 e0       	ldi	r18, 0x00	; 0
    1ba2:	c2 06       	cpc	r12, r18
    1ba4:	21 e0       	ldi	r18, 0x01	; 1
    1ba6:	d2 06       	cpc	r13, r18
    1ba8:	30 f0       	brcs	.+12     	; 0x1bb6 <__moddi3+0x97e>
    1baa:	98 e1       	ldi	r25, 0x18	; 24
    1bac:	e9 2e       	mov	r14, r25
    1bae:	f1 2c       	mov	r15, r1
    1bb0:	01 2d       	mov	r16, r1
    1bb2:	11 2d       	mov	r17, r1
    1bb4:	05 c0       	rjmp	.+10     	; 0x1bc0 <__moddi3+0x988>
    1bb6:	80 e1       	ldi	r24, 0x10	; 16
    1bb8:	e8 2e       	mov	r14, r24
    1bba:	f1 2c       	mov	r15, r1
    1bbc:	01 2d       	mov	r16, r1
    1bbe:	11 2d       	mov	r17, r1
    1bc0:	d6 01       	movw	r26, r12
    1bc2:	c5 01       	movw	r24, r10
    1bc4:	0e 2c       	mov	r0, r14
    1bc6:	04 c0       	rjmp	.+8      	; 0x1bd0 <__moddi3+0x998>
    1bc8:	b6 95       	lsr	r27
    1bca:	a7 95       	ror	r26
    1bcc:	97 95       	ror	r25
    1bce:	87 95       	ror	r24
    1bd0:	0a 94       	dec	r0
    1bd2:	d2 f7       	brpl	.-12     	; 0x1bc8 <__moddi3+0x990>
    1bd4:	8f 5f       	subi	r24, 0xFF	; 255
    1bd6:	9e 4f       	sbci	r25, 0xFE	; 254
    1bd8:	dc 01       	movw	r26, r24
    1bda:	2c 91       	ld	r18, X
    1bdc:	80 e2       	ldi	r24, 0x20	; 32
    1bde:	90 e0       	ldi	r25, 0x00	; 0
    1be0:	a0 e0       	ldi	r26, 0x00	; 0
    1be2:	b0 e0       	ldi	r27, 0x00	; 0
    1be4:	8e 19       	sub	r24, r14
    1be6:	9f 09       	sbc	r25, r15
    1be8:	a0 0b       	sbc	r26, r16
    1bea:	b1 0b       	sbc	r27, r17
    1bec:	82 1b       	sub	r24, r18
    1bee:	91 09       	sbc	r25, r1
    1bf0:	a1 09       	sbc	r26, r1
    1bf2:	b1 09       	sbc	r27, r1
    1bf4:	00 97       	sbiw	r24, 0x00	; 0
    1bf6:	a1 05       	cpc	r26, r1
    1bf8:	b1 05       	cpc	r27, r1
    1bfa:	09 f0       	breq	.+2      	; 0x1bfe <__moddi3+0x9c6>
    1bfc:	59 c0       	rjmp	.+178    	; 0x1cb0 <__moddi3+0xa78>
    1bfe:	a6 14       	cp	r10, r6
    1c00:	b7 04       	cpc	r11, r7
    1c02:	c8 04       	cpc	r12, r8
    1c04:	d9 04       	cpc	r13, r9
    1c06:	70 f0       	brcs	.+28     	; 0x1c24 <__moddi3+0x9ec>
    1c08:	e8 96       	adiw	r28, 0x38	; 56
    1c0a:	ec ac       	ldd	r14, Y+60	; 0x3c
    1c0c:	fd ac       	ldd	r15, Y+61	; 0x3d
    1c0e:	0e ad       	ldd	r16, Y+62	; 0x3e
    1c10:	1f ad       	ldd	r17, Y+63	; 0x3f
    1c12:	e8 97       	sbiw	r28, 0x38	; 56
    1c14:	e2 14       	cp	r14, r2
    1c16:	f3 04       	cpc	r15, r3
    1c18:	04 05       	cpc	r16, r4
    1c1a:	15 05       	cpc	r17, r5
    1c1c:	18 f4       	brcc	.+6      	; 0x1c24 <__moddi3+0x9ec>
    1c1e:	d8 01       	movw	r26, r16
    1c20:	c7 01       	movw	r24, r14
    1c22:	2f c0       	rjmp	.+94     	; 0x1c82 <__moddi3+0xa4a>
    1c24:	e8 96       	adiw	r28, 0x38	; 56
    1c26:	8c ad       	ldd	r24, Y+60	; 0x3c
    1c28:	9d ad       	ldd	r25, Y+61	; 0x3d
    1c2a:	ae ad       	ldd	r26, Y+62	; 0x3e
    1c2c:	bf ad       	ldd	r27, Y+63	; 0x3f
    1c2e:	e8 97       	sbiw	r28, 0x38	; 56
    1c30:	82 19       	sub	r24, r2
    1c32:	93 09       	sbc	r25, r3
    1c34:	a4 09       	sbc	r26, r4
    1c36:	b5 09       	sbc	r27, r5
    1c38:	a4 01       	movw	r20, r8
    1c3a:	93 01       	movw	r18, r6
    1c3c:	2a 19       	sub	r18, r10
    1c3e:	3b 09       	sbc	r19, r11
    1c40:	4c 09       	sbc	r20, r12
    1c42:	5d 09       	sbc	r21, r13
    1c44:	aa 24       	eor	r10, r10
    1c46:	bb 24       	eor	r11, r11
    1c48:	65 01       	movw	r12, r10
    1c4a:	e8 96       	adiw	r28, 0x38	; 56
    1c4c:	6c ac       	ldd	r6, Y+60	; 0x3c
    1c4e:	7d ac       	ldd	r7, Y+61	; 0x3d
    1c50:	8e ac       	ldd	r8, Y+62	; 0x3e
    1c52:	9f ac       	ldd	r9, Y+63	; 0x3f
    1c54:	e8 97       	sbiw	r28, 0x38	; 56
    1c56:	68 16       	cp	r6, r24
    1c58:	79 06       	cpc	r7, r25
    1c5a:	8a 06       	cpc	r8, r26
    1c5c:	9b 06       	cpc	r9, r27
    1c5e:	28 f4       	brcc	.+10     	; 0x1c6a <__moddi3+0xa32>
    1c60:	11 e0       	ldi	r17, 0x01	; 1
    1c62:	a1 2e       	mov	r10, r17
    1c64:	b1 2c       	mov	r11, r1
    1c66:	c1 2c       	mov	r12, r1
    1c68:	d1 2c       	mov	r13, r1
    1c6a:	79 01       	movw	r14, r18
    1c6c:	8a 01       	movw	r16, r20
    1c6e:	ea 18       	sub	r14, r10
    1c70:	fb 08       	sbc	r15, r11
    1c72:	0c 09       	sbc	r16, r12
    1c74:	1d 09       	sbc	r17, r13
    1c76:	61 96       	adiw	r28, 0x11	; 17
    1c78:	ec ae       	std	Y+60, r14	; 0x3c
    1c7a:	fd ae       	std	Y+61, r15	; 0x3d
    1c7c:	0e af       	std	Y+62, r16	; 0x3e
    1c7e:	1f af       	std	Y+63, r17	; 0x3f
    1c80:	61 97       	sbiw	r28, 0x11	; 17
    1c82:	89 a7       	std	Y+41, r24	; 0x29
    1c84:	9a a7       	std	Y+42, r25	; 0x2a
    1c86:	ab a7       	std	Y+43, r26	; 0x2b
    1c88:	bc a7       	std	Y+44, r27	; 0x2c
    1c8a:	61 96       	adiw	r28, 0x11	; 17
    1c8c:	0c ad       	ldd	r16, Y+60	; 0x3c
    1c8e:	1d ad       	ldd	r17, Y+61	; 0x3d
    1c90:	2e ad       	ldd	r18, Y+62	; 0x3e
    1c92:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c94:	61 97       	sbiw	r28, 0x11	; 17
    1c96:	0d a7       	std	Y+45, r16	; 0x2d
    1c98:	1e a7       	std	Y+46, r17	; 0x2e
    1c9a:	2f a7       	std	Y+47, r18	; 0x2f
    1c9c:	38 ab       	std	Y+48, r19	; 0x30
    1c9e:	89 8b       	std	Y+17, r24	; 0x11
    1ca0:	8a a5       	ldd	r24, Y+42	; 0x2a
    1ca2:	8a 8b       	std	Y+18, r24	; 0x12
    1ca4:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ca6:	8b 8b       	std	Y+19, r24	; 0x13
    1ca8:	8c a5       	ldd	r24, Y+44	; 0x2c
    1caa:	8c 8b       	std	Y+20, r24	; 0x14
    1cac:	0d 8b       	std	Y+21, r16	; 0x15
    1cae:	7b c2       	rjmp	.+1270   	; 0x21a6 <__moddi3+0xf6e>
    1cb0:	e3 96       	adiw	r28, 0x33	; 51
    1cb2:	8f af       	std	Y+63, r24	; 0x3f
    1cb4:	e3 97       	sbiw	r28, 0x33	; 51
    1cb6:	a6 01       	movw	r20, r12
    1cb8:	95 01       	movw	r18, r10
    1cba:	08 2e       	mov	r0, r24
    1cbc:	04 c0       	rjmp	.+8      	; 0x1cc6 <__moddi3+0xa8e>
    1cbe:	22 0f       	add	r18, r18
    1cc0:	33 1f       	adc	r19, r19
    1cc2:	44 1f       	adc	r20, r20
    1cc4:	55 1f       	adc	r21, r21
    1cc6:	0a 94       	dec	r0
    1cc8:	d2 f7       	brpl	.-12     	; 0x1cbe <__moddi3+0xa86>
    1cca:	10 e2       	ldi	r17, 0x20	; 32
    1ccc:	18 1b       	sub	r17, r24
    1cce:	e2 96       	adiw	r28, 0x32	; 50
    1cd0:	1f af       	std	Y+63, r17	; 0x3f
    1cd2:	e2 97       	sbiw	r28, 0x32	; 50
    1cd4:	d2 01       	movw	r26, r4
    1cd6:	c1 01       	movw	r24, r2
    1cd8:	01 2e       	mov	r0, r17
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <__moddi3+0xaac>
    1cdc:	b6 95       	lsr	r27
    1cde:	a7 95       	ror	r26
    1ce0:	97 95       	ror	r25
    1ce2:	87 95       	ror	r24
    1ce4:	0a 94       	dec	r0
    1ce6:	d2 f7       	brpl	.-12     	; 0x1cdc <__moddi3+0xaa4>
    1ce8:	5c 01       	movw	r10, r24
    1cea:	6d 01       	movw	r12, r26
    1cec:	a2 2a       	or	r10, r18
    1cee:	b3 2a       	or	r11, r19
    1cf0:	c4 2a       	or	r12, r20
    1cf2:	d5 2a       	or	r13, r21
    1cf4:	25 96       	adiw	r28, 0x05	; 5
    1cf6:	ac ae       	std	Y+60, r10	; 0x3c
    1cf8:	bd ae       	std	Y+61, r11	; 0x3d
    1cfa:	ce ae       	std	Y+62, r12	; 0x3e
    1cfc:	df ae       	std	Y+63, r13	; 0x3f
    1cfe:	25 97       	sbiw	r28, 0x05	; 5
    1d00:	72 01       	movw	r14, r4
    1d02:	61 01       	movw	r12, r2
    1d04:	e3 96       	adiw	r28, 0x33	; 51
    1d06:	0f ac       	ldd	r0, Y+63	; 0x3f
    1d08:	e3 97       	sbiw	r28, 0x33	; 51
    1d0a:	04 c0       	rjmp	.+8      	; 0x1d14 <__moddi3+0xadc>
    1d0c:	cc 0c       	add	r12, r12
    1d0e:	dd 1c       	adc	r13, r13
    1d10:	ee 1c       	adc	r14, r14
    1d12:	ff 1c       	adc	r15, r15
    1d14:	0a 94       	dec	r0
    1d16:	d2 f7       	brpl	.-12     	; 0x1d0c <__moddi3+0xad4>
    1d18:	21 96       	adiw	r28, 0x01	; 1
    1d1a:	cc ae       	std	Y+60, r12	; 0x3c
    1d1c:	dd ae       	std	Y+61, r13	; 0x3d
    1d1e:	ee ae       	std	Y+62, r14	; 0x3e
    1d20:	ff ae       	std	Y+63, r15	; 0x3f
    1d22:	21 97       	sbiw	r28, 0x01	; 1
    1d24:	64 01       	movw	r12, r8
    1d26:	53 01       	movw	r10, r6
    1d28:	01 2e       	mov	r0, r17
    1d2a:	04 c0       	rjmp	.+8      	; 0x1d34 <__moddi3+0xafc>
    1d2c:	d6 94       	lsr	r13
    1d2e:	c7 94       	ror	r12
    1d30:	b7 94       	ror	r11
    1d32:	a7 94       	ror	r10
    1d34:	0a 94       	dec	r0
    1d36:	d2 f7       	brpl	.-12     	; 0x1d2c <__moddi3+0xaf4>
    1d38:	a4 01       	movw	r20, r8
    1d3a:	93 01       	movw	r18, r6
    1d3c:	e3 96       	adiw	r28, 0x33	; 51
    1d3e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1d40:	e3 97       	sbiw	r28, 0x33	; 51
    1d42:	04 c0       	rjmp	.+8      	; 0x1d4c <__moddi3+0xb14>
    1d44:	22 0f       	add	r18, r18
    1d46:	33 1f       	adc	r19, r19
    1d48:	44 1f       	adc	r20, r20
    1d4a:	55 1f       	adc	r21, r21
    1d4c:	0a 94       	dec	r0
    1d4e:	d2 f7       	brpl	.-12     	; 0x1d44 <__moddi3+0xb0c>
    1d50:	e8 96       	adiw	r28, 0x38	; 56
    1d52:	8c ad       	ldd	r24, Y+60	; 0x3c
    1d54:	9d ad       	ldd	r25, Y+61	; 0x3d
    1d56:	ae ad       	ldd	r26, Y+62	; 0x3e
    1d58:	bf ad       	ldd	r27, Y+63	; 0x3f
    1d5a:	e8 97       	sbiw	r28, 0x38	; 56
    1d5c:	04 c0       	rjmp	.+8      	; 0x1d66 <__moddi3+0xb2e>
    1d5e:	b6 95       	lsr	r27
    1d60:	a7 95       	ror	r26
    1d62:	97 95       	ror	r25
    1d64:	87 95       	ror	r24
    1d66:	1a 95       	dec	r17
    1d68:	d2 f7       	brpl	.-12     	; 0x1d5e <__moddi3+0xb26>
    1d6a:	7c 01       	movw	r14, r24
    1d6c:	8d 01       	movw	r16, r26
    1d6e:	e2 2a       	or	r14, r18
    1d70:	f3 2a       	or	r15, r19
    1d72:	04 2b       	or	r16, r20
    1d74:	15 2b       	or	r17, r21
    1d76:	e9 ae       	std	Y+57, r14	; 0x39
    1d78:	fa ae       	std	Y+58, r15	; 0x3a
    1d7a:	0b af       	std	Y+59, r16	; 0x3b
    1d7c:	1c af       	std	Y+60, r17	; 0x3c
    1d7e:	e8 96       	adiw	r28, 0x38	; 56
    1d80:	0c ad       	ldd	r16, Y+60	; 0x3c
    1d82:	1d ad       	ldd	r17, Y+61	; 0x3d
    1d84:	2e ad       	ldd	r18, Y+62	; 0x3e
    1d86:	3f ad       	ldd	r19, Y+63	; 0x3f
    1d88:	e8 97       	sbiw	r28, 0x38	; 56
    1d8a:	e3 96       	adiw	r28, 0x33	; 51
    1d8c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1d8e:	e3 97       	sbiw	r28, 0x33	; 51
    1d90:	04 c0       	rjmp	.+8      	; 0x1d9a <__moddi3+0xb62>
    1d92:	00 0f       	add	r16, r16
    1d94:	11 1f       	adc	r17, r17
    1d96:	22 1f       	adc	r18, r18
    1d98:	33 1f       	adc	r19, r19
    1d9a:	0a 94       	dec	r0
    1d9c:	d2 f7       	brpl	.-12     	; 0x1d92 <__moddi3+0xb5a>
    1d9e:	0d ab       	std	Y+53, r16	; 0x35
    1da0:	1e ab       	std	Y+54, r17	; 0x36
    1da2:	2f ab       	std	Y+55, r18	; 0x37
    1da4:	38 af       	std	Y+56, r19	; 0x38
    1da6:	25 96       	adiw	r28, 0x05	; 5
    1da8:	2c ad       	ldd	r18, Y+60	; 0x3c
    1daa:	3d ad       	ldd	r19, Y+61	; 0x3d
    1dac:	4e ad       	ldd	r20, Y+62	; 0x3e
    1dae:	5f ad       	ldd	r21, Y+63	; 0x3f
    1db0:	25 97       	sbiw	r28, 0x05	; 5
    1db2:	3a 01       	movw	r6, r20
    1db4:	88 24       	eor	r8, r8
    1db6:	99 24       	eor	r9, r9
    1db8:	40 70       	andi	r20, 0x00	; 0
    1dba:	50 70       	andi	r21, 0x00	; 0
    1dbc:	a5 96       	adiw	r28, 0x25	; 37
    1dbe:	2c af       	std	Y+60, r18	; 0x3c
    1dc0:	3d af       	std	Y+61, r19	; 0x3d
    1dc2:	4e af       	std	Y+62, r20	; 0x3e
    1dc4:	5f af       	std	Y+63, r21	; 0x3f
    1dc6:	a5 97       	sbiw	r28, 0x25	; 37
    1dc8:	c6 01       	movw	r24, r12
    1dca:	b5 01       	movw	r22, r10
    1dcc:	a4 01       	movw	r20, r8
    1dce:	93 01       	movw	r18, r6
    1dd0:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1dd4:	7b 01       	movw	r14, r22
    1dd6:	8c 01       	movw	r16, r24
    1dd8:	c6 01       	movw	r24, r12
    1dda:	b5 01       	movw	r22, r10
    1ddc:	a4 01       	movw	r20, r8
    1dde:	93 01       	movw	r18, r6
    1de0:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1de4:	c9 01       	movw	r24, r18
    1de6:	da 01       	movw	r26, r20
    1de8:	1c 01       	movw	r2, r24
    1dea:	2d 01       	movw	r4, r26
    1dec:	c2 01       	movw	r24, r4
    1dee:	b1 01       	movw	r22, r2
    1df0:	a5 96       	adiw	r28, 0x25	; 37
    1df2:	2c ad       	ldd	r18, Y+60	; 0x3c
    1df4:	3d ad       	ldd	r19, Y+61	; 0x3d
    1df6:	4e ad       	ldd	r20, Y+62	; 0x3e
    1df8:	5f ad       	ldd	r21, Y+63	; 0x3f
    1dfa:	a5 97       	sbiw	r28, 0x25	; 37
    1dfc:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1e00:	9b 01       	movw	r18, r22
    1e02:	ac 01       	movw	r20, r24
    1e04:	87 01       	movw	r16, r14
    1e06:	ff 24       	eor	r15, r15
    1e08:	ee 24       	eor	r14, r14
    1e0a:	a9 ac       	ldd	r10, Y+57	; 0x39
    1e0c:	ba ac       	ldd	r11, Y+58	; 0x3a
    1e0e:	cb ac       	ldd	r12, Y+59	; 0x3b
    1e10:	dc ac       	ldd	r13, Y+60	; 0x3c
    1e12:	c6 01       	movw	r24, r12
    1e14:	aa 27       	eor	r26, r26
    1e16:	bb 27       	eor	r27, r27
    1e18:	57 01       	movw	r10, r14
    1e1a:	68 01       	movw	r12, r16
    1e1c:	a8 2a       	or	r10, r24
    1e1e:	b9 2a       	or	r11, r25
    1e20:	ca 2a       	or	r12, r26
    1e22:	db 2a       	or	r13, r27
    1e24:	a2 16       	cp	r10, r18
    1e26:	b3 06       	cpc	r11, r19
    1e28:	c4 06       	cpc	r12, r20
    1e2a:	d5 06       	cpc	r13, r21
    1e2c:	10 f5       	brcc	.+68     	; 0x1e72 <__moddi3+0xc3a>
    1e2e:	08 94       	sec
    1e30:	21 08       	sbc	r2, r1
    1e32:	31 08       	sbc	r3, r1
    1e34:	41 08       	sbc	r4, r1
    1e36:	51 08       	sbc	r5, r1
    1e38:	25 96       	adiw	r28, 0x05	; 5
    1e3a:	ec ac       	ldd	r14, Y+60	; 0x3c
    1e3c:	fd ac       	ldd	r15, Y+61	; 0x3d
    1e3e:	0e ad       	ldd	r16, Y+62	; 0x3e
    1e40:	1f ad       	ldd	r17, Y+63	; 0x3f
    1e42:	25 97       	sbiw	r28, 0x05	; 5
    1e44:	ae 0c       	add	r10, r14
    1e46:	bf 1c       	adc	r11, r15
    1e48:	c0 1e       	adc	r12, r16
    1e4a:	d1 1e       	adc	r13, r17
    1e4c:	ae 14       	cp	r10, r14
    1e4e:	bf 04       	cpc	r11, r15
    1e50:	c0 06       	cpc	r12, r16
    1e52:	d1 06       	cpc	r13, r17
    1e54:	70 f0       	brcs	.+28     	; 0x1e72 <__moddi3+0xc3a>
    1e56:	a2 16       	cp	r10, r18
    1e58:	b3 06       	cpc	r11, r19
    1e5a:	c4 06       	cpc	r12, r20
    1e5c:	d5 06       	cpc	r13, r21
    1e5e:	48 f4       	brcc	.+18     	; 0x1e72 <__moddi3+0xc3a>
    1e60:	08 94       	sec
    1e62:	21 08       	sbc	r2, r1
    1e64:	31 08       	sbc	r3, r1
    1e66:	41 08       	sbc	r4, r1
    1e68:	51 08       	sbc	r5, r1
    1e6a:	ae 0c       	add	r10, r14
    1e6c:	bf 1c       	adc	r11, r15
    1e6e:	c0 1e       	adc	r12, r16
    1e70:	d1 1e       	adc	r13, r17
    1e72:	a2 1a       	sub	r10, r18
    1e74:	b3 0a       	sbc	r11, r19
    1e76:	c4 0a       	sbc	r12, r20
    1e78:	d5 0a       	sbc	r13, r21
    1e7a:	c6 01       	movw	r24, r12
    1e7c:	b5 01       	movw	r22, r10
    1e7e:	a4 01       	movw	r20, r8
    1e80:	93 01       	movw	r18, r6
    1e82:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1e86:	7b 01       	movw	r14, r22
    1e88:	8c 01       	movw	r16, r24
    1e8a:	c6 01       	movw	r24, r12
    1e8c:	b5 01       	movw	r22, r10
    1e8e:	a4 01       	movw	r20, r8
    1e90:	93 01       	movw	r18, r6
    1e92:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    1e96:	c9 01       	movw	r24, r18
    1e98:	da 01       	movw	r26, r20
    1e9a:	3c 01       	movw	r6, r24
    1e9c:	4d 01       	movw	r8, r26
    1e9e:	c4 01       	movw	r24, r8
    1ea0:	b3 01       	movw	r22, r6
    1ea2:	a5 96       	adiw	r28, 0x25	; 37
    1ea4:	2c ad       	ldd	r18, Y+60	; 0x3c
    1ea6:	3d ad       	ldd	r19, Y+61	; 0x3d
    1ea8:	4e ad       	ldd	r20, Y+62	; 0x3e
    1eaa:	5f ad       	ldd	r21, Y+63	; 0x3f
    1eac:	a5 97       	sbiw	r28, 0x25	; 37
    1eae:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1eb2:	9b 01       	movw	r18, r22
    1eb4:	ac 01       	movw	r20, r24
    1eb6:	87 01       	movw	r16, r14
    1eb8:	ff 24       	eor	r15, r15
    1eba:	ee 24       	eor	r14, r14
    1ebc:	89 ad       	ldd	r24, Y+57	; 0x39
    1ebe:	9a ad       	ldd	r25, Y+58	; 0x3a
    1ec0:	ab ad       	ldd	r26, Y+59	; 0x3b
    1ec2:	bc ad       	ldd	r27, Y+60	; 0x3c
    1ec4:	a0 70       	andi	r26, 0x00	; 0
    1ec6:	b0 70       	andi	r27, 0x00	; 0
    1ec8:	57 01       	movw	r10, r14
    1eca:	68 01       	movw	r12, r16
    1ecc:	a8 2a       	or	r10, r24
    1ece:	b9 2a       	or	r11, r25
    1ed0:	ca 2a       	or	r12, r26
    1ed2:	db 2a       	or	r13, r27
    1ed4:	a2 16       	cp	r10, r18
    1ed6:	b3 06       	cpc	r11, r19
    1ed8:	c4 06       	cpc	r12, r20
    1eda:	d5 06       	cpc	r13, r21
    1edc:	10 f5       	brcc	.+68     	; 0x1f22 <__moddi3+0xcea>
    1ede:	08 94       	sec
    1ee0:	61 08       	sbc	r6, r1
    1ee2:	71 08       	sbc	r7, r1
    1ee4:	81 08       	sbc	r8, r1
    1ee6:	91 08       	sbc	r9, r1
    1ee8:	25 96       	adiw	r28, 0x05	; 5
    1eea:	6c ad       	ldd	r22, Y+60	; 0x3c
    1eec:	7d ad       	ldd	r23, Y+61	; 0x3d
    1eee:	8e ad       	ldd	r24, Y+62	; 0x3e
    1ef0:	9f ad       	ldd	r25, Y+63	; 0x3f
    1ef2:	25 97       	sbiw	r28, 0x05	; 5
    1ef4:	a6 0e       	add	r10, r22
    1ef6:	b7 1e       	adc	r11, r23
    1ef8:	c8 1e       	adc	r12, r24
    1efa:	d9 1e       	adc	r13, r25
    1efc:	a6 16       	cp	r10, r22
    1efe:	b7 06       	cpc	r11, r23
    1f00:	c8 06       	cpc	r12, r24
    1f02:	d9 06       	cpc	r13, r25
    1f04:	70 f0       	brcs	.+28     	; 0x1f22 <__moddi3+0xcea>
    1f06:	a2 16       	cp	r10, r18
    1f08:	b3 06       	cpc	r11, r19
    1f0a:	c4 06       	cpc	r12, r20
    1f0c:	d5 06       	cpc	r13, r21
    1f0e:	48 f4       	brcc	.+18     	; 0x1f22 <__moddi3+0xcea>
    1f10:	08 94       	sec
    1f12:	61 08       	sbc	r6, r1
    1f14:	71 08       	sbc	r7, r1
    1f16:	81 08       	sbc	r8, r1
    1f18:	91 08       	sbc	r9, r1
    1f1a:	a6 0e       	add	r10, r22
    1f1c:	b7 1e       	adc	r11, r23
    1f1e:	c8 1e       	adc	r12, r24
    1f20:	d9 1e       	adc	r13, r25
    1f22:	d6 01       	movw	r26, r12
    1f24:	c5 01       	movw	r24, r10
    1f26:	82 1b       	sub	r24, r18
    1f28:	93 0b       	sbc	r25, r19
    1f2a:	a4 0b       	sbc	r26, r20
    1f2c:	b5 0b       	sbc	r27, r21
    1f2e:	89 ab       	std	Y+49, r24	; 0x31
    1f30:	9a ab       	std	Y+50, r25	; 0x32
    1f32:	ab ab       	std	Y+51, r26	; 0x33
    1f34:	bc ab       	std	Y+52, r27	; 0x34
    1f36:	d1 01       	movw	r26, r2
    1f38:	99 27       	eor	r25, r25
    1f3a:	88 27       	eor	r24, r24
    1f3c:	84 01       	movw	r16, r8
    1f3e:	73 01       	movw	r14, r6
    1f40:	e8 2a       	or	r14, r24
    1f42:	f9 2a       	or	r15, r25
    1f44:	0a 2b       	or	r16, r26
    1f46:	1b 2b       	or	r17, r27
    1f48:	8f ef       	ldi	r24, 0xFF	; 255
    1f4a:	a8 2e       	mov	r10, r24
    1f4c:	8f ef       	ldi	r24, 0xFF	; 255
    1f4e:	b8 2e       	mov	r11, r24
    1f50:	c1 2c       	mov	r12, r1
    1f52:	d1 2c       	mov	r13, r1
    1f54:	ae 20       	and	r10, r14
    1f56:	bf 20       	and	r11, r15
    1f58:	c0 22       	and	r12, r16
    1f5a:	d1 22       	and	r13, r17
    1f5c:	78 01       	movw	r14, r16
    1f5e:	00 27       	eor	r16, r16
    1f60:	11 27       	eor	r17, r17
    1f62:	21 96       	adiw	r28, 0x01	; 1
    1f64:	6c ac       	ldd	r6, Y+60	; 0x3c
    1f66:	7d ac       	ldd	r7, Y+61	; 0x3d
    1f68:	8e ac       	ldd	r8, Y+62	; 0x3e
    1f6a:	9f ac       	ldd	r9, Y+63	; 0x3f
    1f6c:	21 97       	sbiw	r28, 0x01	; 1
    1f6e:	2f ef       	ldi	r18, 0xFF	; 255
    1f70:	3f ef       	ldi	r19, 0xFF	; 255
    1f72:	40 e0       	ldi	r20, 0x00	; 0
    1f74:	50 e0       	ldi	r21, 0x00	; 0
    1f76:	62 22       	and	r6, r18
    1f78:	73 22       	and	r7, r19
    1f7a:	84 22       	and	r8, r20
    1f7c:	95 22       	and	r9, r21
    1f7e:	21 96       	adiw	r28, 0x01	; 1
    1f80:	6c ad       	ldd	r22, Y+60	; 0x3c
    1f82:	7d ad       	ldd	r23, Y+61	; 0x3d
    1f84:	8e ad       	ldd	r24, Y+62	; 0x3e
    1f86:	9f ad       	ldd	r25, Y+63	; 0x3f
    1f88:	21 97       	sbiw	r28, 0x01	; 1
    1f8a:	ac 01       	movw	r20, r24
    1f8c:	66 27       	eor	r22, r22
    1f8e:	77 27       	eor	r23, r23
    1f90:	ad 96       	adiw	r28, 0x2d	; 45
    1f92:	4c af       	std	Y+60, r20	; 0x3c
    1f94:	5d af       	std	Y+61, r21	; 0x3d
    1f96:	6e af       	std	Y+62, r22	; 0x3e
    1f98:	7f af       	std	Y+63, r23	; 0x3f
    1f9a:	ad 97       	sbiw	r28, 0x2d	; 45
    1f9c:	c6 01       	movw	r24, r12
    1f9e:	b5 01       	movw	r22, r10
    1fa0:	a4 01       	movw	r20, r8
    1fa2:	93 01       	movw	r18, r6
    1fa4:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1fa8:	a9 96       	adiw	r28, 0x29	; 41
    1faa:	6c af       	std	Y+60, r22	; 0x3c
    1fac:	7d af       	std	Y+61, r23	; 0x3d
    1fae:	8e af       	std	Y+62, r24	; 0x3e
    1fb0:	9f af       	std	Y+63, r25	; 0x3f
    1fb2:	a9 97       	sbiw	r28, 0x29	; 41
    1fb4:	c6 01       	movw	r24, r12
    1fb6:	b5 01       	movw	r22, r10
    1fb8:	ad 96       	adiw	r28, 0x2d	; 45
    1fba:	2c ad       	ldd	r18, Y+60	; 0x3c
    1fbc:	3d ad       	ldd	r19, Y+61	; 0x3d
    1fbe:	4e ad       	ldd	r20, Y+62	; 0x3e
    1fc0:	5f ad       	ldd	r21, Y+63	; 0x3f
    1fc2:	ad 97       	sbiw	r28, 0x2d	; 45
    1fc4:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1fc8:	1b 01       	movw	r2, r22
    1fca:	2c 01       	movw	r4, r24
    1fcc:	c8 01       	movw	r24, r16
    1fce:	b7 01       	movw	r22, r14
    1fd0:	a4 01       	movw	r20, r8
    1fd2:	93 01       	movw	r18, r6
    1fd4:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1fd8:	5b 01       	movw	r10, r22
    1fda:	6c 01       	movw	r12, r24
    1fdc:	c8 01       	movw	r24, r16
    1fde:	b7 01       	movw	r22, r14
    1fe0:	ad 96       	adiw	r28, 0x2d	; 45
    1fe2:	2c ad       	ldd	r18, Y+60	; 0x3c
    1fe4:	3d ad       	ldd	r19, Y+61	; 0x3d
    1fe6:	4e ad       	ldd	r20, Y+62	; 0x3e
    1fe8:	5f ad       	ldd	r21, Y+63	; 0x3f
    1fea:	ad 97       	sbiw	r28, 0x2d	; 45
    1fec:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    1ff0:	7b 01       	movw	r14, r22
    1ff2:	8c 01       	movw	r16, r24
    1ff4:	a6 01       	movw	r20, r12
    1ff6:	95 01       	movw	r18, r10
    1ff8:	22 0d       	add	r18, r2
    1ffa:	33 1d       	adc	r19, r3
    1ffc:	44 1d       	adc	r20, r4
    1ffe:	55 1d       	adc	r21, r5
    2000:	a9 96       	adiw	r28, 0x29	; 41
    2002:	6c ac       	ldd	r6, Y+60	; 0x3c
    2004:	7d ac       	ldd	r7, Y+61	; 0x3d
    2006:	8e ac       	ldd	r8, Y+62	; 0x3e
    2008:	9f ac       	ldd	r9, Y+63	; 0x3f
    200a:	a9 97       	sbiw	r28, 0x29	; 41
    200c:	c4 01       	movw	r24, r8
    200e:	aa 27       	eor	r26, r26
    2010:	bb 27       	eor	r27, r27
    2012:	28 0f       	add	r18, r24
    2014:	39 1f       	adc	r19, r25
    2016:	4a 1f       	adc	r20, r26
    2018:	5b 1f       	adc	r21, r27
    201a:	2a 15       	cp	r18, r10
    201c:	3b 05       	cpc	r19, r11
    201e:	4c 05       	cpc	r20, r12
    2020:	5d 05       	cpc	r21, r13
    2022:	48 f4       	brcc	.+18     	; 0x2036 <__moddi3+0xdfe>
    2024:	81 2c       	mov	r8, r1
    2026:	91 2c       	mov	r9, r1
    2028:	e1 e0       	ldi	r30, 0x01	; 1
    202a:	ae 2e       	mov	r10, r30
    202c:	b1 2c       	mov	r11, r1
    202e:	e8 0c       	add	r14, r8
    2030:	f9 1c       	adc	r15, r9
    2032:	0a 1d       	adc	r16, r10
    2034:	1b 1d       	adc	r17, r11
    2036:	ca 01       	movw	r24, r20
    2038:	aa 27       	eor	r26, r26
    203a:	bb 27       	eor	r27, r27
    203c:	57 01       	movw	r10, r14
    203e:	68 01       	movw	r12, r16
    2040:	a8 0e       	add	r10, r24
    2042:	b9 1e       	adc	r11, r25
    2044:	ca 1e       	adc	r12, r26
    2046:	db 1e       	adc	r13, r27
    2048:	a9 01       	movw	r20, r18
    204a:	33 27       	eor	r19, r19
    204c:	22 27       	eor	r18, r18
    204e:	a9 96       	adiw	r28, 0x29	; 41
    2050:	8c ad       	ldd	r24, Y+60	; 0x3c
    2052:	9d ad       	ldd	r25, Y+61	; 0x3d
    2054:	ae ad       	ldd	r26, Y+62	; 0x3e
    2056:	bf ad       	ldd	r27, Y+63	; 0x3f
    2058:	a9 97       	sbiw	r28, 0x29	; 41
    205a:	a0 70       	andi	r26, 0x00	; 0
    205c:	b0 70       	andi	r27, 0x00	; 0
    205e:	28 0f       	add	r18, r24
    2060:	39 1f       	adc	r19, r25
    2062:	4a 1f       	adc	r20, r26
    2064:	5b 1f       	adc	r21, r27
    2066:	e9 a8       	ldd	r14, Y+49	; 0x31
    2068:	fa a8       	ldd	r15, Y+50	; 0x32
    206a:	0b a9       	ldd	r16, Y+51	; 0x33
    206c:	1c a9       	ldd	r17, Y+52	; 0x34
    206e:	ea 14       	cp	r14, r10
    2070:	fb 04       	cpc	r15, r11
    2072:	0c 05       	cpc	r16, r12
    2074:	1d 05       	cpc	r17, r13
    2076:	70 f0       	brcs	.+28     	; 0x2094 <__moddi3+0xe5c>
    2078:	ae 14       	cp	r10, r14
    207a:	bf 04       	cpc	r11, r15
    207c:	c0 06       	cpc	r12, r16
    207e:	d1 06       	cpc	r13, r17
    2080:	89 f5       	brne	.+98     	; 0x20e4 <__moddi3+0xeac>
    2082:	6d a9       	ldd	r22, Y+53	; 0x35
    2084:	7e a9       	ldd	r23, Y+54	; 0x36
    2086:	8f a9       	ldd	r24, Y+55	; 0x37
    2088:	98 ad       	ldd	r25, Y+56	; 0x38
    208a:	62 17       	cp	r22, r18
    208c:	73 07       	cpc	r23, r19
    208e:	84 07       	cpc	r24, r20
    2090:	95 07       	cpc	r25, r21
    2092:	40 f5       	brcc	.+80     	; 0x20e4 <__moddi3+0xeac>
    2094:	da 01       	movw	r26, r20
    2096:	c9 01       	movw	r24, r18
    2098:	21 96       	adiw	r28, 0x01	; 1
    209a:	6c ac       	ldd	r6, Y+60	; 0x3c
    209c:	7d ac       	ldd	r7, Y+61	; 0x3d
    209e:	8e ac       	ldd	r8, Y+62	; 0x3e
    20a0:	9f ac       	ldd	r9, Y+63	; 0x3f
    20a2:	21 97       	sbiw	r28, 0x01	; 1
    20a4:	86 19       	sub	r24, r6
    20a6:	97 09       	sbc	r25, r7
    20a8:	a8 09       	sbc	r26, r8
    20aa:	b9 09       	sbc	r27, r9
    20ac:	25 96       	adiw	r28, 0x05	; 5
    20ae:	ec ac       	ldd	r14, Y+60	; 0x3c
    20b0:	fd ac       	ldd	r15, Y+61	; 0x3d
    20b2:	0e ad       	ldd	r16, Y+62	; 0x3e
    20b4:	1f ad       	ldd	r17, Y+63	; 0x3f
    20b6:	25 97       	sbiw	r28, 0x05	; 5
    20b8:	ae 18       	sub	r10, r14
    20ba:	bf 08       	sbc	r11, r15
    20bc:	c0 0a       	sbc	r12, r16
    20be:	d1 0a       	sbc	r13, r17
    20c0:	ee 24       	eor	r14, r14
    20c2:	ff 24       	eor	r15, r15
    20c4:	87 01       	movw	r16, r14
    20c6:	28 17       	cp	r18, r24
    20c8:	39 07       	cpc	r19, r25
    20ca:	4a 07       	cpc	r20, r26
    20cc:	5b 07       	cpc	r21, r27
    20ce:	28 f4       	brcc	.+10     	; 0x20da <__moddi3+0xea2>
    20d0:	21 e0       	ldi	r18, 0x01	; 1
    20d2:	e2 2e       	mov	r14, r18
    20d4:	f1 2c       	mov	r15, r1
    20d6:	01 2d       	mov	r16, r1
    20d8:	11 2d       	mov	r17, r1
    20da:	ae 18       	sub	r10, r14
    20dc:	bf 08       	sbc	r11, r15
    20de:	c0 0a       	sbc	r12, r16
    20e0:	d1 0a       	sbc	r13, r17
    20e2:	02 c0       	rjmp	.+4      	; 0x20e8 <__moddi3+0xeb0>
    20e4:	da 01       	movw	r26, r20
    20e6:	c9 01       	movw	r24, r18
    20e8:	6d a8       	ldd	r6, Y+53	; 0x35
    20ea:	7e a8       	ldd	r7, Y+54	; 0x36
    20ec:	8f a8       	ldd	r8, Y+55	; 0x37
    20ee:	98 ac       	ldd	r9, Y+56	; 0x38
    20f0:	68 1a       	sub	r6, r24
    20f2:	79 0a       	sbc	r7, r25
    20f4:	8a 0a       	sbc	r8, r26
    20f6:	9b 0a       	sbc	r9, r27
    20f8:	09 a9       	ldd	r16, Y+49	; 0x31
    20fa:	1a a9       	ldd	r17, Y+50	; 0x32
    20fc:	2b a9       	ldd	r18, Y+51	; 0x33
    20fe:	3c a9       	ldd	r19, Y+52	; 0x34
    2100:	0a 19       	sub	r16, r10
    2102:	1b 09       	sbc	r17, r11
    2104:	2c 09       	sbc	r18, r12
    2106:	3d 09       	sbc	r19, r13
    2108:	58 01       	movw	r10, r16
    210a:	69 01       	movw	r12, r18
    210c:	22 24       	eor	r2, r2
    210e:	33 24       	eor	r3, r3
    2110:	21 01       	movw	r4, r2
    2112:	2d a9       	ldd	r18, Y+53	; 0x35
    2114:	3e a9       	ldd	r19, Y+54	; 0x36
    2116:	4f a9       	ldd	r20, Y+55	; 0x37
    2118:	58 ad       	ldd	r21, Y+56	; 0x38
    211a:	26 15       	cp	r18, r6
    211c:	37 05       	cpc	r19, r7
    211e:	48 05       	cpc	r20, r8
    2120:	59 05       	cpc	r21, r9
    2122:	28 f4       	brcc	.+10     	; 0x212e <__moddi3+0xef6>
    2124:	81 e0       	ldi	r24, 0x01	; 1
    2126:	28 2e       	mov	r2, r24
    2128:	31 2c       	mov	r3, r1
    212a:	41 2c       	mov	r4, r1
    212c:	51 2c       	mov	r5, r1
    212e:	86 01       	movw	r16, r12
    2130:	75 01       	movw	r14, r10
    2132:	e2 18       	sub	r14, r2
    2134:	f3 08       	sbc	r15, r3
    2136:	04 09       	sbc	r16, r4
    2138:	15 09       	sbc	r17, r5
    213a:	a8 01       	movw	r20, r16
    213c:	97 01       	movw	r18, r14
    213e:	e2 96       	adiw	r28, 0x32	; 50
    2140:	0f ac       	ldd	r0, Y+63	; 0x3f
    2142:	e2 97       	sbiw	r28, 0x32	; 50
    2144:	04 c0       	rjmp	.+8      	; 0x214e <__moddi3+0xf16>
    2146:	22 0f       	add	r18, r18
    2148:	33 1f       	adc	r19, r19
    214a:	44 1f       	adc	r20, r20
    214c:	55 1f       	adc	r21, r21
    214e:	0a 94       	dec	r0
    2150:	d2 f7       	brpl	.-12     	; 0x2146 <__moddi3+0xf0e>
    2152:	d4 01       	movw	r26, r8
    2154:	c3 01       	movw	r24, r6
    2156:	e3 96       	adiw	r28, 0x33	; 51
    2158:	0f ac       	ldd	r0, Y+63	; 0x3f
    215a:	e3 97       	sbiw	r28, 0x33	; 51
    215c:	04 c0       	rjmp	.+8      	; 0x2166 <__moddi3+0xf2e>
    215e:	b6 95       	lsr	r27
    2160:	a7 95       	ror	r26
    2162:	97 95       	ror	r25
    2164:	87 95       	ror	r24
    2166:	0a 94       	dec	r0
    2168:	d2 f7       	brpl	.-12     	; 0x215e <__moddi3+0xf26>
    216a:	28 2b       	or	r18, r24
    216c:	39 2b       	or	r19, r25
    216e:	4a 2b       	or	r20, r26
    2170:	5b 2b       	or	r21, r27
    2172:	29 a7       	std	Y+41, r18	; 0x29
    2174:	3a a7       	std	Y+42, r19	; 0x2a
    2176:	4b a7       	std	Y+43, r20	; 0x2b
    2178:	5c a7       	std	Y+44, r21	; 0x2c
    217a:	e3 96       	adiw	r28, 0x33	; 51
    217c:	0f ac       	ldd	r0, Y+63	; 0x3f
    217e:	e3 97       	sbiw	r28, 0x33	; 51
    2180:	04 c0       	rjmp	.+8      	; 0x218a <__moddi3+0xf52>
    2182:	16 95       	lsr	r17
    2184:	07 95       	ror	r16
    2186:	f7 94       	ror	r15
    2188:	e7 94       	ror	r14
    218a:	0a 94       	dec	r0
    218c:	d2 f7       	brpl	.-12     	; 0x2182 <__moddi3+0xf4a>
    218e:	ed a6       	std	Y+45, r14	; 0x2d
    2190:	fe a6       	std	Y+46, r15	; 0x2e
    2192:	0f a7       	std	Y+47, r16	; 0x2f
    2194:	18 ab       	std	Y+48, r17	; 0x30
    2196:	29 8b       	std	Y+17, r18	; 0x11
    2198:	8a a5       	ldd	r24, Y+42	; 0x2a
    219a:	8a 8b       	std	Y+18, r24	; 0x12
    219c:	8b a5       	ldd	r24, Y+43	; 0x2b
    219e:	8b 8b       	std	Y+19, r24	; 0x13
    21a0:	8c a5       	ldd	r24, Y+44	; 0x2c
    21a2:	8c 8b       	std	Y+20, r24	; 0x14
    21a4:	ed 8a       	std	Y+21, r14	; 0x15
    21a6:	8e a5       	ldd	r24, Y+46	; 0x2e
    21a8:	8e 8b       	std	Y+22, r24	; 0x16
    21aa:	8f a5       	ldd	r24, Y+47	; 0x2f
    21ac:	8f 8b       	std	Y+23, r24	; 0x17
    21ae:	88 a9       	ldd	r24, Y+48	; 0x30
    21b0:	88 8f       	std	Y+24, r24	; 0x18
    21b2:	e1 96       	adiw	r28, 0x31	; 49
    21b4:	4c ad       	ldd	r20, Y+60	; 0x3c
    21b6:	5d ad       	ldd	r21, Y+61	; 0x3d
    21b8:	6e ad       	ldd	r22, Y+62	; 0x3e
    21ba:	7f ad       	ldd	r23, Y+63	; 0x3f
    21bc:	e1 97       	sbiw	r28, 0x31	; 49
    21be:	41 15       	cp	r20, r1
    21c0:	51 05       	cpc	r21, r1
    21c2:	61 05       	cpc	r22, r1
    21c4:	71 05       	cpc	r23, r1
    21c6:	09 f4       	brne	.+2      	; 0x21ca <__moddi3+0xf92>
    21c8:	67 c0       	rjmp	.+206    	; 0x2298 <__moddi3+0x1060>
    21ca:	89 89       	ldd	r24, Y+17	; 0x11
    21cc:	2a 89       	ldd	r18, Y+18	; 0x12
    21ce:	3b 89       	ldd	r19, Y+19	; 0x13
    21d0:	4c 89       	ldd	r20, Y+20	; 0x14
    21d2:	5d 89       	ldd	r21, Y+21	; 0x15
    21d4:	ae 89       	ldd	r26, Y+22	; 0x16
    21d6:	bf 89       	ldd	r27, Y+23	; 0x17
    21d8:	18 8d       	ldd	r17, Y+24	; 0x18
    21da:	f8 2f       	mov	r31, r24
    21dc:	f1 95       	neg	r31
    21de:	91 e0       	ldi	r25, 0x01	; 1
    21e0:	1f 16       	cp	r1, r31
    21e2:	08 f0       	brcs	.+2      	; 0x21e6 <__moddi3+0xfae>
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	82 2f       	mov	r24, r18
    21e8:	81 95       	neg	r24
    21ea:	21 e0       	ldi	r18, 0x01	; 1
    21ec:	18 16       	cp	r1, r24
    21ee:	08 f0       	brcs	.+2      	; 0x21f2 <__moddi3+0xfba>
    21f0:	20 e0       	ldi	r18, 0x00	; 0
    21f2:	e8 2f       	mov	r30, r24
    21f4:	e9 1b       	sub	r30, r25
    21f6:	91 e0       	ldi	r25, 0x01	; 1
    21f8:	8e 17       	cp	r24, r30
    21fa:	08 f0       	brcs	.+2      	; 0x21fe <__moddi3+0xfc6>
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	29 2b       	or	r18, r25
    2200:	83 2f       	mov	r24, r19
    2202:	81 95       	neg	r24
    2204:	31 e0       	ldi	r19, 0x01	; 1
    2206:	18 16       	cp	r1, r24
    2208:	08 f0       	brcs	.+2      	; 0x220c <__moddi3+0xfd4>
    220a:	30 e0       	ldi	r19, 0x00	; 0
    220c:	78 2f       	mov	r23, r24
    220e:	72 1b       	sub	r23, r18
    2210:	91 e0       	ldi	r25, 0x01	; 1
    2212:	87 17       	cp	r24, r23
    2214:	08 f0       	brcs	.+2      	; 0x2218 <__moddi3+0xfe0>
    2216:	90 e0       	ldi	r25, 0x00	; 0
    2218:	39 2b       	or	r19, r25
    221a:	84 2f       	mov	r24, r20
    221c:	81 95       	neg	r24
    221e:	21 e0       	ldi	r18, 0x01	; 1
    2220:	18 16       	cp	r1, r24
    2222:	08 f0       	brcs	.+2      	; 0x2226 <__moddi3+0xfee>
    2224:	20 e0       	ldi	r18, 0x00	; 0
    2226:	68 2f       	mov	r22, r24
    2228:	63 1b       	sub	r22, r19
    222a:	91 e0       	ldi	r25, 0x01	; 1
    222c:	86 17       	cp	r24, r22
    222e:	08 f0       	brcs	.+2      	; 0x2232 <__moddi3+0xffa>
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	29 2b       	or	r18, r25
    2234:	85 2f       	mov	r24, r21
    2236:	81 95       	neg	r24
    2238:	31 e0       	ldi	r19, 0x01	; 1
    223a:	18 16       	cp	r1, r24
    223c:	08 f0       	brcs	.+2      	; 0x2240 <__moddi3+0x1008>
    223e:	30 e0       	ldi	r19, 0x00	; 0
    2240:	58 2f       	mov	r21, r24
    2242:	52 1b       	sub	r21, r18
    2244:	91 e0       	ldi	r25, 0x01	; 1
    2246:	85 17       	cp	r24, r21
    2248:	08 f0       	brcs	.+2      	; 0x224c <__moddi3+0x1014>
    224a:	90 e0       	ldi	r25, 0x00	; 0
    224c:	39 2b       	or	r19, r25
    224e:	8a 2f       	mov	r24, r26
    2250:	81 95       	neg	r24
    2252:	21 e0       	ldi	r18, 0x01	; 1
    2254:	18 16       	cp	r1, r24
    2256:	08 f0       	brcs	.+2      	; 0x225a <__moddi3+0x1022>
    2258:	20 e0       	ldi	r18, 0x00	; 0
    225a:	48 2f       	mov	r20, r24
    225c:	43 1b       	sub	r20, r19
    225e:	91 e0       	ldi	r25, 0x01	; 1
    2260:	84 17       	cp	r24, r20
    2262:	08 f0       	brcs	.+2      	; 0x2266 <__moddi3+0x102e>
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	29 2b       	or	r18, r25
    2268:	8b 2f       	mov	r24, r27
    226a:	81 95       	neg	r24
    226c:	91 e0       	ldi	r25, 0x01	; 1
    226e:	18 16       	cp	r1, r24
    2270:	08 f0       	brcs	.+2      	; 0x2274 <__moddi3+0x103c>
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	38 2f       	mov	r19, r24
    2276:	32 1b       	sub	r19, r18
    2278:	21 e0       	ldi	r18, 0x01	; 1
    227a:	83 17       	cp	r24, r19
    227c:	08 f0       	brcs	.+2      	; 0x2280 <__moddi3+0x1048>
    227e:	20 e0       	ldi	r18, 0x00	; 0
    2280:	92 2b       	or	r25, r18
    2282:	81 2f       	mov	r24, r17
    2284:	81 95       	neg	r24
    2286:	89 1b       	sub	r24, r25
    2288:	f9 8b       	std	Y+17, r31	; 0x11
    228a:	ea 8b       	std	Y+18, r30	; 0x12
    228c:	7b 8b       	std	Y+19, r23	; 0x13
    228e:	6c 8b       	std	Y+20, r22	; 0x14
    2290:	5d 8b       	std	Y+21, r21	; 0x15
    2292:	4e 8b       	std	Y+22, r20	; 0x16
    2294:	3f 8b       	std	Y+23, r19	; 0x17
    2296:	88 8f       	std	Y+24, r24	; 0x18
    2298:	29 89       	ldd	r18, Y+17	; 0x11
    229a:	3a 89       	ldd	r19, Y+18	; 0x12
    229c:	4b 89       	ldd	r20, Y+19	; 0x13
    229e:	5c 89       	ldd	r21, Y+20	; 0x14
    22a0:	6d 89       	ldd	r22, Y+21	; 0x15
    22a2:	7e 89       	ldd	r23, Y+22	; 0x16
    22a4:	8f 89       	ldd	r24, Y+23	; 0x17
    22a6:	98 8d       	ldd	r25, Y+24	; 0x18
    22a8:	c9 58       	subi	r28, 0x89	; 137
    22aa:	df 4f       	sbci	r29, 0xFF	; 255
    22ac:	e2 e1       	ldi	r30, 0x12	; 18
    22ae:	0c 94 87 32 	jmp	0x650e	; 0x650e <__epilogue_restores__>

000022b2 <__udivdi3>:
    22b2:	ae e5       	ldi	r26, 0x5E	; 94
    22b4:	b0 e0       	ldi	r27, 0x00	; 0
    22b6:	ef e5       	ldi	r30, 0x5F	; 95
    22b8:	f1 e1       	ldi	r31, 0x11	; 17
    22ba:	0c 94 6b 32 	jmp	0x64d6	; 0x64d6 <__prologue_saves__>
    22be:	a8 e0       	ldi	r26, 0x08	; 8
    22c0:	4e 01       	movw	r8, r28
    22c2:	08 94       	sec
    22c4:	81 1c       	adc	r8, r1
    22c6:	91 1c       	adc	r9, r1
    22c8:	f4 01       	movw	r30, r8
    22ca:	6a 2e       	mov	r6, r26
    22cc:	11 92       	st	Z+, r1
    22ce:	6a 94       	dec	r6
    22d0:	e9 f7       	brne	.-6      	; 0x22cc <__udivdi3+0x1a>
    22d2:	29 83       	std	Y+1, r18	; 0x01
    22d4:	3a 83       	std	Y+2, r19	; 0x02
    22d6:	4b 83       	std	Y+3, r20	; 0x03
    22d8:	5c 83       	std	Y+4, r21	; 0x04
    22da:	6d 83       	std	Y+5, r22	; 0x05
    22dc:	7e 83       	std	Y+6, r23	; 0x06
    22de:	8f 83       	std	Y+7, r24	; 0x07
    22e0:	98 87       	std	Y+8, r25	; 0x08
    22e2:	ce 01       	movw	r24, r28
    22e4:	09 96       	adiw	r24, 0x09	; 9
    22e6:	fc 01       	movw	r30, r24
    22e8:	11 92       	st	Z+, r1
    22ea:	aa 95       	dec	r26
    22ec:	e9 f7       	brne	.-6      	; 0x22e8 <__udivdi3+0x36>
    22ee:	a9 86       	std	Y+9, r10	; 0x09
    22f0:	ba 86       	std	Y+10, r11	; 0x0a
    22f2:	cb 86       	std	Y+11, r12	; 0x0b
    22f4:	dc 86       	std	Y+12, r13	; 0x0c
    22f6:	ed 86       	std	Y+13, r14	; 0x0d
    22f8:	fe 86       	std	Y+14, r15	; 0x0e
    22fa:	0f 87       	std	Y+15, r16	; 0x0f
    22fc:	18 8b       	std	Y+16, r17	; 0x10
    22fe:	29 84       	ldd	r2, Y+9	; 0x09
    2300:	3a 84       	ldd	r3, Y+10	; 0x0a
    2302:	4b 84       	ldd	r4, Y+11	; 0x0b
    2304:	5c 84       	ldd	r5, Y+12	; 0x0c
    2306:	ed 84       	ldd	r14, Y+13	; 0x0d
    2308:	fe 84       	ldd	r15, Y+14	; 0x0e
    230a:	0f 85       	ldd	r16, Y+15	; 0x0f
    230c:	18 89       	ldd	r17, Y+16	; 0x10
    230e:	69 80       	ldd	r6, Y+1	; 0x01
    2310:	7a 80       	ldd	r7, Y+2	; 0x02
    2312:	8b 80       	ldd	r8, Y+3	; 0x03
    2314:	9c 80       	ldd	r9, Y+4	; 0x04
    2316:	6d a6       	std	Y+45, r6	; 0x2d
    2318:	7e a6       	std	Y+46, r7	; 0x2e
    231a:	8f a6       	std	Y+47, r8	; 0x2f
    231c:	98 aa       	std	Y+48, r9	; 0x30
    231e:	6d 80       	ldd	r6, Y+5	; 0x05
    2320:	7e 80       	ldd	r7, Y+6	; 0x06
    2322:	8f 80       	ldd	r8, Y+7	; 0x07
    2324:	98 84       	ldd	r9, Y+8	; 0x08
    2326:	e1 14       	cp	r14, r1
    2328:	f1 04       	cpc	r15, r1
    232a:	01 05       	cpc	r16, r1
    232c:	11 05       	cpc	r17, r1
    232e:	09 f0       	breq	.+2      	; 0x2332 <__udivdi3+0x80>
    2330:	b3 c3       	rjmp	.+1894   	; 0x2a98 <__udivdi3+0x7e6>
    2332:	62 14       	cp	r6, r2
    2334:	73 04       	cpc	r7, r3
    2336:	84 04       	cpc	r8, r4
    2338:	95 04       	cpc	r9, r5
    233a:	08 f0       	brcs	.+2      	; 0x233e <__udivdi3+0x8c>
    233c:	3d c1       	rjmp	.+634    	; 0x25b8 <__udivdi3+0x306>
    233e:	00 e0       	ldi	r16, 0x00	; 0
    2340:	20 16       	cp	r2, r16
    2342:	00 e0       	ldi	r16, 0x00	; 0
    2344:	30 06       	cpc	r3, r16
    2346:	01 e0       	ldi	r16, 0x01	; 1
    2348:	40 06       	cpc	r4, r16
    234a:	00 e0       	ldi	r16, 0x00	; 0
    234c:	50 06       	cpc	r5, r16
    234e:	88 f4       	brcc	.+34     	; 0x2372 <__udivdi3+0xc0>
    2350:	1f ef       	ldi	r17, 0xFF	; 255
    2352:	21 16       	cp	r2, r17
    2354:	31 04       	cpc	r3, r1
    2356:	41 04       	cpc	r4, r1
    2358:	51 04       	cpc	r5, r1
    235a:	39 f0       	breq	.+14     	; 0x236a <__udivdi3+0xb8>
    235c:	30 f0       	brcs	.+12     	; 0x236a <__udivdi3+0xb8>
    235e:	48 e0       	ldi	r20, 0x08	; 8
    2360:	e4 2e       	mov	r14, r20
    2362:	f1 2c       	mov	r15, r1
    2364:	01 2d       	mov	r16, r1
    2366:	11 2d       	mov	r17, r1
    2368:	18 c0       	rjmp	.+48     	; 0x239a <__udivdi3+0xe8>
    236a:	ee 24       	eor	r14, r14
    236c:	ff 24       	eor	r15, r15
    236e:	87 01       	movw	r16, r14
    2370:	14 c0       	rjmp	.+40     	; 0x239a <__udivdi3+0xe8>
    2372:	20 e0       	ldi	r18, 0x00	; 0
    2374:	22 16       	cp	r2, r18
    2376:	20 e0       	ldi	r18, 0x00	; 0
    2378:	32 06       	cpc	r3, r18
    237a:	20 e0       	ldi	r18, 0x00	; 0
    237c:	42 06       	cpc	r4, r18
    237e:	21 e0       	ldi	r18, 0x01	; 1
    2380:	52 06       	cpc	r5, r18
    2382:	30 f0       	brcs	.+12     	; 0x2390 <__udivdi3+0xde>
    2384:	38 e1       	ldi	r19, 0x18	; 24
    2386:	e3 2e       	mov	r14, r19
    2388:	f1 2c       	mov	r15, r1
    238a:	01 2d       	mov	r16, r1
    238c:	11 2d       	mov	r17, r1
    238e:	05 c0       	rjmp	.+10     	; 0x239a <__udivdi3+0xe8>
    2390:	20 e1       	ldi	r18, 0x10	; 16
    2392:	e2 2e       	mov	r14, r18
    2394:	f1 2c       	mov	r15, r1
    2396:	01 2d       	mov	r16, r1
    2398:	11 2d       	mov	r17, r1
    239a:	d2 01       	movw	r26, r4
    239c:	c1 01       	movw	r24, r2
    239e:	0e 2c       	mov	r0, r14
    23a0:	04 c0       	rjmp	.+8      	; 0x23aa <__udivdi3+0xf8>
    23a2:	b6 95       	lsr	r27
    23a4:	a7 95       	ror	r26
    23a6:	97 95       	ror	r25
    23a8:	87 95       	ror	r24
    23aa:	0a 94       	dec	r0
    23ac:	d2 f7       	brpl	.-12     	; 0x23a2 <__udivdi3+0xf0>
    23ae:	8f 5f       	subi	r24, 0xFF	; 255
    23b0:	9e 4f       	sbci	r25, 0xFE	; 254
    23b2:	dc 01       	movw	r26, r24
    23b4:	2c 91       	ld	r18, X
    23b6:	80 e2       	ldi	r24, 0x20	; 32
    23b8:	90 e0       	ldi	r25, 0x00	; 0
    23ba:	a0 e0       	ldi	r26, 0x00	; 0
    23bc:	b0 e0       	ldi	r27, 0x00	; 0
    23be:	8e 19       	sub	r24, r14
    23c0:	9f 09       	sbc	r25, r15
    23c2:	a0 0b       	sbc	r26, r16
    23c4:	b1 0b       	sbc	r27, r17
    23c6:	7c 01       	movw	r14, r24
    23c8:	8d 01       	movw	r16, r26
    23ca:	e2 1a       	sub	r14, r18
    23cc:	f1 08       	sbc	r15, r1
    23ce:	01 09       	sbc	r16, r1
    23d0:	11 09       	sbc	r17, r1
    23d2:	e1 14       	cp	r14, r1
    23d4:	f1 04       	cpc	r15, r1
    23d6:	01 05       	cpc	r16, r1
    23d8:	11 05       	cpc	r17, r1
    23da:	a1 f1       	breq	.+104    	; 0x2444 <__udivdi3+0x192>
    23dc:	0e 2c       	mov	r0, r14
    23de:	04 c0       	rjmp	.+8      	; 0x23e8 <__udivdi3+0x136>
    23e0:	22 0c       	add	r2, r2
    23e2:	33 1c       	adc	r3, r3
    23e4:	44 1c       	adc	r4, r4
    23e6:	55 1c       	adc	r5, r5
    23e8:	0a 94       	dec	r0
    23ea:	d2 f7       	brpl	.-12     	; 0x23e0 <__udivdi3+0x12e>
    23ec:	a4 01       	movw	r20, r8
    23ee:	93 01       	movw	r18, r6
    23f0:	0e 2c       	mov	r0, r14
    23f2:	04 c0       	rjmp	.+8      	; 0x23fc <__udivdi3+0x14a>
    23f4:	22 0f       	add	r18, r18
    23f6:	33 1f       	adc	r19, r19
    23f8:	44 1f       	adc	r20, r20
    23fa:	55 1f       	adc	r21, r21
    23fc:	0a 94       	dec	r0
    23fe:	d2 f7       	brpl	.-12     	; 0x23f4 <__udivdi3+0x142>
    2400:	80 e2       	ldi	r24, 0x20	; 32
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	8e 19       	sub	r24, r14
    2406:	9f 09       	sbc	r25, r15
    2408:	6d a4       	ldd	r6, Y+45	; 0x2d
    240a:	7e a4       	ldd	r7, Y+46	; 0x2e
    240c:	8f a4       	ldd	r8, Y+47	; 0x2f
    240e:	98 a8       	ldd	r9, Y+48	; 0x30
    2410:	04 c0       	rjmp	.+8      	; 0x241a <__udivdi3+0x168>
    2412:	96 94       	lsr	r9
    2414:	87 94       	ror	r8
    2416:	77 94       	ror	r7
    2418:	67 94       	ror	r6
    241a:	8a 95       	dec	r24
    241c:	d2 f7       	brpl	.-12     	; 0x2412 <__udivdi3+0x160>
    241e:	62 2a       	or	r6, r18
    2420:	73 2a       	or	r7, r19
    2422:	84 2a       	or	r8, r20
    2424:	95 2a       	or	r9, r21
    2426:	ad a4       	ldd	r10, Y+45	; 0x2d
    2428:	be a4       	ldd	r11, Y+46	; 0x2e
    242a:	cf a4       	ldd	r12, Y+47	; 0x2f
    242c:	d8 a8       	ldd	r13, Y+48	; 0x30
    242e:	04 c0       	rjmp	.+8      	; 0x2438 <__udivdi3+0x186>
    2430:	aa 0c       	add	r10, r10
    2432:	bb 1c       	adc	r11, r11
    2434:	cc 1c       	adc	r12, r12
    2436:	dd 1c       	adc	r13, r13
    2438:	ea 94       	dec	r14
    243a:	d2 f7       	brpl	.-12     	; 0x2430 <__udivdi3+0x17e>
    243c:	ad a6       	std	Y+45, r10	; 0x2d
    243e:	be a6       	std	Y+46, r11	; 0x2e
    2440:	cf a6       	std	Y+47, r12	; 0x2f
    2442:	d8 aa       	std	Y+48, r13	; 0x30
    2444:	62 01       	movw	r12, r4
    2446:	ee 24       	eor	r14, r14
    2448:	ff 24       	eor	r15, r15
    244a:	cd aa       	std	Y+53, r12	; 0x35
    244c:	de aa       	std	Y+54, r13	; 0x36
    244e:	ef aa       	std	Y+55, r14	; 0x37
    2450:	f8 ae       	std	Y+56, r15	; 0x38
    2452:	92 01       	movw	r18, r4
    2454:	81 01       	movw	r16, r2
    2456:	20 70       	andi	r18, 0x00	; 0
    2458:	30 70       	andi	r19, 0x00	; 0
    245a:	09 af       	std	Y+57, r16	; 0x39
    245c:	1a af       	std	Y+58, r17	; 0x3a
    245e:	2b af       	std	Y+59, r18	; 0x3b
    2460:	3c af       	std	Y+60, r19	; 0x3c
    2462:	c4 01       	movw	r24, r8
    2464:	b3 01       	movw	r22, r6
    2466:	a7 01       	movw	r20, r14
    2468:	96 01       	movw	r18, r12
    246a:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    246e:	7b 01       	movw	r14, r22
    2470:	8c 01       	movw	r16, r24
    2472:	c4 01       	movw	r24, r8
    2474:	b3 01       	movw	r22, r6
    2476:	2d a9       	ldd	r18, Y+53	; 0x35
    2478:	3e a9       	ldd	r19, Y+54	; 0x36
    247a:	4f a9       	ldd	r20, Y+55	; 0x37
    247c:	58 ad       	ldd	r21, Y+56	; 0x38
    247e:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2482:	c9 01       	movw	r24, r18
    2484:	da 01       	movw	r26, r20
    2486:	3c 01       	movw	r6, r24
    2488:	4d 01       	movw	r8, r26
    248a:	c4 01       	movw	r24, r8
    248c:	b3 01       	movw	r22, r6
    248e:	29 ad       	ldd	r18, Y+57	; 0x39
    2490:	3a ad       	ldd	r19, Y+58	; 0x3a
    2492:	4b ad       	ldd	r20, Y+59	; 0x3b
    2494:	5c ad       	ldd	r21, Y+60	; 0x3c
    2496:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    249a:	9b 01       	movw	r18, r22
    249c:	ac 01       	movw	r20, r24
    249e:	87 01       	movw	r16, r14
    24a0:	ff 24       	eor	r15, r15
    24a2:	ee 24       	eor	r14, r14
    24a4:	ad a4       	ldd	r10, Y+45	; 0x2d
    24a6:	be a4       	ldd	r11, Y+46	; 0x2e
    24a8:	cf a4       	ldd	r12, Y+47	; 0x2f
    24aa:	d8 a8       	ldd	r13, Y+48	; 0x30
    24ac:	c6 01       	movw	r24, r12
    24ae:	aa 27       	eor	r26, r26
    24b0:	bb 27       	eor	r27, r27
    24b2:	57 01       	movw	r10, r14
    24b4:	68 01       	movw	r12, r16
    24b6:	a8 2a       	or	r10, r24
    24b8:	b9 2a       	or	r11, r25
    24ba:	ca 2a       	or	r12, r26
    24bc:	db 2a       	or	r13, r27
    24be:	a2 16       	cp	r10, r18
    24c0:	b3 06       	cpc	r11, r19
    24c2:	c4 06       	cpc	r12, r20
    24c4:	d5 06       	cpc	r13, r21
    24c6:	e0 f4       	brcc	.+56     	; 0x2500 <__udivdi3+0x24e>
    24c8:	08 94       	sec
    24ca:	61 08       	sbc	r6, r1
    24cc:	71 08       	sbc	r7, r1
    24ce:	81 08       	sbc	r8, r1
    24d0:	91 08       	sbc	r9, r1
    24d2:	a2 0c       	add	r10, r2
    24d4:	b3 1c       	adc	r11, r3
    24d6:	c4 1c       	adc	r12, r4
    24d8:	d5 1c       	adc	r13, r5
    24da:	a2 14       	cp	r10, r2
    24dc:	b3 04       	cpc	r11, r3
    24de:	c4 04       	cpc	r12, r4
    24e0:	d5 04       	cpc	r13, r5
    24e2:	70 f0       	brcs	.+28     	; 0x2500 <__udivdi3+0x24e>
    24e4:	a2 16       	cp	r10, r18
    24e6:	b3 06       	cpc	r11, r19
    24e8:	c4 06       	cpc	r12, r20
    24ea:	d5 06       	cpc	r13, r21
    24ec:	48 f4       	brcc	.+18     	; 0x2500 <__udivdi3+0x24e>
    24ee:	08 94       	sec
    24f0:	61 08       	sbc	r6, r1
    24f2:	71 08       	sbc	r7, r1
    24f4:	81 08       	sbc	r8, r1
    24f6:	91 08       	sbc	r9, r1
    24f8:	a2 0c       	add	r10, r2
    24fa:	b3 1c       	adc	r11, r3
    24fc:	c4 1c       	adc	r12, r4
    24fe:	d5 1c       	adc	r13, r5
    2500:	a2 1a       	sub	r10, r18
    2502:	b3 0a       	sbc	r11, r19
    2504:	c4 0a       	sbc	r12, r20
    2506:	d5 0a       	sbc	r13, r21
    2508:	c6 01       	movw	r24, r12
    250a:	b5 01       	movw	r22, r10
    250c:	2d a9       	ldd	r18, Y+53	; 0x35
    250e:	3e a9       	ldd	r19, Y+54	; 0x36
    2510:	4f a9       	ldd	r20, Y+55	; 0x37
    2512:	58 ad       	ldd	r21, Y+56	; 0x38
    2514:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2518:	7b 01       	movw	r14, r22
    251a:	8c 01       	movw	r16, r24
    251c:	c6 01       	movw	r24, r12
    251e:	b5 01       	movw	r22, r10
    2520:	2d a9       	ldd	r18, Y+53	; 0x35
    2522:	3e a9       	ldd	r19, Y+54	; 0x36
    2524:	4f a9       	ldd	r20, Y+55	; 0x37
    2526:	58 ad       	ldd	r21, Y+56	; 0x38
    2528:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    252c:	c9 01       	movw	r24, r18
    252e:	da 01       	movw	r26, r20
    2530:	5c 01       	movw	r10, r24
    2532:	6d 01       	movw	r12, r26
    2534:	c6 01       	movw	r24, r12
    2536:	b5 01       	movw	r22, r10
    2538:	29 ad       	ldd	r18, Y+57	; 0x39
    253a:	3a ad       	ldd	r19, Y+58	; 0x3a
    253c:	4b ad       	ldd	r20, Y+59	; 0x3b
    253e:	5c ad       	ldd	r21, Y+60	; 0x3c
    2540:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2544:	9b 01       	movw	r18, r22
    2546:	ac 01       	movw	r20, r24
    2548:	87 01       	movw	r16, r14
    254a:	ff 24       	eor	r15, r15
    254c:	ee 24       	eor	r14, r14
    254e:	8d a5       	ldd	r24, Y+45	; 0x2d
    2550:	9e a5       	ldd	r25, Y+46	; 0x2e
    2552:	af a5       	ldd	r26, Y+47	; 0x2f
    2554:	b8 a9       	ldd	r27, Y+48	; 0x30
    2556:	a0 70       	andi	r26, 0x00	; 0
    2558:	b0 70       	andi	r27, 0x00	; 0
    255a:	e8 2a       	or	r14, r24
    255c:	f9 2a       	or	r15, r25
    255e:	0a 2b       	or	r16, r26
    2560:	1b 2b       	or	r17, r27
    2562:	e2 16       	cp	r14, r18
    2564:	f3 06       	cpc	r15, r19
    2566:	04 07       	cpc	r16, r20
    2568:	15 07       	cpc	r17, r21
    256a:	c0 f4       	brcc	.+48     	; 0x259c <__udivdi3+0x2ea>
    256c:	08 94       	sec
    256e:	a1 08       	sbc	r10, r1
    2570:	b1 08       	sbc	r11, r1
    2572:	c1 08       	sbc	r12, r1
    2574:	d1 08       	sbc	r13, r1
    2576:	e2 0c       	add	r14, r2
    2578:	f3 1c       	adc	r15, r3
    257a:	04 1d       	adc	r16, r4
    257c:	15 1d       	adc	r17, r5
    257e:	e2 14       	cp	r14, r2
    2580:	f3 04       	cpc	r15, r3
    2582:	04 05       	cpc	r16, r4
    2584:	15 05       	cpc	r17, r5
    2586:	50 f0       	brcs	.+20     	; 0x259c <__udivdi3+0x2ea>
    2588:	e2 16       	cp	r14, r18
    258a:	f3 06       	cpc	r15, r19
    258c:	04 07       	cpc	r16, r20
    258e:	15 07       	cpc	r17, r21
    2590:	28 f4       	brcc	.+10     	; 0x259c <__udivdi3+0x2ea>
    2592:	08 94       	sec
    2594:	a1 08       	sbc	r10, r1
    2596:	b1 08       	sbc	r11, r1
    2598:	c1 08       	sbc	r12, r1
    259a:	d1 08       	sbc	r13, r1
    259c:	d3 01       	movw	r26, r6
    259e:	99 27       	eor	r25, r25
    25a0:	88 27       	eor	r24, r24
    25a2:	86 01       	movw	r16, r12
    25a4:	75 01       	movw	r14, r10
    25a6:	e8 2a       	or	r14, r24
    25a8:	f9 2a       	or	r15, r25
    25aa:	0a 2b       	or	r16, r26
    25ac:	1b 2b       	or	r17, r27
    25ae:	e9 aa       	std	Y+49, r14	; 0x31
    25b0:	fa aa       	std	Y+50, r15	; 0x32
    25b2:	0b ab       	std	Y+51, r16	; 0x33
    25b4:	1c ab       	std	Y+52, r17	; 0x34
    25b6:	cf c4       	rjmp	.+2462   	; 0x2f56 <__udivdi3+0xca4>
    25b8:	21 14       	cp	r2, r1
    25ba:	31 04       	cpc	r3, r1
    25bc:	41 04       	cpc	r4, r1
    25be:	51 04       	cpc	r5, r1
    25c0:	71 f4       	brne	.+28     	; 0x25de <__udivdi3+0x32c>
    25c2:	61 e0       	ldi	r22, 0x01	; 1
    25c4:	70 e0       	ldi	r23, 0x00	; 0
    25c6:	80 e0       	ldi	r24, 0x00	; 0
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	20 e0       	ldi	r18, 0x00	; 0
    25cc:	30 e0       	ldi	r19, 0x00	; 0
    25ce:	40 e0       	ldi	r20, 0x00	; 0
    25d0:	50 e0       	ldi	r21, 0x00	; 0
    25d2:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    25d6:	c9 01       	movw	r24, r18
    25d8:	da 01       	movw	r26, r20
    25da:	1c 01       	movw	r2, r24
    25dc:	2d 01       	movw	r4, r26
    25de:	00 e0       	ldi	r16, 0x00	; 0
    25e0:	20 16       	cp	r2, r16
    25e2:	00 e0       	ldi	r16, 0x00	; 0
    25e4:	30 06       	cpc	r3, r16
    25e6:	01 e0       	ldi	r16, 0x01	; 1
    25e8:	40 06       	cpc	r4, r16
    25ea:	00 e0       	ldi	r16, 0x00	; 0
    25ec:	50 06       	cpc	r5, r16
    25ee:	88 f4       	brcc	.+34     	; 0x2612 <__udivdi3+0x360>
    25f0:	1f ef       	ldi	r17, 0xFF	; 255
    25f2:	21 16       	cp	r2, r17
    25f4:	31 04       	cpc	r3, r1
    25f6:	41 04       	cpc	r4, r1
    25f8:	51 04       	cpc	r5, r1
    25fa:	31 f0       	breq	.+12     	; 0x2608 <__udivdi3+0x356>
    25fc:	28 f0       	brcs	.+10     	; 0x2608 <__udivdi3+0x356>
    25fe:	48 e0       	ldi	r20, 0x08	; 8
    2600:	50 e0       	ldi	r21, 0x00	; 0
    2602:	60 e0       	ldi	r22, 0x00	; 0
    2604:	70 e0       	ldi	r23, 0x00	; 0
    2606:	17 c0       	rjmp	.+46     	; 0x2636 <__udivdi3+0x384>
    2608:	40 e0       	ldi	r20, 0x00	; 0
    260a:	50 e0       	ldi	r21, 0x00	; 0
    260c:	60 e0       	ldi	r22, 0x00	; 0
    260e:	70 e0       	ldi	r23, 0x00	; 0
    2610:	12 c0       	rjmp	.+36     	; 0x2636 <__udivdi3+0x384>
    2612:	20 e0       	ldi	r18, 0x00	; 0
    2614:	22 16       	cp	r2, r18
    2616:	20 e0       	ldi	r18, 0x00	; 0
    2618:	32 06       	cpc	r3, r18
    261a:	20 e0       	ldi	r18, 0x00	; 0
    261c:	42 06       	cpc	r4, r18
    261e:	21 e0       	ldi	r18, 0x01	; 1
    2620:	52 06       	cpc	r5, r18
    2622:	28 f0       	brcs	.+10     	; 0x262e <__udivdi3+0x37c>
    2624:	48 e1       	ldi	r20, 0x18	; 24
    2626:	50 e0       	ldi	r21, 0x00	; 0
    2628:	60 e0       	ldi	r22, 0x00	; 0
    262a:	70 e0       	ldi	r23, 0x00	; 0
    262c:	04 c0       	rjmp	.+8      	; 0x2636 <__udivdi3+0x384>
    262e:	40 e1       	ldi	r20, 0x10	; 16
    2630:	50 e0       	ldi	r21, 0x00	; 0
    2632:	60 e0       	ldi	r22, 0x00	; 0
    2634:	70 e0       	ldi	r23, 0x00	; 0
    2636:	d2 01       	movw	r26, r4
    2638:	c1 01       	movw	r24, r2
    263a:	04 2e       	mov	r0, r20
    263c:	04 c0       	rjmp	.+8      	; 0x2646 <__udivdi3+0x394>
    263e:	b6 95       	lsr	r27
    2640:	a7 95       	ror	r26
    2642:	97 95       	ror	r25
    2644:	87 95       	ror	r24
    2646:	0a 94       	dec	r0
    2648:	d2 f7       	brpl	.-12     	; 0x263e <__udivdi3+0x38c>
    264a:	8f 5f       	subi	r24, 0xFF	; 255
    264c:	9e 4f       	sbci	r25, 0xFE	; 254
    264e:	dc 01       	movw	r26, r24
    2650:	2c 91       	ld	r18, X
    2652:	e0 e2       	ldi	r30, 0x20	; 32
    2654:	ee 2e       	mov	r14, r30
    2656:	f1 2c       	mov	r15, r1
    2658:	01 2d       	mov	r16, r1
    265a:	11 2d       	mov	r17, r1
    265c:	d8 01       	movw	r26, r16
    265e:	c7 01       	movw	r24, r14
    2660:	84 1b       	sub	r24, r20
    2662:	95 0b       	sbc	r25, r21
    2664:	a6 0b       	sbc	r26, r22
    2666:	b7 0b       	sbc	r27, r23
    2668:	82 1b       	sub	r24, r18
    266a:	91 09       	sbc	r25, r1
    266c:	a1 09       	sbc	r26, r1
    266e:	b1 09       	sbc	r27, r1
    2670:	00 97       	sbiw	r24, 0x00	; 0
    2672:	a1 05       	cpc	r26, r1
    2674:	b1 05       	cpc	r27, r1
    2676:	61 f4       	brne	.+24     	; 0x2690 <__udivdi3+0x3de>
    2678:	64 01       	movw	r12, r8
    267a:	53 01       	movw	r10, r6
    267c:	a2 18       	sub	r10, r2
    267e:	b3 08       	sbc	r11, r3
    2680:	c4 08       	sbc	r12, r4
    2682:	d5 08       	sbc	r13, r5
    2684:	31 e0       	ldi	r19, 0x01	; 1
    2686:	63 2e       	mov	r6, r19
    2688:	71 2c       	mov	r7, r1
    268a:	81 2c       	mov	r8, r1
    268c:	91 2c       	mov	r9, r1
    268e:	1e c1       	rjmp	.+572    	; 0x28cc <__udivdi3+0x61a>
    2690:	6f 96       	adiw	r28, 0x1f	; 31
    2692:	8f af       	std	Y+63, r24	; 0x3f
    2694:	6f 97       	sbiw	r28, 0x1f	; 31
    2696:	08 2e       	mov	r0, r24
    2698:	04 c0       	rjmp	.+8      	; 0x26a2 <__udivdi3+0x3f0>
    269a:	22 0c       	add	r2, r2
    269c:	33 1c       	adc	r3, r3
    269e:	44 1c       	adc	r4, r4
    26a0:	55 1c       	adc	r5, r5
    26a2:	0a 94       	dec	r0
    26a4:	d2 f7       	brpl	.-12     	; 0x269a <__udivdi3+0x3e8>
    26a6:	ee 2d       	mov	r30, r14
    26a8:	e8 1b       	sub	r30, r24
    26aa:	64 01       	movw	r12, r8
    26ac:	53 01       	movw	r10, r6
    26ae:	0e 2e       	mov	r0, r30
    26b0:	04 c0       	rjmp	.+8      	; 0x26ba <__udivdi3+0x408>
    26b2:	d6 94       	lsr	r13
    26b4:	c7 94       	ror	r12
    26b6:	b7 94       	ror	r11
    26b8:	a7 94       	ror	r10
    26ba:	0a 94       	dec	r0
    26bc:	d2 f7       	brpl	.-12     	; 0x26b2 <__udivdi3+0x400>
    26be:	a4 01       	movw	r20, r8
    26c0:	93 01       	movw	r18, r6
    26c2:	6f 96       	adiw	r28, 0x1f	; 31
    26c4:	0f ac       	ldd	r0, Y+63	; 0x3f
    26c6:	6f 97       	sbiw	r28, 0x1f	; 31
    26c8:	04 c0       	rjmp	.+8      	; 0x26d2 <__udivdi3+0x420>
    26ca:	22 0f       	add	r18, r18
    26cc:	33 1f       	adc	r19, r19
    26ce:	44 1f       	adc	r20, r20
    26d0:	55 1f       	adc	r21, r21
    26d2:	0a 94       	dec	r0
    26d4:	d2 f7       	brpl	.-12     	; 0x26ca <__udivdi3+0x418>
    26d6:	6d a4       	ldd	r6, Y+45	; 0x2d
    26d8:	7e a4       	ldd	r7, Y+46	; 0x2e
    26da:	8f a4       	ldd	r8, Y+47	; 0x2f
    26dc:	98 a8       	ldd	r9, Y+48	; 0x30
    26de:	0e 2e       	mov	r0, r30
    26e0:	04 c0       	rjmp	.+8      	; 0x26ea <__udivdi3+0x438>
    26e2:	96 94       	lsr	r9
    26e4:	87 94       	ror	r8
    26e6:	77 94       	ror	r7
    26e8:	67 94       	ror	r6
    26ea:	0a 94       	dec	r0
    26ec:	d2 f7       	brpl	.-12     	; 0x26e2 <__udivdi3+0x430>
    26ee:	84 01       	movw	r16, r8
    26f0:	73 01       	movw	r14, r6
    26f2:	e2 2a       	or	r14, r18
    26f4:	f3 2a       	or	r15, r19
    26f6:	04 2b       	or	r16, r20
    26f8:	15 2b       	or	r17, r21
    26fa:	e9 a6       	std	Y+41, r14	; 0x29
    26fc:	fa a6       	std	Y+42, r15	; 0x2a
    26fe:	0b a7       	std	Y+43, r16	; 0x2b
    2700:	1c a7       	std	Y+44, r17	; 0x2c
    2702:	32 01       	movw	r6, r4
    2704:	88 24       	eor	r8, r8
    2706:	99 24       	eor	r9, r9
    2708:	92 01       	movw	r18, r4
    270a:	81 01       	movw	r16, r2
    270c:	20 70       	andi	r18, 0x00	; 0
    270e:	30 70       	andi	r19, 0x00	; 0
    2710:	21 96       	adiw	r28, 0x01	; 1
    2712:	0c af       	std	Y+60, r16	; 0x3c
    2714:	1d af       	std	Y+61, r17	; 0x3d
    2716:	2e af       	std	Y+62, r18	; 0x3e
    2718:	3f af       	std	Y+63, r19	; 0x3f
    271a:	21 97       	sbiw	r28, 0x01	; 1
    271c:	c6 01       	movw	r24, r12
    271e:	b5 01       	movw	r22, r10
    2720:	a4 01       	movw	r20, r8
    2722:	93 01       	movw	r18, r6
    2724:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2728:	7b 01       	movw	r14, r22
    272a:	8c 01       	movw	r16, r24
    272c:	c6 01       	movw	r24, r12
    272e:	b5 01       	movw	r22, r10
    2730:	a4 01       	movw	r20, r8
    2732:	93 01       	movw	r18, r6
    2734:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2738:	c9 01       	movw	r24, r18
    273a:	da 01       	movw	r26, r20
    273c:	25 96       	adiw	r28, 0x05	; 5
    273e:	8c af       	std	Y+60, r24	; 0x3c
    2740:	9d af       	std	Y+61, r25	; 0x3d
    2742:	ae af       	std	Y+62, r26	; 0x3e
    2744:	bf af       	std	Y+63, r27	; 0x3f
    2746:	25 97       	sbiw	r28, 0x05	; 5
    2748:	bc 01       	movw	r22, r24
    274a:	cd 01       	movw	r24, r26
    274c:	21 96       	adiw	r28, 0x01	; 1
    274e:	2c ad       	ldd	r18, Y+60	; 0x3c
    2750:	3d ad       	ldd	r19, Y+61	; 0x3d
    2752:	4e ad       	ldd	r20, Y+62	; 0x3e
    2754:	5f ad       	ldd	r21, Y+63	; 0x3f
    2756:	21 97       	sbiw	r28, 0x01	; 1
    2758:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    275c:	9b 01       	movw	r18, r22
    275e:	ac 01       	movw	r20, r24
    2760:	87 01       	movw	r16, r14
    2762:	ff 24       	eor	r15, r15
    2764:	ee 24       	eor	r14, r14
    2766:	a9 a4       	ldd	r10, Y+41	; 0x29
    2768:	ba a4       	ldd	r11, Y+42	; 0x2a
    276a:	cb a4       	ldd	r12, Y+43	; 0x2b
    276c:	dc a4       	ldd	r13, Y+44	; 0x2c
    276e:	c6 01       	movw	r24, r12
    2770:	aa 27       	eor	r26, r26
    2772:	bb 27       	eor	r27, r27
    2774:	5c 01       	movw	r10, r24
    2776:	6d 01       	movw	r12, r26
    2778:	ae 28       	or	r10, r14
    277a:	bf 28       	or	r11, r15
    277c:	c0 2a       	or	r12, r16
    277e:	d1 2a       	or	r13, r17
    2780:	a2 16       	cp	r10, r18
    2782:	b3 06       	cpc	r11, r19
    2784:	c4 06       	cpc	r12, r20
    2786:	d5 06       	cpc	r13, r21
    2788:	60 f5       	brcc	.+88     	; 0x27e2 <__udivdi3+0x530>
    278a:	25 96       	adiw	r28, 0x05	; 5
    278c:	6c ad       	ldd	r22, Y+60	; 0x3c
    278e:	7d ad       	ldd	r23, Y+61	; 0x3d
    2790:	8e ad       	ldd	r24, Y+62	; 0x3e
    2792:	9f ad       	ldd	r25, Y+63	; 0x3f
    2794:	25 97       	sbiw	r28, 0x05	; 5
    2796:	61 50       	subi	r22, 0x01	; 1
    2798:	70 40       	sbci	r23, 0x00	; 0
    279a:	80 40       	sbci	r24, 0x00	; 0
    279c:	90 40       	sbci	r25, 0x00	; 0
    279e:	25 96       	adiw	r28, 0x05	; 5
    27a0:	6c af       	std	Y+60, r22	; 0x3c
    27a2:	7d af       	std	Y+61, r23	; 0x3d
    27a4:	8e af       	std	Y+62, r24	; 0x3e
    27a6:	9f af       	std	Y+63, r25	; 0x3f
    27a8:	25 97       	sbiw	r28, 0x05	; 5
    27aa:	a2 0c       	add	r10, r2
    27ac:	b3 1c       	adc	r11, r3
    27ae:	c4 1c       	adc	r12, r4
    27b0:	d5 1c       	adc	r13, r5
    27b2:	a2 14       	cp	r10, r2
    27b4:	b3 04       	cpc	r11, r3
    27b6:	c4 04       	cpc	r12, r4
    27b8:	d5 04       	cpc	r13, r5
    27ba:	98 f0       	brcs	.+38     	; 0x27e2 <__udivdi3+0x530>
    27bc:	a2 16       	cp	r10, r18
    27be:	b3 06       	cpc	r11, r19
    27c0:	c4 06       	cpc	r12, r20
    27c2:	d5 06       	cpc	r13, r21
    27c4:	70 f4       	brcc	.+28     	; 0x27e2 <__udivdi3+0x530>
    27c6:	61 50       	subi	r22, 0x01	; 1
    27c8:	70 40       	sbci	r23, 0x00	; 0
    27ca:	80 40       	sbci	r24, 0x00	; 0
    27cc:	90 40       	sbci	r25, 0x00	; 0
    27ce:	25 96       	adiw	r28, 0x05	; 5
    27d0:	6c af       	std	Y+60, r22	; 0x3c
    27d2:	7d af       	std	Y+61, r23	; 0x3d
    27d4:	8e af       	std	Y+62, r24	; 0x3e
    27d6:	9f af       	std	Y+63, r25	; 0x3f
    27d8:	25 97       	sbiw	r28, 0x05	; 5
    27da:	a2 0c       	add	r10, r2
    27dc:	b3 1c       	adc	r11, r3
    27de:	c4 1c       	adc	r12, r4
    27e0:	d5 1c       	adc	r13, r5
    27e2:	a2 1a       	sub	r10, r18
    27e4:	b3 0a       	sbc	r11, r19
    27e6:	c4 0a       	sbc	r12, r20
    27e8:	d5 0a       	sbc	r13, r21
    27ea:	c6 01       	movw	r24, r12
    27ec:	b5 01       	movw	r22, r10
    27ee:	a4 01       	movw	r20, r8
    27f0:	93 01       	movw	r18, r6
    27f2:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    27f6:	7b 01       	movw	r14, r22
    27f8:	8c 01       	movw	r16, r24
    27fa:	c6 01       	movw	r24, r12
    27fc:	b5 01       	movw	r22, r10
    27fe:	a4 01       	movw	r20, r8
    2800:	93 01       	movw	r18, r6
    2802:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2806:	c9 01       	movw	r24, r18
    2808:	da 01       	movw	r26, r20
    280a:	3c 01       	movw	r6, r24
    280c:	4d 01       	movw	r8, r26
    280e:	c4 01       	movw	r24, r8
    2810:	b3 01       	movw	r22, r6
    2812:	21 96       	adiw	r28, 0x01	; 1
    2814:	2c ad       	ldd	r18, Y+60	; 0x3c
    2816:	3d ad       	ldd	r19, Y+61	; 0x3d
    2818:	4e ad       	ldd	r20, Y+62	; 0x3e
    281a:	5f ad       	ldd	r21, Y+63	; 0x3f
    281c:	21 97       	sbiw	r28, 0x01	; 1
    281e:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2822:	9b 01       	movw	r18, r22
    2824:	ac 01       	movw	r20, r24
    2826:	87 01       	movw	r16, r14
    2828:	ff 24       	eor	r15, r15
    282a:	ee 24       	eor	r14, r14
    282c:	89 a5       	ldd	r24, Y+41	; 0x29
    282e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2830:	ab a5       	ldd	r26, Y+43	; 0x2b
    2832:	bc a5       	ldd	r27, Y+44	; 0x2c
    2834:	a0 70       	andi	r26, 0x00	; 0
    2836:	b0 70       	andi	r27, 0x00	; 0
    2838:	57 01       	movw	r10, r14
    283a:	68 01       	movw	r12, r16
    283c:	a8 2a       	or	r10, r24
    283e:	b9 2a       	or	r11, r25
    2840:	ca 2a       	or	r12, r26
    2842:	db 2a       	or	r13, r27
    2844:	a2 16       	cp	r10, r18
    2846:	b3 06       	cpc	r11, r19
    2848:	c4 06       	cpc	r12, r20
    284a:	d5 06       	cpc	r13, r21
    284c:	e0 f4       	brcc	.+56     	; 0x2886 <__udivdi3+0x5d4>
    284e:	08 94       	sec
    2850:	61 08       	sbc	r6, r1
    2852:	71 08       	sbc	r7, r1
    2854:	81 08       	sbc	r8, r1
    2856:	91 08       	sbc	r9, r1
    2858:	a2 0c       	add	r10, r2
    285a:	b3 1c       	adc	r11, r3
    285c:	c4 1c       	adc	r12, r4
    285e:	d5 1c       	adc	r13, r5
    2860:	a2 14       	cp	r10, r2
    2862:	b3 04       	cpc	r11, r3
    2864:	c4 04       	cpc	r12, r4
    2866:	d5 04       	cpc	r13, r5
    2868:	70 f0       	brcs	.+28     	; 0x2886 <__udivdi3+0x5d4>
    286a:	a2 16       	cp	r10, r18
    286c:	b3 06       	cpc	r11, r19
    286e:	c4 06       	cpc	r12, r20
    2870:	d5 06       	cpc	r13, r21
    2872:	48 f4       	brcc	.+18     	; 0x2886 <__udivdi3+0x5d4>
    2874:	08 94       	sec
    2876:	61 08       	sbc	r6, r1
    2878:	71 08       	sbc	r7, r1
    287a:	81 08       	sbc	r8, r1
    287c:	91 08       	sbc	r9, r1
    287e:	a2 0c       	add	r10, r2
    2880:	b3 1c       	adc	r11, r3
    2882:	c4 1c       	adc	r12, r4
    2884:	d5 1c       	adc	r13, r5
    2886:	8d a5       	ldd	r24, Y+45	; 0x2d
    2888:	9e a5       	ldd	r25, Y+46	; 0x2e
    288a:	af a5       	ldd	r26, Y+47	; 0x2f
    288c:	b8 a9       	ldd	r27, Y+48	; 0x30
    288e:	6f 96       	adiw	r28, 0x1f	; 31
    2890:	0f ac       	ldd	r0, Y+63	; 0x3f
    2892:	6f 97       	sbiw	r28, 0x1f	; 31
    2894:	04 c0       	rjmp	.+8      	; 0x289e <__udivdi3+0x5ec>
    2896:	88 0f       	add	r24, r24
    2898:	99 1f       	adc	r25, r25
    289a:	aa 1f       	adc	r26, r26
    289c:	bb 1f       	adc	r27, r27
    289e:	0a 94       	dec	r0
    28a0:	d2 f7       	brpl	.-12     	; 0x2896 <__udivdi3+0x5e4>
    28a2:	8d a7       	std	Y+45, r24	; 0x2d
    28a4:	9e a7       	std	Y+46, r25	; 0x2e
    28a6:	af a7       	std	Y+47, r26	; 0x2f
    28a8:	b8 ab       	std	Y+48, r27	; 0x30
    28aa:	a2 1a       	sub	r10, r18
    28ac:	b3 0a       	sbc	r11, r19
    28ae:	c4 0a       	sbc	r12, r20
    28b0:	d5 0a       	sbc	r13, r21
    28b2:	25 96       	adiw	r28, 0x05	; 5
    28b4:	ec ac       	ldd	r14, Y+60	; 0x3c
    28b6:	fd ac       	ldd	r15, Y+61	; 0x3d
    28b8:	0e ad       	ldd	r16, Y+62	; 0x3e
    28ba:	1f ad       	ldd	r17, Y+63	; 0x3f
    28bc:	25 97       	sbiw	r28, 0x05	; 5
    28be:	d7 01       	movw	r26, r14
    28c0:	99 27       	eor	r25, r25
    28c2:	88 27       	eor	r24, r24
    28c4:	68 2a       	or	r6, r24
    28c6:	79 2a       	or	r7, r25
    28c8:	8a 2a       	or	r8, r26
    28ca:	9b 2a       	or	r9, r27
    28cc:	82 01       	movw	r16, r4
    28ce:	22 27       	eor	r18, r18
    28d0:	33 27       	eor	r19, r19
    28d2:	29 96       	adiw	r28, 0x09	; 9
    28d4:	0c af       	std	Y+60, r16	; 0x3c
    28d6:	1d af       	std	Y+61, r17	; 0x3d
    28d8:	2e af       	std	Y+62, r18	; 0x3e
    28da:	3f af       	std	Y+63, r19	; 0x3f
    28dc:	29 97       	sbiw	r28, 0x09	; 9
    28de:	a2 01       	movw	r20, r4
    28e0:	91 01       	movw	r18, r2
    28e2:	40 70       	andi	r20, 0x00	; 0
    28e4:	50 70       	andi	r21, 0x00	; 0
    28e6:	2d 96       	adiw	r28, 0x0d	; 13
    28e8:	2c af       	std	Y+60, r18	; 0x3c
    28ea:	3d af       	std	Y+61, r19	; 0x3d
    28ec:	4e af       	std	Y+62, r20	; 0x3e
    28ee:	5f af       	std	Y+63, r21	; 0x3f
    28f0:	2d 97       	sbiw	r28, 0x0d	; 13
    28f2:	c6 01       	movw	r24, r12
    28f4:	b5 01       	movw	r22, r10
    28f6:	29 96       	adiw	r28, 0x09	; 9
    28f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    28fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    28fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    28fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    2900:	29 97       	sbiw	r28, 0x09	; 9
    2902:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2906:	7b 01       	movw	r14, r22
    2908:	8c 01       	movw	r16, r24
    290a:	c6 01       	movw	r24, r12
    290c:	b5 01       	movw	r22, r10
    290e:	29 96       	adiw	r28, 0x09	; 9
    2910:	2c ad       	ldd	r18, Y+60	; 0x3c
    2912:	3d ad       	ldd	r19, Y+61	; 0x3d
    2914:	4e ad       	ldd	r20, Y+62	; 0x3e
    2916:	5f ad       	ldd	r21, Y+63	; 0x3f
    2918:	29 97       	sbiw	r28, 0x09	; 9
    291a:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    291e:	c9 01       	movw	r24, r18
    2920:	da 01       	movw	r26, r20
    2922:	61 96       	adiw	r28, 0x11	; 17
    2924:	8c af       	std	Y+60, r24	; 0x3c
    2926:	9d af       	std	Y+61, r25	; 0x3d
    2928:	ae af       	std	Y+62, r26	; 0x3e
    292a:	bf af       	std	Y+63, r27	; 0x3f
    292c:	61 97       	sbiw	r28, 0x11	; 17
    292e:	bc 01       	movw	r22, r24
    2930:	cd 01       	movw	r24, r26
    2932:	2d 96       	adiw	r28, 0x0d	; 13
    2934:	2c ad       	ldd	r18, Y+60	; 0x3c
    2936:	3d ad       	ldd	r19, Y+61	; 0x3d
    2938:	4e ad       	ldd	r20, Y+62	; 0x3e
    293a:	5f ad       	ldd	r21, Y+63	; 0x3f
    293c:	2d 97       	sbiw	r28, 0x0d	; 13
    293e:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2942:	9b 01       	movw	r18, r22
    2944:	ac 01       	movw	r20, r24
    2946:	87 01       	movw	r16, r14
    2948:	ff 24       	eor	r15, r15
    294a:	ee 24       	eor	r14, r14
    294c:	ad a4       	ldd	r10, Y+45	; 0x2d
    294e:	be a4       	ldd	r11, Y+46	; 0x2e
    2950:	cf a4       	ldd	r12, Y+47	; 0x2f
    2952:	d8 a8       	ldd	r13, Y+48	; 0x30
    2954:	c6 01       	movw	r24, r12
    2956:	aa 27       	eor	r26, r26
    2958:	bb 27       	eor	r27, r27
    295a:	57 01       	movw	r10, r14
    295c:	68 01       	movw	r12, r16
    295e:	a8 2a       	or	r10, r24
    2960:	b9 2a       	or	r11, r25
    2962:	ca 2a       	or	r12, r26
    2964:	db 2a       	or	r13, r27
    2966:	a2 16       	cp	r10, r18
    2968:	b3 06       	cpc	r11, r19
    296a:	c4 06       	cpc	r12, r20
    296c:	d5 06       	cpc	r13, r21
    296e:	60 f5       	brcc	.+88     	; 0x29c8 <__udivdi3+0x716>
    2970:	61 96       	adiw	r28, 0x11	; 17
    2972:	6c ad       	ldd	r22, Y+60	; 0x3c
    2974:	7d ad       	ldd	r23, Y+61	; 0x3d
    2976:	8e ad       	ldd	r24, Y+62	; 0x3e
    2978:	9f ad       	ldd	r25, Y+63	; 0x3f
    297a:	61 97       	sbiw	r28, 0x11	; 17
    297c:	61 50       	subi	r22, 0x01	; 1
    297e:	70 40       	sbci	r23, 0x00	; 0
    2980:	80 40       	sbci	r24, 0x00	; 0
    2982:	90 40       	sbci	r25, 0x00	; 0
    2984:	61 96       	adiw	r28, 0x11	; 17
    2986:	6c af       	std	Y+60, r22	; 0x3c
    2988:	7d af       	std	Y+61, r23	; 0x3d
    298a:	8e af       	std	Y+62, r24	; 0x3e
    298c:	9f af       	std	Y+63, r25	; 0x3f
    298e:	61 97       	sbiw	r28, 0x11	; 17
    2990:	a2 0c       	add	r10, r2
    2992:	b3 1c       	adc	r11, r3
    2994:	c4 1c       	adc	r12, r4
    2996:	d5 1c       	adc	r13, r5
    2998:	a2 14       	cp	r10, r2
    299a:	b3 04       	cpc	r11, r3
    299c:	c4 04       	cpc	r12, r4
    299e:	d5 04       	cpc	r13, r5
    29a0:	98 f0       	brcs	.+38     	; 0x29c8 <__udivdi3+0x716>
    29a2:	a2 16       	cp	r10, r18
    29a4:	b3 06       	cpc	r11, r19
    29a6:	c4 06       	cpc	r12, r20
    29a8:	d5 06       	cpc	r13, r21
    29aa:	70 f4       	brcc	.+28     	; 0x29c8 <__udivdi3+0x716>
    29ac:	61 50       	subi	r22, 0x01	; 1
    29ae:	70 40       	sbci	r23, 0x00	; 0
    29b0:	80 40       	sbci	r24, 0x00	; 0
    29b2:	90 40       	sbci	r25, 0x00	; 0
    29b4:	61 96       	adiw	r28, 0x11	; 17
    29b6:	6c af       	std	Y+60, r22	; 0x3c
    29b8:	7d af       	std	Y+61, r23	; 0x3d
    29ba:	8e af       	std	Y+62, r24	; 0x3e
    29bc:	9f af       	std	Y+63, r25	; 0x3f
    29be:	61 97       	sbiw	r28, 0x11	; 17
    29c0:	a2 0c       	add	r10, r2
    29c2:	b3 1c       	adc	r11, r3
    29c4:	c4 1c       	adc	r12, r4
    29c6:	d5 1c       	adc	r13, r5
    29c8:	a2 1a       	sub	r10, r18
    29ca:	b3 0a       	sbc	r11, r19
    29cc:	c4 0a       	sbc	r12, r20
    29ce:	d5 0a       	sbc	r13, r21
    29d0:	c6 01       	movw	r24, r12
    29d2:	b5 01       	movw	r22, r10
    29d4:	29 96       	adiw	r28, 0x09	; 9
    29d6:	2c ad       	ldd	r18, Y+60	; 0x3c
    29d8:	3d ad       	ldd	r19, Y+61	; 0x3d
    29da:	4e ad       	ldd	r20, Y+62	; 0x3e
    29dc:	5f ad       	ldd	r21, Y+63	; 0x3f
    29de:	29 97       	sbiw	r28, 0x09	; 9
    29e0:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    29e4:	7b 01       	movw	r14, r22
    29e6:	8c 01       	movw	r16, r24
    29e8:	c6 01       	movw	r24, r12
    29ea:	b5 01       	movw	r22, r10
    29ec:	29 96       	adiw	r28, 0x09	; 9
    29ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    29f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    29f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    29f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    29f6:	29 97       	sbiw	r28, 0x09	; 9
    29f8:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    29fc:	c9 01       	movw	r24, r18
    29fe:	da 01       	movw	r26, r20
    2a00:	5c 01       	movw	r10, r24
    2a02:	6d 01       	movw	r12, r26
    2a04:	c6 01       	movw	r24, r12
    2a06:	b5 01       	movw	r22, r10
    2a08:	2d 96       	adiw	r28, 0x0d	; 13
    2a0a:	2c ad       	ldd	r18, Y+60	; 0x3c
    2a0c:	3d ad       	ldd	r19, Y+61	; 0x3d
    2a0e:	4e ad       	ldd	r20, Y+62	; 0x3e
    2a10:	5f ad       	ldd	r21, Y+63	; 0x3f
    2a12:	2d 97       	sbiw	r28, 0x0d	; 13
    2a14:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2a18:	9b 01       	movw	r18, r22
    2a1a:	ac 01       	movw	r20, r24
    2a1c:	87 01       	movw	r16, r14
    2a1e:	ff 24       	eor	r15, r15
    2a20:	ee 24       	eor	r14, r14
    2a22:	8d a5       	ldd	r24, Y+45	; 0x2d
    2a24:	9e a5       	ldd	r25, Y+46	; 0x2e
    2a26:	af a5       	ldd	r26, Y+47	; 0x2f
    2a28:	b8 a9       	ldd	r27, Y+48	; 0x30
    2a2a:	a0 70       	andi	r26, 0x00	; 0
    2a2c:	b0 70       	andi	r27, 0x00	; 0
    2a2e:	e8 2a       	or	r14, r24
    2a30:	f9 2a       	or	r15, r25
    2a32:	0a 2b       	or	r16, r26
    2a34:	1b 2b       	or	r17, r27
    2a36:	e2 16       	cp	r14, r18
    2a38:	f3 06       	cpc	r15, r19
    2a3a:	04 07       	cpc	r16, r20
    2a3c:	15 07       	cpc	r17, r21
    2a3e:	c0 f4       	brcc	.+48     	; 0x2a70 <__udivdi3+0x7be>
    2a40:	08 94       	sec
    2a42:	a1 08       	sbc	r10, r1
    2a44:	b1 08       	sbc	r11, r1
    2a46:	c1 08       	sbc	r12, r1
    2a48:	d1 08       	sbc	r13, r1
    2a4a:	e2 0c       	add	r14, r2
    2a4c:	f3 1c       	adc	r15, r3
    2a4e:	04 1d       	adc	r16, r4
    2a50:	15 1d       	adc	r17, r5
    2a52:	e2 14       	cp	r14, r2
    2a54:	f3 04       	cpc	r15, r3
    2a56:	04 05       	cpc	r16, r4
    2a58:	15 05       	cpc	r17, r5
    2a5a:	50 f0       	brcs	.+20     	; 0x2a70 <__udivdi3+0x7be>
    2a5c:	e2 16       	cp	r14, r18
    2a5e:	f3 06       	cpc	r15, r19
    2a60:	04 07       	cpc	r16, r20
    2a62:	15 07       	cpc	r17, r21
    2a64:	28 f4       	brcc	.+10     	; 0x2a70 <__udivdi3+0x7be>
    2a66:	08 94       	sec
    2a68:	a1 08       	sbc	r10, r1
    2a6a:	b1 08       	sbc	r11, r1
    2a6c:	c1 08       	sbc	r12, r1
    2a6e:	d1 08       	sbc	r13, r1
    2a70:	61 96       	adiw	r28, 0x11	; 17
    2a72:	ec ac       	ldd	r14, Y+60	; 0x3c
    2a74:	fd ac       	ldd	r15, Y+61	; 0x3d
    2a76:	0e ad       	ldd	r16, Y+62	; 0x3e
    2a78:	1f ad       	ldd	r17, Y+63	; 0x3f
    2a7a:	61 97       	sbiw	r28, 0x11	; 17
    2a7c:	d7 01       	movw	r26, r14
    2a7e:	99 27       	eor	r25, r25
    2a80:	88 27       	eor	r24, r24
    2a82:	96 01       	movw	r18, r12
    2a84:	85 01       	movw	r16, r10
    2a86:	08 2b       	or	r16, r24
    2a88:	19 2b       	or	r17, r25
    2a8a:	2a 2b       	or	r18, r26
    2a8c:	3b 2b       	or	r19, r27
    2a8e:	09 ab       	std	Y+49, r16	; 0x31
    2a90:	1a ab       	std	Y+50, r17	; 0x32
    2a92:	2b ab       	std	Y+51, r18	; 0x33
    2a94:	3c ab       	std	Y+52, r19	; 0x34
    2a96:	62 c2       	rjmp	.+1220   	; 0x2f5c <__udivdi3+0xcaa>
    2a98:	6e 14       	cp	r6, r14
    2a9a:	7f 04       	cpc	r7, r15
    2a9c:	80 06       	cpc	r8, r16
    2a9e:	91 06       	cpc	r9, r17
    2aa0:	08 f4       	brcc	.+2      	; 0x2aa4 <__udivdi3+0x7f2>
    2aa2:	51 c2       	rjmp	.+1186   	; 0x2f46 <__udivdi3+0xc94>
    2aa4:	20 e0       	ldi	r18, 0x00	; 0
    2aa6:	e2 16       	cp	r14, r18
    2aa8:	20 e0       	ldi	r18, 0x00	; 0
    2aaa:	f2 06       	cpc	r15, r18
    2aac:	21 e0       	ldi	r18, 0x01	; 1
    2aae:	02 07       	cpc	r16, r18
    2ab0:	20 e0       	ldi	r18, 0x00	; 0
    2ab2:	12 07       	cpc	r17, r18
    2ab4:	88 f4       	brcc	.+34     	; 0x2ad8 <__udivdi3+0x826>
    2ab6:	3f ef       	ldi	r19, 0xFF	; 255
    2ab8:	e3 16       	cp	r14, r19
    2aba:	f1 04       	cpc	r15, r1
    2abc:	01 05       	cpc	r16, r1
    2abe:	11 05       	cpc	r17, r1
    2ac0:	31 f0       	breq	.+12     	; 0x2ace <__udivdi3+0x81c>
    2ac2:	28 f0       	brcs	.+10     	; 0x2ace <__udivdi3+0x81c>
    2ac4:	48 e0       	ldi	r20, 0x08	; 8
    2ac6:	50 e0       	ldi	r21, 0x00	; 0
    2ac8:	60 e0       	ldi	r22, 0x00	; 0
    2aca:	70 e0       	ldi	r23, 0x00	; 0
    2acc:	17 c0       	rjmp	.+46     	; 0x2afc <__udivdi3+0x84a>
    2ace:	40 e0       	ldi	r20, 0x00	; 0
    2ad0:	50 e0       	ldi	r21, 0x00	; 0
    2ad2:	60 e0       	ldi	r22, 0x00	; 0
    2ad4:	70 e0       	ldi	r23, 0x00	; 0
    2ad6:	12 c0       	rjmp	.+36     	; 0x2afc <__udivdi3+0x84a>
    2ad8:	40 e0       	ldi	r20, 0x00	; 0
    2ada:	e4 16       	cp	r14, r20
    2adc:	40 e0       	ldi	r20, 0x00	; 0
    2ade:	f4 06       	cpc	r15, r20
    2ae0:	40 e0       	ldi	r20, 0x00	; 0
    2ae2:	04 07       	cpc	r16, r20
    2ae4:	41 e0       	ldi	r20, 0x01	; 1
    2ae6:	14 07       	cpc	r17, r20
    2ae8:	28 f0       	brcs	.+10     	; 0x2af4 <__udivdi3+0x842>
    2aea:	48 e1       	ldi	r20, 0x18	; 24
    2aec:	50 e0       	ldi	r21, 0x00	; 0
    2aee:	60 e0       	ldi	r22, 0x00	; 0
    2af0:	70 e0       	ldi	r23, 0x00	; 0
    2af2:	04 c0       	rjmp	.+8      	; 0x2afc <__udivdi3+0x84a>
    2af4:	40 e1       	ldi	r20, 0x10	; 16
    2af6:	50 e0       	ldi	r21, 0x00	; 0
    2af8:	60 e0       	ldi	r22, 0x00	; 0
    2afa:	70 e0       	ldi	r23, 0x00	; 0
    2afc:	d8 01       	movw	r26, r16
    2afe:	c7 01       	movw	r24, r14
    2b00:	04 2e       	mov	r0, r20
    2b02:	04 c0       	rjmp	.+8      	; 0x2b0c <__udivdi3+0x85a>
    2b04:	b6 95       	lsr	r27
    2b06:	a7 95       	ror	r26
    2b08:	97 95       	ror	r25
    2b0a:	87 95       	ror	r24
    2b0c:	0a 94       	dec	r0
    2b0e:	d2 f7       	brpl	.-12     	; 0x2b04 <__udivdi3+0x852>
    2b10:	8f 5f       	subi	r24, 0xFF	; 255
    2b12:	9e 4f       	sbci	r25, 0xFE	; 254
    2b14:	dc 01       	movw	r26, r24
    2b16:	2c 91       	ld	r18, X
    2b18:	30 e2       	ldi	r19, 0x20	; 32
    2b1a:	a3 2e       	mov	r10, r19
    2b1c:	b1 2c       	mov	r11, r1
    2b1e:	c1 2c       	mov	r12, r1
    2b20:	d1 2c       	mov	r13, r1
    2b22:	d6 01       	movw	r26, r12
    2b24:	c5 01       	movw	r24, r10
    2b26:	84 1b       	sub	r24, r20
    2b28:	95 0b       	sbc	r25, r21
    2b2a:	a6 0b       	sbc	r26, r22
    2b2c:	b7 0b       	sbc	r27, r23
    2b2e:	82 1b       	sub	r24, r18
    2b30:	91 09       	sbc	r25, r1
    2b32:	a1 09       	sbc	r26, r1
    2b34:	b1 09       	sbc	r27, r1
    2b36:	00 97       	sbiw	r24, 0x00	; 0
    2b38:	a1 05       	cpc	r26, r1
    2b3a:	b1 05       	cpc	r27, r1
    2b3c:	89 f4       	brne	.+34     	; 0x2b60 <__udivdi3+0x8ae>
    2b3e:	e6 14       	cp	r14, r6
    2b40:	f7 04       	cpc	r15, r7
    2b42:	08 05       	cpc	r16, r8
    2b44:	19 05       	cpc	r17, r9
    2b46:	08 f4       	brcc	.+2      	; 0x2b4a <__udivdi3+0x898>
    2b48:	f2 c1       	rjmp	.+996    	; 0x2f2e <__udivdi3+0xc7c>
    2b4a:	6d a4       	ldd	r6, Y+45	; 0x2d
    2b4c:	7e a4       	ldd	r7, Y+46	; 0x2e
    2b4e:	8f a4       	ldd	r8, Y+47	; 0x2f
    2b50:	98 a8       	ldd	r9, Y+48	; 0x30
    2b52:	62 14       	cp	r6, r2
    2b54:	73 04       	cpc	r7, r3
    2b56:	84 04       	cpc	r8, r4
    2b58:	95 04       	cpc	r9, r5
    2b5a:	08 f0       	brcs	.+2      	; 0x2b5e <__udivdi3+0x8ac>
    2b5c:	e8 c1       	rjmp	.+976    	; 0x2f2e <__udivdi3+0xc7c>
    2b5e:	f3 c1       	rjmp	.+998    	; 0x2f46 <__udivdi3+0xc94>
    2b60:	6e 96       	adiw	r28, 0x1e	; 30
    2b62:	8f af       	std	Y+63, r24	; 0x3f
    2b64:	6e 97       	sbiw	r28, 0x1e	; 30
    2b66:	08 2e       	mov	r0, r24
    2b68:	04 c0       	rjmp	.+8      	; 0x2b72 <__udivdi3+0x8c0>
    2b6a:	ee 0c       	add	r14, r14
    2b6c:	ff 1c       	adc	r15, r15
    2b6e:	00 1f       	adc	r16, r16
    2b70:	11 1f       	adc	r17, r17
    2b72:	0a 94       	dec	r0
    2b74:	d2 f7       	brpl	.-12     	; 0x2b6a <__udivdi3+0x8b8>
    2b76:	6a 2d       	mov	r22, r10
    2b78:	68 1b       	sub	r22, r24
    2b7a:	d2 01       	movw	r26, r4
    2b7c:	c1 01       	movw	r24, r2
    2b7e:	06 2e       	mov	r0, r22
    2b80:	04 c0       	rjmp	.+8      	; 0x2b8a <__udivdi3+0x8d8>
    2b82:	b6 95       	lsr	r27
    2b84:	a7 95       	ror	r26
    2b86:	97 95       	ror	r25
    2b88:	87 95       	ror	r24
    2b8a:	0a 94       	dec	r0
    2b8c:	d2 f7       	brpl	.-12     	; 0x2b82 <__udivdi3+0x8d0>
    2b8e:	5c 01       	movw	r10, r24
    2b90:	6d 01       	movw	r12, r26
    2b92:	ae 28       	or	r10, r14
    2b94:	bf 28       	or	r11, r15
    2b96:	c0 2a       	or	r12, r16
    2b98:	d1 2a       	or	r13, r17
    2b9a:	ad a2       	std	Y+37, r10	; 0x25
    2b9c:	be a2       	std	Y+38, r11	; 0x26
    2b9e:	cf a2       	std	Y+39, r12	; 0x27
    2ba0:	d8 a6       	std	Y+40, r13	; 0x28
    2ba2:	72 01       	movw	r14, r4
    2ba4:	61 01       	movw	r12, r2
    2ba6:	6e 96       	adiw	r28, 0x1e	; 30
    2ba8:	0f ac       	ldd	r0, Y+63	; 0x3f
    2baa:	6e 97       	sbiw	r28, 0x1e	; 30
    2bac:	04 c0       	rjmp	.+8      	; 0x2bb6 <__udivdi3+0x904>
    2bae:	cc 0c       	add	r12, r12
    2bb0:	dd 1c       	adc	r13, r13
    2bb2:	ee 1c       	adc	r14, r14
    2bb4:	ff 1c       	adc	r15, r15
    2bb6:	0a 94       	dec	r0
    2bb8:	d2 f7       	brpl	.-12     	; 0x2bae <__udivdi3+0x8fc>
    2bba:	c9 a2       	std	Y+33, r12	; 0x21
    2bbc:	da a2       	std	Y+34, r13	; 0x22
    2bbe:	eb a2       	std	Y+35, r14	; 0x23
    2bc0:	fc a2       	std	Y+36, r15	; 0x24
    2bc2:	64 01       	movw	r12, r8
    2bc4:	53 01       	movw	r10, r6
    2bc6:	06 2e       	mov	r0, r22
    2bc8:	04 c0       	rjmp	.+8      	; 0x2bd2 <__udivdi3+0x920>
    2bca:	d6 94       	lsr	r13
    2bcc:	c7 94       	ror	r12
    2bce:	b7 94       	ror	r11
    2bd0:	a7 94       	ror	r10
    2bd2:	0a 94       	dec	r0
    2bd4:	d2 f7       	brpl	.-12     	; 0x2bca <__udivdi3+0x918>
    2bd6:	d4 01       	movw	r26, r8
    2bd8:	c3 01       	movw	r24, r6
    2bda:	6e 96       	adiw	r28, 0x1e	; 30
    2bdc:	0f ac       	ldd	r0, Y+63	; 0x3f
    2bde:	6e 97       	sbiw	r28, 0x1e	; 30
    2be0:	04 c0       	rjmp	.+8      	; 0x2bea <__udivdi3+0x938>
    2be2:	88 0f       	add	r24, r24
    2be4:	99 1f       	adc	r25, r25
    2be6:	aa 1f       	adc	r26, r26
    2be8:	bb 1f       	adc	r27, r27
    2bea:	0a 94       	dec	r0
    2bec:	d2 f7       	brpl	.-12     	; 0x2be2 <__udivdi3+0x930>
    2bee:	ed a4       	ldd	r14, Y+45	; 0x2d
    2bf0:	fe a4       	ldd	r15, Y+46	; 0x2e
    2bf2:	0f a5       	ldd	r16, Y+47	; 0x2f
    2bf4:	18 a9       	ldd	r17, Y+48	; 0x30
    2bf6:	04 c0       	rjmp	.+8      	; 0x2c00 <__udivdi3+0x94e>
    2bf8:	16 95       	lsr	r17
    2bfa:	07 95       	ror	r16
    2bfc:	f7 94       	ror	r15
    2bfe:	e7 94       	ror	r14
    2c00:	6a 95       	dec	r22
    2c02:	d2 f7       	brpl	.-12     	; 0x2bf8 <__udivdi3+0x946>
    2c04:	37 01       	movw	r6, r14
    2c06:	48 01       	movw	r8, r16
    2c08:	68 2a       	or	r6, r24
    2c0a:	79 2a       	or	r7, r25
    2c0c:	8a 2a       	or	r8, r26
    2c0e:	9b 2a       	or	r9, r27
    2c10:	6d 8e       	std	Y+29, r6	; 0x1d
    2c12:	7e 8e       	std	Y+30, r7	; 0x1e
    2c14:	8f 8e       	std	Y+31, r8	; 0x1f
    2c16:	98 a2       	std	Y+32, r9	; 0x20
    2c18:	ed a0       	ldd	r14, Y+37	; 0x25
    2c1a:	fe a0       	ldd	r15, Y+38	; 0x26
    2c1c:	0f a1       	ldd	r16, Y+39	; 0x27
    2c1e:	18 a5       	ldd	r17, Y+40	; 0x28
    2c20:	38 01       	movw	r6, r16
    2c22:	88 24       	eor	r8, r8
    2c24:	99 24       	eor	r9, r9
    2c26:	98 01       	movw	r18, r16
    2c28:	87 01       	movw	r16, r14
    2c2a:	20 70       	andi	r18, 0x00	; 0
    2c2c:	30 70       	andi	r19, 0x00	; 0
    2c2e:	65 96       	adiw	r28, 0x15	; 21
    2c30:	0c af       	std	Y+60, r16	; 0x3c
    2c32:	1d af       	std	Y+61, r17	; 0x3d
    2c34:	2e af       	std	Y+62, r18	; 0x3e
    2c36:	3f af       	std	Y+63, r19	; 0x3f
    2c38:	65 97       	sbiw	r28, 0x15	; 21
    2c3a:	c6 01       	movw	r24, r12
    2c3c:	b5 01       	movw	r22, r10
    2c3e:	a4 01       	movw	r20, r8
    2c40:	93 01       	movw	r18, r6
    2c42:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2c46:	7b 01       	movw	r14, r22
    2c48:	8c 01       	movw	r16, r24
    2c4a:	c6 01       	movw	r24, r12
    2c4c:	b5 01       	movw	r22, r10
    2c4e:	a4 01       	movw	r20, r8
    2c50:	93 01       	movw	r18, r6
    2c52:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2c56:	c9 01       	movw	r24, r18
    2c58:	da 01       	movw	r26, r20
    2c5a:	1c 01       	movw	r2, r24
    2c5c:	2d 01       	movw	r4, r26
    2c5e:	c2 01       	movw	r24, r4
    2c60:	b1 01       	movw	r22, r2
    2c62:	65 96       	adiw	r28, 0x15	; 21
    2c64:	2c ad       	ldd	r18, Y+60	; 0x3c
    2c66:	3d ad       	ldd	r19, Y+61	; 0x3d
    2c68:	4e ad       	ldd	r20, Y+62	; 0x3e
    2c6a:	5f ad       	ldd	r21, Y+63	; 0x3f
    2c6c:	65 97       	sbiw	r28, 0x15	; 21
    2c6e:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2c72:	9b 01       	movw	r18, r22
    2c74:	ac 01       	movw	r20, r24
    2c76:	87 01       	movw	r16, r14
    2c78:	ff 24       	eor	r15, r15
    2c7a:	ee 24       	eor	r14, r14
    2c7c:	ad 8c       	ldd	r10, Y+29	; 0x1d
    2c7e:	be 8c       	ldd	r11, Y+30	; 0x1e
    2c80:	cf 8c       	ldd	r12, Y+31	; 0x1f
    2c82:	d8 a0       	ldd	r13, Y+32	; 0x20
    2c84:	c6 01       	movw	r24, r12
    2c86:	aa 27       	eor	r26, r26
    2c88:	bb 27       	eor	r27, r27
    2c8a:	57 01       	movw	r10, r14
    2c8c:	68 01       	movw	r12, r16
    2c8e:	a8 2a       	or	r10, r24
    2c90:	b9 2a       	or	r11, r25
    2c92:	ca 2a       	or	r12, r26
    2c94:	db 2a       	or	r13, r27
    2c96:	a2 16       	cp	r10, r18
    2c98:	b3 06       	cpc	r11, r19
    2c9a:	c4 06       	cpc	r12, r20
    2c9c:	d5 06       	cpc	r13, r21
    2c9e:	00 f5       	brcc	.+64     	; 0x2ce0 <__udivdi3+0xa2e>
    2ca0:	08 94       	sec
    2ca2:	21 08       	sbc	r2, r1
    2ca4:	31 08       	sbc	r3, r1
    2ca6:	41 08       	sbc	r4, r1
    2ca8:	51 08       	sbc	r5, r1
    2caa:	ed a0       	ldd	r14, Y+37	; 0x25
    2cac:	fe a0       	ldd	r15, Y+38	; 0x26
    2cae:	0f a1       	ldd	r16, Y+39	; 0x27
    2cb0:	18 a5       	ldd	r17, Y+40	; 0x28
    2cb2:	ae 0c       	add	r10, r14
    2cb4:	bf 1c       	adc	r11, r15
    2cb6:	c0 1e       	adc	r12, r16
    2cb8:	d1 1e       	adc	r13, r17
    2cba:	ae 14       	cp	r10, r14
    2cbc:	bf 04       	cpc	r11, r15
    2cbe:	c0 06       	cpc	r12, r16
    2cc0:	d1 06       	cpc	r13, r17
    2cc2:	70 f0       	brcs	.+28     	; 0x2ce0 <__udivdi3+0xa2e>
    2cc4:	a2 16       	cp	r10, r18
    2cc6:	b3 06       	cpc	r11, r19
    2cc8:	c4 06       	cpc	r12, r20
    2cca:	d5 06       	cpc	r13, r21
    2ccc:	48 f4       	brcc	.+18     	; 0x2ce0 <__udivdi3+0xa2e>
    2cce:	08 94       	sec
    2cd0:	21 08       	sbc	r2, r1
    2cd2:	31 08       	sbc	r3, r1
    2cd4:	41 08       	sbc	r4, r1
    2cd6:	51 08       	sbc	r5, r1
    2cd8:	ae 0c       	add	r10, r14
    2cda:	bf 1c       	adc	r11, r15
    2cdc:	c0 1e       	adc	r12, r16
    2cde:	d1 1e       	adc	r13, r17
    2ce0:	a2 1a       	sub	r10, r18
    2ce2:	b3 0a       	sbc	r11, r19
    2ce4:	c4 0a       	sbc	r12, r20
    2ce6:	d5 0a       	sbc	r13, r21
    2ce8:	c6 01       	movw	r24, r12
    2cea:	b5 01       	movw	r22, r10
    2cec:	a4 01       	movw	r20, r8
    2cee:	93 01       	movw	r18, r6
    2cf0:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2cf4:	7b 01       	movw	r14, r22
    2cf6:	8c 01       	movw	r16, r24
    2cf8:	c6 01       	movw	r24, r12
    2cfa:	b5 01       	movw	r22, r10
    2cfc:	a4 01       	movw	r20, r8
    2cfe:	93 01       	movw	r18, r6
    2d00:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    2d04:	c9 01       	movw	r24, r18
    2d06:	da 01       	movw	r26, r20
    2d08:	3c 01       	movw	r6, r24
    2d0a:	4d 01       	movw	r8, r26
    2d0c:	c4 01       	movw	r24, r8
    2d0e:	b3 01       	movw	r22, r6
    2d10:	65 96       	adiw	r28, 0x15	; 21
    2d12:	2c ad       	ldd	r18, Y+60	; 0x3c
    2d14:	3d ad       	ldd	r19, Y+61	; 0x3d
    2d16:	4e ad       	ldd	r20, Y+62	; 0x3e
    2d18:	5f ad       	ldd	r21, Y+63	; 0x3f
    2d1a:	65 97       	sbiw	r28, 0x15	; 21
    2d1c:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2d20:	9b 01       	movw	r18, r22
    2d22:	ac 01       	movw	r20, r24
    2d24:	87 01       	movw	r16, r14
    2d26:	ff 24       	eor	r15, r15
    2d28:	ee 24       	eor	r14, r14
    2d2a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d2c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2d2e:	af 8d       	ldd	r26, Y+31	; 0x1f
    2d30:	b8 a1       	ldd	r27, Y+32	; 0x20
    2d32:	a0 70       	andi	r26, 0x00	; 0
    2d34:	b0 70       	andi	r27, 0x00	; 0
    2d36:	57 01       	movw	r10, r14
    2d38:	68 01       	movw	r12, r16
    2d3a:	a8 2a       	or	r10, r24
    2d3c:	b9 2a       	or	r11, r25
    2d3e:	ca 2a       	or	r12, r26
    2d40:	db 2a       	or	r13, r27
    2d42:	a2 16       	cp	r10, r18
    2d44:	b3 06       	cpc	r11, r19
    2d46:	c4 06       	cpc	r12, r20
    2d48:	d5 06       	cpc	r13, r21
    2d4a:	00 f5       	brcc	.+64     	; 0x2d8c <__udivdi3+0xada>
    2d4c:	08 94       	sec
    2d4e:	61 08       	sbc	r6, r1
    2d50:	71 08       	sbc	r7, r1
    2d52:	81 08       	sbc	r8, r1
    2d54:	91 08       	sbc	r9, r1
    2d56:	6d a1       	ldd	r22, Y+37	; 0x25
    2d58:	7e a1       	ldd	r23, Y+38	; 0x26
    2d5a:	8f a1       	ldd	r24, Y+39	; 0x27
    2d5c:	98 a5       	ldd	r25, Y+40	; 0x28
    2d5e:	a6 0e       	add	r10, r22
    2d60:	b7 1e       	adc	r11, r23
    2d62:	c8 1e       	adc	r12, r24
    2d64:	d9 1e       	adc	r13, r25
    2d66:	a6 16       	cp	r10, r22
    2d68:	b7 06       	cpc	r11, r23
    2d6a:	c8 06       	cpc	r12, r24
    2d6c:	d9 06       	cpc	r13, r25
    2d6e:	70 f0       	brcs	.+28     	; 0x2d8c <__udivdi3+0xada>
    2d70:	a2 16       	cp	r10, r18
    2d72:	b3 06       	cpc	r11, r19
    2d74:	c4 06       	cpc	r12, r20
    2d76:	d5 06       	cpc	r13, r21
    2d78:	48 f4       	brcc	.+18     	; 0x2d8c <__udivdi3+0xada>
    2d7a:	08 94       	sec
    2d7c:	61 08       	sbc	r6, r1
    2d7e:	71 08       	sbc	r7, r1
    2d80:	81 08       	sbc	r8, r1
    2d82:	91 08       	sbc	r9, r1
    2d84:	a6 0e       	add	r10, r22
    2d86:	b7 1e       	adc	r11, r23
    2d88:	c8 1e       	adc	r12, r24
    2d8a:	d9 1e       	adc	r13, r25
    2d8c:	d6 01       	movw	r26, r12
    2d8e:	c5 01       	movw	r24, r10
    2d90:	82 1b       	sub	r24, r18
    2d92:	93 0b       	sbc	r25, r19
    2d94:	a4 0b       	sbc	r26, r20
    2d96:	b5 0b       	sbc	r27, r21
    2d98:	89 8f       	std	Y+25, r24	; 0x19
    2d9a:	9a 8f       	std	Y+26, r25	; 0x1a
    2d9c:	ab 8f       	std	Y+27, r26	; 0x1b
    2d9e:	bc 8f       	std	Y+28, r27	; 0x1c
    2da0:	d1 01       	movw	r26, r2
    2da2:	99 27       	eor	r25, r25
    2da4:	88 27       	eor	r24, r24
    2da6:	64 01       	movw	r12, r8
    2da8:	53 01       	movw	r10, r6
    2daa:	a8 2a       	or	r10, r24
    2dac:	b9 2a       	or	r11, r25
    2dae:	ca 2a       	or	r12, r26
    2db0:	db 2a       	or	r13, r27
    2db2:	a9 aa       	std	Y+49, r10	; 0x31
    2db4:	ba aa       	std	Y+50, r11	; 0x32
    2db6:	cb aa       	std	Y+51, r12	; 0x33
    2db8:	dc aa       	std	Y+52, r13	; 0x34
    2dba:	86 01       	movw	r16, r12
    2dbc:	75 01       	movw	r14, r10
    2dbe:	2f ef       	ldi	r18, 0xFF	; 255
    2dc0:	3f ef       	ldi	r19, 0xFF	; 255
    2dc2:	40 e0       	ldi	r20, 0x00	; 0
    2dc4:	50 e0       	ldi	r21, 0x00	; 0
    2dc6:	e2 22       	and	r14, r18
    2dc8:	f3 22       	and	r15, r19
    2dca:	04 23       	and	r16, r20
    2dcc:	15 23       	and	r17, r21
    2dce:	a6 01       	movw	r20, r12
    2dd0:	66 27       	eor	r22, r22
    2dd2:	77 27       	eor	r23, r23
    2dd4:	6d 96       	adiw	r28, 0x1d	; 29
    2dd6:	4c af       	std	Y+60, r20	; 0x3c
    2dd8:	5d af       	std	Y+61, r21	; 0x3d
    2dda:	6e af       	std	Y+62, r22	; 0x3e
    2ddc:	7f af       	std	Y+63, r23	; 0x3f
    2dde:	6d 97       	sbiw	r28, 0x1d	; 29
    2de0:	a9 a0       	ldd	r10, Y+33	; 0x21
    2de2:	ba a0       	ldd	r11, Y+34	; 0x22
    2de4:	cb a0       	ldd	r12, Y+35	; 0x23
    2de6:	dc a0       	ldd	r13, Y+36	; 0x24
    2de8:	6f ef       	ldi	r22, 0xFF	; 255
    2dea:	7f ef       	ldi	r23, 0xFF	; 255
    2dec:	80 e0       	ldi	r24, 0x00	; 0
    2dee:	90 e0       	ldi	r25, 0x00	; 0
    2df0:	a6 22       	and	r10, r22
    2df2:	b7 22       	and	r11, r23
    2df4:	c8 22       	and	r12, r24
    2df6:	d9 22       	and	r13, r25
    2df8:	89 a1       	ldd	r24, Y+33	; 0x21
    2dfa:	9a a1       	ldd	r25, Y+34	; 0x22
    2dfc:	ab a1       	ldd	r26, Y+35	; 0x23
    2dfe:	bc a1       	ldd	r27, Y+36	; 0x24
    2e00:	1d 01       	movw	r2, r26
    2e02:	44 24       	eor	r4, r4
    2e04:	55 24       	eor	r5, r5
    2e06:	c8 01       	movw	r24, r16
    2e08:	b7 01       	movw	r22, r14
    2e0a:	a6 01       	movw	r20, r12
    2e0c:	95 01       	movw	r18, r10
    2e0e:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2e12:	69 96       	adiw	r28, 0x19	; 25
    2e14:	6c af       	std	Y+60, r22	; 0x3c
    2e16:	7d af       	std	Y+61, r23	; 0x3d
    2e18:	8e af       	std	Y+62, r24	; 0x3e
    2e1a:	9f af       	std	Y+63, r25	; 0x3f
    2e1c:	69 97       	sbiw	r28, 0x19	; 25
    2e1e:	c8 01       	movw	r24, r16
    2e20:	b7 01       	movw	r22, r14
    2e22:	a2 01       	movw	r20, r4
    2e24:	91 01       	movw	r18, r2
    2e26:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2e2a:	3b 01       	movw	r6, r22
    2e2c:	4c 01       	movw	r8, r24
    2e2e:	6d 96       	adiw	r28, 0x1d	; 29
    2e30:	6c ad       	ldd	r22, Y+60	; 0x3c
    2e32:	7d ad       	ldd	r23, Y+61	; 0x3d
    2e34:	8e ad       	ldd	r24, Y+62	; 0x3e
    2e36:	9f ad       	ldd	r25, Y+63	; 0x3f
    2e38:	6d 97       	sbiw	r28, 0x1d	; 29
    2e3a:	a6 01       	movw	r20, r12
    2e3c:	95 01       	movw	r18, r10
    2e3e:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2e42:	7b 01       	movw	r14, r22
    2e44:	8c 01       	movw	r16, r24
    2e46:	6d 96       	adiw	r28, 0x1d	; 29
    2e48:	6c ad       	ldd	r22, Y+60	; 0x3c
    2e4a:	7d ad       	ldd	r23, Y+61	; 0x3d
    2e4c:	8e ad       	ldd	r24, Y+62	; 0x3e
    2e4e:	9f ad       	ldd	r25, Y+63	; 0x3f
    2e50:	6d 97       	sbiw	r28, 0x1d	; 29
    2e52:	a2 01       	movw	r20, r4
    2e54:	91 01       	movw	r18, r2
    2e56:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    2e5a:	5b 01       	movw	r10, r22
    2e5c:	6c 01       	movw	r12, r24
    2e5e:	a8 01       	movw	r20, r16
    2e60:	97 01       	movw	r18, r14
    2e62:	26 0d       	add	r18, r6
    2e64:	37 1d       	adc	r19, r7
    2e66:	48 1d       	adc	r20, r8
    2e68:	59 1d       	adc	r21, r9
    2e6a:	69 96       	adiw	r28, 0x19	; 25
    2e6c:	6c ac       	ldd	r6, Y+60	; 0x3c
    2e6e:	7d ac       	ldd	r7, Y+61	; 0x3d
    2e70:	8e ac       	ldd	r8, Y+62	; 0x3e
    2e72:	9f ac       	ldd	r9, Y+63	; 0x3f
    2e74:	69 97       	sbiw	r28, 0x19	; 25
    2e76:	c4 01       	movw	r24, r8
    2e78:	aa 27       	eor	r26, r26
    2e7a:	bb 27       	eor	r27, r27
    2e7c:	28 0f       	add	r18, r24
    2e7e:	39 1f       	adc	r19, r25
    2e80:	4a 1f       	adc	r20, r26
    2e82:	5b 1f       	adc	r21, r27
    2e84:	2e 15       	cp	r18, r14
    2e86:	3f 05       	cpc	r19, r15
    2e88:	40 07       	cpc	r20, r16
    2e8a:	51 07       	cpc	r21, r17
    2e8c:	48 f4       	brcc	.+18     	; 0x2ea0 <__udivdi3+0xbee>
    2e8e:	e1 2c       	mov	r14, r1
    2e90:	f1 2c       	mov	r15, r1
    2e92:	61 e0       	ldi	r22, 0x01	; 1
    2e94:	06 2f       	mov	r16, r22
    2e96:	11 2d       	mov	r17, r1
    2e98:	ae 0c       	add	r10, r14
    2e9a:	bf 1c       	adc	r11, r15
    2e9c:	c0 1e       	adc	r12, r16
    2e9e:	d1 1e       	adc	r13, r17
    2ea0:	ca 01       	movw	r24, r20
    2ea2:	aa 27       	eor	r26, r26
    2ea4:	bb 27       	eor	r27, r27
    2ea6:	bc 01       	movw	r22, r24
    2ea8:	cd 01       	movw	r24, r26
    2eaa:	6a 0d       	add	r22, r10
    2eac:	7b 1d       	adc	r23, r11
    2eae:	8c 1d       	adc	r24, r12
    2eb0:	9d 1d       	adc	r25, r13
    2eb2:	69 8c       	ldd	r6, Y+25	; 0x19
    2eb4:	7a 8c       	ldd	r7, Y+26	; 0x1a
    2eb6:	8b 8c       	ldd	r8, Y+27	; 0x1b
    2eb8:	9c 8c       	ldd	r9, Y+28	; 0x1c
    2eba:	66 16       	cp	r6, r22
    2ebc:	77 06       	cpc	r7, r23
    2ebe:	88 06       	cpc	r8, r24
    2ec0:	99 06       	cpc	r9, r25
    2ec2:	40 f1       	brcs	.+80     	; 0x2f14 <__udivdi3+0xc62>
    2ec4:	66 15       	cp	r22, r6
    2ec6:	77 05       	cpc	r23, r7
    2ec8:	88 05       	cpc	r24, r8
    2eca:	99 05       	cpc	r25, r9
    2ecc:	09 f0       	breq	.+2      	; 0x2ed0 <__udivdi3+0xc1e>
    2ece:	43 c0       	rjmp	.+134    	; 0x2f56 <__udivdi3+0xca4>
    2ed0:	d9 01       	movw	r26, r18
    2ed2:	99 27       	eor	r25, r25
    2ed4:	88 27       	eor	r24, r24
    2ed6:	69 96       	adiw	r28, 0x19	; 25
    2ed8:	2c ad       	ldd	r18, Y+60	; 0x3c
    2eda:	3d ad       	ldd	r19, Y+61	; 0x3d
    2edc:	4e ad       	ldd	r20, Y+62	; 0x3e
    2ede:	5f ad       	ldd	r21, Y+63	; 0x3f
    2ee0:	69 97       	sbiw	r28, 0x19	; 25
    2ee2:	40 70       	andi	r20, 0x00	; 0
    2ee4:	50 70       	andi	r21, 0x00	; 0
    2ee6:	82 0f       	add	r24, r18
    2ee8:	93 1f       	adc	r25, r19
    2eea:	a4 1f       	adc	r26, r20
    2eec:	b5 1f       	adc	r27, r21
    2eee:	2d a5       	ldd	r18, Y+45	; 0x2d
    2ef0:	3e a5       	ldd	r19, Y+46	; 0x2e
    2ef2:	4f a5       	ldd	r20, Y+47	; 0x2f
    2ef4:	58 a9       	ldd	r21, Y+48	; 0x30
    2ef6:	6e 96       	adiw	r28, 0x1e	; 30
    2ef8:	0f ac       	ldd	r0, Y+63	; 0x3f
    2efa:	6e 97       	sbiw	r28, 0x1e	; 30
    2efc:	04 c0       	rjmp	.+8      	; 0x2f06 <__udivdi3+0xc54>
    2efe:	22 0f       	add	r18, r18
    2f00:	33 1f       	adc	r19, r19
    2f02:	44 1f       	adc	r20, r20
    2f04:	55 1f       	adc	r21, r21
    2f06:	0a 94       	dec	r0
    2f08:	d2 f7       	brpl	.-12     	; 0x2efe <__udivdi3+0xc4c>
    2f0a:	28 17       	cp	r18, r24
    2f0c:	39 07       	cpc	r19, r25
    2f0e:	4a 07       	cpc	r20, r26
    2f10:	5b 07       	cpc	r21, r27
    2f12:	08 f5       	brcc	.+66     	; 0x2f56 <__udivdi3+0xca4>
    2f14:	09 a9       	ldd	r16, Y+49	; 0x31
    2f16:	1a a9       	ldd	r17, Y+50	; 0x32
    2f18:	2b a9       	ldd	r18, Y+51	; 0x33
    2f1a:	3c a9       	ldd	r19, Y+52	; 0x34
    2f1c:	01 50       	subi	r16, 0x01	; 1
    2f1e:	10 40       	sbci	r17, 0x00	; 0
    2f20:	20 40       	sbci	r18, 0x00	; 0
    2f22:	30 40       	sbci	r19, 0x00	; 0
    2f24:	09 ab       	std	Y+49, r16	; 0x31
    2f26:	1a ab       	std	Y+50, r17	; 0x32
    2f28:	2b ab       	std	Y+51, r18	; 0x33
    2f2a:	3c ab       	std	Y+52, r19	; 0x34
    2f2c:	14 c0       	rjmp	.+40     	; 0x2f56 <__udivdi3+0xca4>
    2f2e:	66 24       	eor	r6, r6
    2f30:	77 24       	eor	r7, r7
    2f32:	43 01       	movw	r8, r6
    2f34:	21 e0       	ldi	r18, 0x01	; 1
    2f36:	30 e0       	ldi	r19, 0x00	; 0
    2f38:	40 e0       	ldi	r20, 0x00	; 0
    2f3a:	50 e0       	ldi	r21, 0x00	; 0
    2f3c:	29 ab       	std	Y+49, r18	; 0x31
    2f3e:	3a ab       	std	Y+50, r19	; 0x32
    2f40:	4b ab       	std	Y+51, r20	; 0x33
    2f42:	5c ab       	std	Y+52, r21	; 0x34
    2f44:	0b c0       	rjmp	.+22     	; 0x2f5c <__udivdi3+0xcaa>
    2f46:	66 24       	eor	r6, r6
    2f48:	77 24       	eor	r7, r7
    2f4a:	43 01       	movw	r8, r6
    2f4c:	19 aa       	std	Y+49, r1	; 0x31
    2f4e:	1a aa       	std	Y+50, r1	; 0x32
    2f50:	1b aa       	std	Y+51, r1	; 0x33
    2f52:	1c aa       	std	Y+52, r1	; 0x34
    2f54:	03 c0       	rjmp	.+6      	; 0x2f5c <__udivdi3+0xcaa>
    2f56:	66 24       	eor	r6, r6
    2f58:	77 24       	eor	r7, r7
    2f5a:	43 01       	movw	r8, r6
    2f5c:	fe 01       	movw	r30, r28
    2f5e:	71 96       	adiw	r30, 0x11	; 17
    2f60:	88 e0       	ldi	r24, 0x08	; 8
    2f62:	df 01       	movw	r26, r30
    2f64:	1d 92       	st	X+, r1
    2f66:	8a 95       	dec	r24
    2f68:	e9 f7       	brne	.-6      	; 0x2f64 <__udivdi3+0xcb2>
    2f6a:	a9 a8       	ldd	r10, Y+49	; 0x31
    2f6c:	ba a8       	ldd	r11, Y+50	; 0x32
    2f6e:	cb a8       	ldd	r12, Y+51	; 0x33
    2f70:	dc a8       	ldd	r13, Y+52	; 0x34
    2f72:	a9 8a       	std	Y+17, r10	; 0x11
    2f74:	ba 8a       	std	Y+18, r11	; 0x12
    2f76:	cb 8a       	std	Y+19, r12	; 0x13
    2f78:	dc 8a       	std	Y+20, r13	; 0x14
    2f7a:	6d 8a       	std	Y+21, r6	; 0x15
    2f7c:	7e 8a       	std	Y+22, r7	; 0x16
    2f7e:	8f 8a       	std	Y+23, r8	; 0x17
    2f80:	98 8e       	std	Y+24, r9	; 0x18
    2f82:	29 a9       	ldd	r18, Y+49	; 0x31
    2f84:	3a 89       	ldd	r19, Y+18	; 0x12
    2f86:	4b 89       	ldd	r20, Y+19	; 0x13
    2f88:	5c 89       	ldd	r21, Y+20	; 0x14
    2f8a:	66 2d       	mov	r22, r6
    2f8c:	7e 89       	ldd	r23, Y+22	; 0x16
    2f8e:	8f 89       	ldd	r24, Y+23	; 0x17
    2f90:	98 8d       	ldd	r25, Y+24	; 0x18
    2f92:	c2 5a       	subi	r28, 0xA2	; 162
    2f94:	df 4f       	sbci	r29, 0xFF	; 255
    2f96:	e2 e1       	ldi	r30, 0x12	; 18
    2f98:	0c 94 87 32 	jmp	0x650e	; 0x650e <__epilogue_restores__>

00002f9c <__umoddi3>:
    2f9c:	ab e5       	ldi	r26, 0x5B	; 91
    2f9e:	b0 e0       	ldi	r27, 0x00	; 0
    2fa0:	e4 ed       	ldi	r30, 0xD4	; 212
    2fa2:	f7 e1       	ldi	r31, 0x17	; 23
    2fa4:	0c 94 6b 32 	jmp	0x64d6	; 0x64d6 <__prologue_saves__>
    2fa8:	a8 e0       	ldi	r26, 0x08	; 8
    2faa:	4e 01       	movw	r8, r28
    2fac:	08 94       	sec
    2fae:	81 1c       	adc	r8, r1
    2fb0:	91 1c       	adc	r9, r1
    2fb2:	f4 01       	movw	r30, r8
    2fb4:	6a 2e       	mov	r6, r26
    2fb6:	11 92       	st	Z+, r1
    2fb8:	6a 94       	dec	r6
    2fba:	e9 f7       	brne	.-6      	; 0x2fb6 <__umoddi3+0x1a>
    2fbc:	29 83       	std	Y+1, r18	; 0x01
    2fbe:	3a 83       	std	Y+2, r19	; 0x02
    2fc0:	4b 83       	std	Y+3, r20	; 0x03
    2fc2:	5c 83       	std	Y+4, r21	; 0x04
    2fc4:	6d 83       	std	Y+5, r22	; 0x05
    2fc6:	7e 83       	std	Y+6, r23	; 0x06
    2fc8:	8f 83       	std	Y+7, r24	; 0x07
    2fca:	98 87       	std	Y+8, r25	; 0x08
    2fcc:	ce 01       	movw	r24, r28
    2fce:	09 96       	adiw	r24, 0x09	; 9
    2fd0:	fc 01       	movw	r30, r24
    2fd2:	11 92       	st	Z+, r1
    2fd4:	aa 95       	dec	r26
    2fd6:	e9 f7       	brne	.-6      	; 0x2fd2 <__umoddi3+0x36>
    2fd8:	a9 86       	std	Y+9, r10	; 0x09
    2fda:	ba 86       	std	Y+10, r11	; 0x0a
    2fdc:	cb 86       	std	Y+11, r12	; 0x0b
    2fde:	dc 86       	std	Y+12, r13	; 0x0c
    2fe0:	ed 86       	std	Y+13, r14	; 0x0d
    2fe2:	fe 86       	std	Y+14, r15	; 0x0e
    2fe4:	0f 87       	std	Y+15, r16	; 0x0f
    2fe6:	18 8b       	std	Y+16, r17	; 0x10
    2fe8:	29 84       	ldd	r2, Y+9	; 0x09
    2fea:	3a 84       	ldd	r3, Y+10	; 0x0a
    2fec:	4b 84       	ldd	r4, Y+11	; 0x0b
    2fee:	5c 84       	ldd	r5, Y+12	; 0x0c
    2ff0:	ad 84       	ldd	r10, Y+13	; 0x0d
    2ff2:	be 84       	ldd	r11, Y+14	; 0x0e
    2ff4:	cf 84       	ldd	r12, Y+15	; 0x0f
    2ff6:	d8 88       	ldd	r13, Y+16	; 0x10
    2ff8:	29 81       	ldd	r18, Y+1	; 0x01
    2ffa:	3a 81       	ldd	r19, Y+2	; 0x02
    2ffc:	4b 81       	ldd	r20, Y+3	; 0x03
    2ffe:	5c 81       	ldd	r21, Y+4	; 0x04
    3000:	69 96       	adiw	r28, 0x19	; 25
    3002:	2f af       	std	Y+63, r18	; 0x3f
    3004:	69 97       	sbiw	r28, 0x19	; 25
    3006:	6a 96       	adiw	r28, 0x1a	; 26
    3008:	3f af       	std	Y+63, r19	; 0x3f
    300a:	6a 97       	sbiw	r28, 0x1a	; 26
    300c:	6b 96       	adiw	r28, 0x1b	; 27
    300e:	4f af       	std	Y+63, r20	; 0x3f
    3010:	6b 97       	sbiw	r28, 0x1b	; 27
    3012:	6c 96       	adiw	r28, 0x1c	; 28
    3014:	5f af       	std	Y+63, r21	; 0x3f
    3016:	6c 97       	sbiw	r28, 0x1c	; 28
    3018:	6c 96       	adiw	r28, 0x1c	; 28
    301a:	6c ac       	ldd	r6, Y+60	; 0x3c
    301c:	7d ac       	ldd	r7, Y+61	; 0x3d
    301e:	8e ac       	ldd	r8, Y+62	; 0x3e
    3020:	9f ac       	ldd	r9, Y+63	; 0x3f
    3022:	6c 97       	sbiw	r28, 0x1c	; 28
    3024:	69 aa       	std	Y+49, r6	; 0x31
    3026:	7a aa       	std	Y+50, r7	; 0x32
    3028:	8b aa       	std	Y+51, r8	; 0x33
    302a:	9c aa       	std	Y+52, r9	; 0x34
    302c:	6d 81       	ldd	r22, Y+5	; 0x05
    302e:	7e 81       	ldd	r23, Y+6	; 0x06
    3030:	8f 81       	ldd	r24, Y+7	; 0x07
    3032:	98 85       	ldd	r25, Y+8	; 0x08
    3034:	3b 01       	movw	r6, r22
    3036:	4c 01       	movw	r8, r24
    3038:	6d aa       	std	Y+53, r6	; 0x35
    303a:	7e aa       	std	Y+54, r7	; 0x36
    303c:	8f aa       	std	Y+55, r8	; 0x37
    303e:	98 ae       	std	Y+56, r9	; 0x38
    3040:	a1 14       	cp	r10, r1
    3042:	b1 04       	cpc	r11, r1
    3044:	c1 04       	cpc	r12, r1
    3046:	d1 04       	cpc	r13, r1
    3048:	09 f0       	breq	.+2      	; 0x304c <__umoddi3+0xb0>
    304a:	04 c3       	rjmp	.+1544   	; 0x3654 <__umoddi3+0x6b8>
    304c:	62 14       	cp	r6, r2
    304e:	73 04       	cpc	r7, r3
    3050:	84 04       	cpc	r8, r4
    3052:	95 04       	cpc	r9, r5
    3054:	08 f0       	brcs	.+2      	; 0x3058 <__umoddi3+0xbc>
    3056:	00 c1       	rjmp	.+512    	; 0x3258 <__umoddi3+0x2bc>
    3058:	00 e0       	ldi	r16, 0x00	; 0
    305a:	20 16       	cp	r2, r16
    305c:	00 e0       	ldi	r16, 0x00	; 0
    305e:	30 06       	cpc	r3, r16
    3060:	01 e0       	ldi	r16, 0x01	; 1
    3062:	40 06       	cpc	r4, r16
    3064:	00 e0       	ldi	r16, 0x00	; 0
    3066:	50 06       	cpc	r5, r16
    3068:	88 f4       	brcc	.+34     	; 0x308c <__umoddi3+0xf0>
    306a:	1f ef       	ldi	r17, 0xFF	; 255
    306c:	21 16       	cp	r2, r17
    306e:	31 04       	cpc	r3, r1
    3070:	41 04       	cpc	r4, r1
    3072:	51 04       	cpc	r5, r1
    3074:	39 f0       	breq	.+14     	; 0x3084 <__umoddi3+0xe8>
    3076:	30 f0       	brcs	.+12     	; 0x3084 <__umoddi3+0xe8>
    3078:	88 e0       	ldi	r24, 0x08	; 8
    307a:	e8 2e       	mov	r14, r24
    307c:	f1 2c       	mov	r15, r1
    307e:	01 2d       	mov	r16, r1
    3080:	11 2d       	mov	r17, r1
    3082:	18 c0       	rjmp	.+48     	; 0x30b4 <__umoddi3+0x118>
    3084:	ee 24       	eor	r14, r14
    3086:	ff 24       	eor	r15, r15
    3088:	87 01       	movw	r16, r14
    308a:	14 c0       	rjmp	.+40     	; 0x30b4 <__umoddi3+0x118>
    308c:	40 e0       	ldi	r20, 0x00	; 0
    308e:	24 16       	cp	r2, r20
    3090:	40 e0       	ldi	r20, 0x00	; 0
    3092:	34 06       	cpc	r3, r20
    3094:	40 e0       	ldi	r20, 0x00	; 0
    3096:	44 06       	cpc	r4, r20
    3098:	41 e0       	ldi	r20, 0x01	; 1
    309a:	54 06       	cpc	r5, r20
    309c:	30 f0       	brcs	.+12     	; 0x30aa <__umoddi3+0x10e>
    309e:	b8 e1       	ldi	r27, 0x18	; 24
    30a0:	eb 2e       	mov	r14, r27
    30a2:	f1 2c       	mov	r15, r1
    30a4:	01 2d       	mov	r16, r1
    30a6:	11 2d       	mov	r17, r1
    30a8:	05 c0       	rjmp	.+10     	; 0x30b4 <__umoddi3+0x118>
    30aa:	a0 e1       	ldi	r26, 0x10	; 16
    30ac:	ea 2e       	mov	r14, r26
    30ae:	f1 2c       	mov	r15, r1
    30b0:	01 2d       	mov	r16, r1
    30b2:	11 2d       	mov	r17, r1
    30b4:	d2 01       	movw	r26, r4
    30b6:	c1 01       	movw	r24, r2
    30b8:	0e 2c       	mov	r0, r14
    30ba:	04 c0       	rjmp	.+8      	; 0x30c4 <__umoddi3+0x128>
    30bc:	b6 95       	lsr	r27
    30be:	a7 95       	ror	r26
    30c0:	97 95       	ror	r25
    30c2:	87 95       	ror	r24
    30c4:	0a 94       	dec	r0
    30c6:	d2 f7       	brpl	.-12     	; 0x30bc <__umoddi3+0x120>
    30c8:	8f 5f       	subi	r24, 0xFF	; 255
    30ca:	9e 4f       	sbci	r25, 0xFE	; 254
    30cc:	dc 01       	movw	r26, r24
    30ce:	2c 91       	ld	r18, X
    30d0:	80 e2       	ldi	r24, 0x20	; 32
    30d2:	90 e0       	ldi	r25, 0x00	; 0
    30d4:	a0 e0       	ldi	r26, 0x00	; 0
    30d6:	b0 e0       	ldi	r27, 0x00	; 0
    30d8:	8e 19       	sub	r24, r14
    30da:	9f 09       	sbc	r25, r15
    30dc:	a0 0b       	sbc	r26, r16
    30de:	b1 0b       	sbc	r27, r17
    30e0:	5c 01       	movw	r10, r24
    30e2:	6d 01       	movw	r12, r26
    30e4:	a2 1a       	sub	r10, r18
    30e6:	b1 08       	sbc	r11, r1
    30e8:	c1 08       	sbc	r12, r1
    30ea:	d1 08       	sbc	r13, r1
    30ec:	a9 ae       	std	Y+57, r10	; 0x39
    30ee:	ba ae       	std	Y+58, r11	; 0x3a
    30f0:	cb ae       	std	Y+59, r12	; 0x3b
    30f2:	dc ae       	std	Y+60, r13	; 0x3c
    30f4:	a1 14       	cp	r10, r1
    30f6:	b1 04       	cpc	r11, r1
    30f8:	c1 04       	cpc	r12, r1
    30fa:	d1 04       	cpc	r13, r1
    30fc:	09 f4       	brne	.+2      	; 0x3100 <__umoddi3+0x164>
    30fe:	3f c0       	rjmp	.+126    	; 0x317e <__umoddi3+0x1e2>
    3100:	69 ad       	ldd	r22, Y+57	; 0x39
    3102:	06 2e       	mov	r0, r22
    3104:	04 c0       	rjmp	.+8      	; 0x310e <__umoddi3+0x172>
    3106:	22 0c       	add	r2, r2
    3108:	33 1c       	adc	r3, r3
    310a:	44 1c       	adc	r4, r4
    310c:	55 1c       	adc	r5, r5
    310e:	0a 94       	dec	r0
    3110:	d2 f7       	brpl	.-12     	; 0x3106 <__umoddi3+0x16a>
    3112:	a4 01       	movw	r20, r8
    3114:	93 01       	movw	r18, r6
    3116:	06 2e       	mov	r0, r22
    3118:	04 c0       	rjmp	.+8      	; 0x3122 <__umoddi3+0x186>
    311a:	22 0f       	add	r18, r18
    311c:	33 1f       	adc	r19, r19
    311e:	44 1f       	adc	r20, r20
    3120:	55 1f       	adc	r21, r21
    3122:	0a 94       	dec	r0
    3124:	d2 f7       	brpl	.-12     	; 0x311a <__umoddi3+0x17e>
    3126:	80 e2       	ldi	r24, 0x20	; 32
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	8a 19       	sub	r24, r10
    312c:	9b 09       	sbc	r25, r11
    312e:	6c 96       	adiw	r28, 0x1c	; 28
    3130:	cc ac       	ldd	r12, Y+60	; 0x3c
    3132:	dd ac       	ldd	r13, Y+61	; 0x3d
    3134:	ee ac       	ldd	r14, Y+62	; 0x3e
    3136:	ff ac       	ldd	r15, Y+63	; 0x3f
    3138:	6c 97       	sbiw	r28, 0x1c	; 28
    313a:	04 c0       	rjmp	.+8      	; 0x3144 <__umoddi3+0x1a8>
    313c:	f6 94       	lsr	r15
    313e:	e7 94       	ror	r14
    3140:	d7 94       	ror	r13
    3142:	c7 94       	ror	r12
    3144:	8a 95       	dec	r24
    3146:	d2 f7       	brpl	.-12     	; 0x313c <__umoddi3+0x1a0>
    3148:	87 01       	movw	r16, r14
    314a:	76 01       	movw	r14, r12
    314c:	e2 2a       	or	r14, r18
    314e:	f3 2a       	or	r15, r19
    3150:	04 2b       	or	r16, r20
    3152:	15 2b       	or	r17, r21
    3154:	ed aa       	std	Y+53, r14	; 0x35
    3156:	fe aa       	std	Y+54, r15	; 0x36
    3158:	0f ab       	std	Y+55, r16	; 0x37
    315a:	18 af       	std	Y+56, r17	; 0x38
    315c:	6c 96       	adiw	r28, 0x1c	; 28
    315e:	8c ad       	ldd	r24, Y+60	; 0x3c
    3160:	9d ad       	ldd	r25, Y+61	; 0x3d
    3162:	ae ad       	ldd	r26, Y+62	; 0x3e
    3164:	bf ad       	ldd	r27, Y+63	; 0x3f
    3166:	6c 97       	sbiw	r28, 0x1c	; 28
    3168:	04 c0       	rjmp	.+8      	; 0x3172 <__umoddi3+0x1d6>
    316a:	88 0f       	add	r24, r24
    316c:	99 1f       	adc	r25, r25
    316e:	aa 1f       	adc	r26, r26
    3170:	bb 1f       	adc	r27, r27
    3172:	6a 95       	dec	r22
    3174:	d2 f7       	brpl	.-12     	; 0x316a <__umoddi3+0x1ce>
    3176:	89 ab       	std	Y+49, r24	; 0x31
    3178:	9a ab       	std	Y+50, r25	; 0x32
    317a:	ab ab       	std	Y+51, r26	; 0x33
    317c:	bc ab       	std	Y+52, r27	; 0x34
    317e:	32 01       	movw	r6, r4
    3180:	88 24       	eor	r8, r8
    3182:	99 24       	eor	r9, r9
    3184:	b2 01       	movw	r22, r4
    3186:	a1 01       	movw	r20, r2
    3188:	60 70       	andi	r22, 0x00	; 0
    318a:	70 70       	andi	r23, 0x00	; 0
    318c:	21 96       	adiw	r28, 0x01	; 1
    318e:	4c af       	std	Y+60, r20	; 0x3c
    3190:	5d af       	std	Y+61, r21	; 0x3d
    3192:	6e af       	std	Y+62, r22	; 0x3e
    3194:	7f af       	std	Y+63, r23	; 0x3f
    3196:	21 97       	sbiw	r28, 0x01	; 1
    3198:	6d a9       	ldd	r22, Y+53	; 0x35
    319a:	7e a9       	ldd	r23, Y+54	; 0x36
    319c:	8f a9       	ldd	r24, Y+55	; 0x37
    319e:	98 ad       	ldd	r25, Y+56	; 0x38
    31a0:	a4 01       	movw	r20, r8
    31a2:	93 01       	movw	r18, r6
    31a4:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    31a8:	7b 01       	movw	r14, r22
    31aa:	8c 01       	movw	r16, r24
    31ac:	6d a9       	ldd	r22, Y+53	; 0x35
    31ae:	7e a9       	ldd	r23, Y+54	; 0x36
    31b0:	8f a9       	ldd	r24, Y+55	; 0x37
    31b2:	98 ad       	ldd	r25, Y+56	; 0x38
    31b4:	a4 01       	movw	r20, r8
    31b6:	93 01       	movw	r18, r6
    31b8:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    31bc:	ca 01       	movw	r24, r20
    31be:	b9 01       	movw	r22, r18
    31c0:	21 96       	adiw	r28, 0x01	; 1
    31c2:	2c ad       	ldd	r18, Y+60	; 0x3c
    31c4:	3d ad       	ldd	r19, Y+61	; 0x3d
    31c6:	4e ad       	ldd	r20, Y+62	; 0x3e
    31c8:	5f ad       	ldd	r21, Y+63	; 0x3f
    31ca:	21 97       	sbiw	r28, 0x01	; 1
    31cc:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    31d0:	9b 01       	movw	r18, r22
    31d2:	ac 01       	movw	r20, r24
    31d4:	87 01       	movw	r16, r14
    31d6:	ff 24       	eor	r15, r15
    31d8:	ee 24       	eor	r14, r14
    31da:	a9 a8       	ldd	r10, Y+49	; 0x31
    31dc:	ba a8       	ldd	r11, Y+50	; 0x32
    31de:	cb a8       	ldd	r12, Y+51	; 0x33
    31e0:	dc a8       	ldd	r13, Y+52	; 0x34
    31e2:	c6 01       	movw	r24, r12
    31e4:	aa 27       	eor	r26, r26
    31e6:	bb 27       	eor	r27, r27
    31e8:	57 01       	movw	r10, r14
    31ea:	68 01       	movw	r12, r16
    31ec:	a8 2a       	or	r10, r24
    31ee:	b9 2a       	or	r11, r25
    31f0:	ca 2a       	or	r12, r26
    31f2:	db 2a       	or	r13, r27
    31f4:	a2 16       	cp	r10, r18
    31f6:	b3 06       	cpc	r11, r19
    31f8:	c4 06       	cpc	r12, r20
    31fa:	d5 06       	cpc	r13, r21
    31fc:	90 f4       	brcc	.+36     	; 0x3222 <__umoddi3+0x286>
    31fe:	a2 0c       	add	r10, r2
    3200:	b3 1c       	adc	r11, r3
    3202:	c4 1c       	adc	r12, r4
    3204:	d5 1c       	adc	r13, r5
    3206:	a2 14       	cp	r10, r2
    3208:	b3 04       	cpc	r11, r3
    320a:	c4 04       	cpc	r12, r4
    320c:	d5 04       	cpc	r13, r5
    320e:	48 f0       	brcs	.+18     	; 0x3222 <__umoddi3+0x286>
    3210:	a2 16       	cp	r10, r18
    3212:	b3 06       	cpc	r11, r19
    3214:	c4 06       	cpc	r12, r20
    3216:	d5 06       	cpc	r13, r21
    3218:	20 f4       	brcc	.+8      	; 0x3222 <__umoddi3+0x286>
    321a:	a2 0c       	add	r10, r2
    321c:	b3 1c       	adc	r11, r3
    321e:	c4 1c       	adc	r12, r4
    3220:	d5 1c       	adc	r13, r5
    3222:	a2 1a       	sub	r10, r18
    3224:	b3 0a       	sbc	r11, r19
    3226:	c4 0a       	sbc	r12, r20
    3228:	d5 0a       	sbc	r13, r21
    322a:	c6 01       	movw	r24, r12
    322c:	b5 01       	movw	r22, r10
    322e:	a4 01       	movw	r20, r8
    3230:	93 01       	movw	r18, r6
    3232:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3236:	7b 01       	movw	r14, r22
    3238:	8c 01       	movw	r16, r24
    323a:	c6 01       	movw	r24, r12
    323c:	b5 01       	movw	r22, r10
    323e:	a4 01       	movw	r20, r8
    3240:	93 01       	movw	r18, r6
    3242:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3246:	ca 01       	movw	r24, r20
    3248:	b9 01       	movw	r22, r18
    324a:	21 96       	adiw	r28, 0x01	; 1
    324c:	2c ad       	ldd	r18, Y+60	; 0x3c
    324e:	3d ad       	ldd	r19, Y+61	; 0x3d
    3250:	4e ad       	ldd	r20, Y+62	; 0x3e
    3252:	5f ad       	ldd	r21, Y+63	; 0x3f
    3254:	21 97       	sbiw	r28, 0x01	; 1
    3256:	ba c1       	rjmp	.+884    	; 0x35cc <__umoddi3+0x630>
    3258:	21 14       	cp	r2, r1
    325a:	31 04       	cpc	r3, r1
    325c:	41 04       	cpc	r4, r1
    325e:	51 04       	cpc	r5, r1
    3260:	71 f4       	brne	.+28     	; 0x327e <__umoddi3+0x2e2>
    3262:	61 e0       	ldi	r22, 0x01	; 1
    3264:	70 e0       	ldi	r23, 0x00	; 0
    3266:	80 e0       	ldi	r24, 0x00	; 0
    3268:	90 e0       	ldi	r25, 0x00	; 0
    326a:	20 e0       	ldi	r18, 0x00	; 0
    326c:	30 e0       	ldi	r19, 0x00	; 0
    326e:	40 e0       	ldi	r20, 0x00	; 0
    3270:	50 e0       	ldi	r21, 0x00	; 0
    3272:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3276:	c9 01       	movw	r24, r18
    3278:	da 01       	movw	r26, r20
    327a:	1c 01       	movw	r2, r24
    327c:	2d 01       	movw	r4, r26
    327e:	00 e0       	ldi	r16, 0x00	; 0
    3280:	20 16       	cp	r2, r16
    3282:	00 e0       	ldi	r16, 0x00	; 0
    3284:	30 06       	cpc	r3, r16
    3286:	01 e0       	ldi	r16, 0x01	; 1
    3288:	40 06       	cpc	r4, r16
    328a:	00 e0       	ldi	r16, 0x00	; 0
    328c:	50 06       	cpc	r5, r16
    328e:	88 f4       	brcc	.+34     	; 0x32b2 <__umoddi3+0x316>
    3290:	1f ef       	ldi	r17, 0xFF	; 255
    3292:	21 16       	cp	r2, r17
    3294:	31 04       	cpc	r3, r1
    3296:	41 04       	cpc	r4, r1
    3298:	51 04       	cpc	r5, r1
    329a:	39 f0       	breq	.+14     	; 0x32aa <__umoddi3+0x30e>
    329c:	30 f0       	brcs	.+12     	; 0x32aa <__umoddi3+0x30e>
    329e:	68 e0       	ldi	r22, 0x08	; 8
    32a0:	e6 2e       	mov	r14, r22
    32a2:	f1 2c       	mov	r15, r1
    32a4:	01 2d       	mov	r16, r1
    32a6:	11 2d       	mov	r17, r1
    32a8:	18 c0       	rjmp	.+48     	; 0x32da <__umoddi3+0x33e>
    32aa:	ee 24       	eor	r14, r14
    32ac:	ff 24       	eor	r15, r15
    32ae:	87 01       	movw	r16, r14
    32b0:	14 c0       	rjmp	.+40     	; 0x32da <__umoddi3+0x33e>
    32b2:	40 e0       	ldi	r20, 0x00	; 0
    32b4:	24 16       	cp	r2, r20
    32b6:	40 e0       	ldi	r20, 0x00	; 0
    32b8:	34 06       	cpc	r3, r20
    32ba:	40 e0       	ldi	r20, 0x00	; 0
    32bc:	44 06       	cpc	r4, r20
    32be:	41 e0       	ldi	r20, 0x01	; 1
    32c0:	54 06       	cpc	r5, r20
    32c2:	30 f0       	brcs	.+12     	; 0x32d0 <__umoddi3+0x334>
    32c4:	58 e1       	ldi	r21, 0x18	; 24
    32c6:	e5 2e       	mov	r14, r21
    32c8:	f1 2c       	mov	r15, r1
    32ca:	01 2d       	mov	r16, r1
    32cc:	11 2d       	mov	r17, r1
    32ce:	05 c0       	rjmp	.+10     	; 0x32da <__umoddi3+0x33e>
    32d0:	40 e1       	ldi	r20, 0x10	; 16
    32d2:	e4 2e       	mov	r14, r20
    32d4:	f1 2c       	mov	r15, r1
    32d6:	01 2d       	mov	r16, r1
    32d8:	11 2d       	mov	r17, r1
    32da:	d2 01       	movw	r26, r4
    32dc:	c1 01       	movw	r24, r2
    32de:	0e 2c       	mov	r0, r14
    32e0:	04 c0       	rjmp	.+8      	; 0x32ea <__umoddi3+0x34e>
    32e2:	b6 95       	lsr	r27
    32e4:	a7 95       	ror	r26
    32e6:	97 95       	ror	r25
    32e8:	87 95       	ror	r24
    32ea:	0a 94       	dec	r0
    32ec:	d2 f7       	brpl	.-12     	; 0x32e2 <__umoddi3+0x346>
    32ee:	8f 5f       	subi	r24, 0xFF	; 255
    32f0:	9e 4f       	sbci	r25, 0xFE	; 254
    32f2:	dc 01       	movw	r26, r24
    32f4:	2c 91       	ld	r18, X
    32f6:	30 e2       	ldi	r19, 0x20	; 32
    32f8:	a3 2e       	mov	r10, r19
    32fa:	b1 2c       	mov	r11, r1
    32fc:	c1 2c       	mov	r12, r1
    32fe:	d1 2c       	mov	r13, r1
    3300:	d6 01       	movw	r26, r12
    3302:	c5 01       	movw	r24, r10
    3304:	8e 19       	sub	r24, r14
    3306:	9f 09       	sbc	r25, r15
    3308:	a0 0b       	sbc	r26, r16
    330a:	b1 0b       	sbc	r27, r17
    330c:	7c 01       	movw	r14, r24
    330e:	8d 01       	movw	r16, r26
    3310:	e2 1a       	sub	r14, r18
    3312:	f1 08       	sbc	r15, r1
    3314:	01 09       	sbc	r16, r1
    3316:	11 09       	sbc	r17, r1
    3318:	e9 ae       	std	Y+57, r14	; 0x39
    331a:	fa ae       	std	Y+58, r15	; 0x3a
    331c:	0b af       	std	Y+59, r16	; 0x3b
    331e:	1c af       	std	Y+60, r17	; 0x3c
    3320:	e1 14       	cp	r14, r1
    3322:	f1 04       	cpc	r15, r1
    3324:	01 05       	cpc	r16, r1
    3326:	11 05       	cpc	r17, r1
    3328:	39 f4       	brne	.+14     	; 0x3338 <__umoddi3+0x39c>
    332a:	64 01       	movw	r12, r8
    332c:	53 01       	movw	r10, r6
    332e:	a2 18       	sub	r10, r2
    3330:	b3 08       	sbc	r11, r3
    3332:	c4 08       	sbc	r12, r4
    3334:	d5 08       	sbc	r13, r5
    3336:	e2 c0       	rjmp	.+452    	; 0x34fc <__umoddi3+0x560>
    3338:	f9 ac       	ldd	r15, Y+57	; 0x39
    333a:	68 96       	adiw	r28, 0x18	; 24
    333c:	ff ae       	std	Y+63, r15	; 0x3f
    333e:	68 97       	sbiw	r28, 0x18	; 24
    3340:	0f 2c       	mov	r0, r15
    3342:	04 c0       	rjmp	.+8      	; 0x334c <__umoddi3+0x3b0>
    3344:	22 0c       	add	r2, r2
    3346:	33 1c       	adc	r3, r3
    3348:	44 1c       	adc	r4, r4
    334a:	55 1c       	adc	r5, r5
    334c:	0a 94       	dec	r0
    334e:	d2 f7       	brpl	.-12     	; 0x3344 <__umoddi3+0x3a8>
    3350:	8a 2d       	mov	r24, r10
    3352:	8f 19       	sub	r24, r15
    3354:	64 01       	movw	r12, r8
    3356:	53 01       	movw	r10, r6
    3358:	08 2e       	mov	r0, r24
    335a:	04 c0       	rjmp	.+8      	; 0x3364 <__umoddi3+0x3c8>
    335c:	d6 94       	lsr	r13
    335e:	c7 94       	ror	r12
    3360:	b7 94       	ror	r11
    3362:	a7 94       	ror	r10
    3364:	0a 94       	dec	r0
    3366:	d2 f7       	brpl	.-12     	; 0x335c <__umoddi3+0x3c0>
    3368:	a4 01       	movw	r20, r8
    336a:	93 01       	movw	r18, r6
    336c:	04 c0       	rjmp	.+8      	; 0x3376 <__umoddi3+0x3da>
    336e:	22 0f       	add	r18, r18
    3370:	33 1f       	adc	r19, r19
    3372:	44 1f       	adc	r20, r20
    3374:	55 1f       	adc	r21, r21
    3376:	fa 94       	dec	r15
    3378:	d2 f7       	brpl	.-12     	; 0x336e <__umoddi3+0x3d2>
    337a:	6c 96       	adiw	r28, 0x1c	; 28
    337c:	6c ac       	ldd	r6, Y+60	; 0x3c
    337e:	7d ac       	ldd	r7, Y+61	; 0x3d
    3380:	8e ac       	ldd	r8, Y+62	; 0x3e
    3382:	9f ac       	ldd	r9, Y+63	; 0x3f
    3384:	6c 97       	sbiw	r28, 0x1c	; 28
    3386:	04 c0       	rjmp	.+8      	; 0x3390 <__umoddi3+0x3f4>
    3388:	96 94       	lsr	r9
    338a:	87 94       	ror	r8
    338c:	77 94       	ror	r7
    338e:	67 94       	ror	r6
    3390:	8a 95       	dec	r24
    3392:	d2 f7       	brpl	.-12     	; 0x3388 <__umoddi3+0x3ec>
    3394:	84 01       	movw	r16, r8
    3396:	73 01       	movw	r14, r6
    3398:	e2 2a       	or	r14, r18
    339a:	f3 2a       	or	r15, r19
    339c:	04 2b       	or	r16, r20
    339e:	15 2b       	or	r17, r21
    33a0:	ed a6       	std	Y+45, r14	; 0x2d
    33a2:	fe a6       	std	Y+46, r15	; 0x2e
    33a4:	0f a7       	std	Y+47, r16	; 0x2f
    33a6:	18 ab       	std	Y+48, r17	; 0x30
    33a8:	32 01       	movw	r6, r4
    33aa:	88 24       	eor	r8, r8
    33ac:	99 24       	eor	r9, r9
    33ae:	b2 01       	movw	r22, r4
    33b0:	a1 01       	movw	r20, r2
    33b2:	60 70       	andi	r22, 0x00	; 0
    33b4:	70 70       	andi	r23, 0x00	; 0
    33b6:	25 96       	adiw	r28, 0x05	; 5
    33b8:	4c af       	std	Y+60, r20	; 0x3c
    33ba:	5d af       	std	Y+61, r21	; 0x3d
    33bc:	6e af       	std	Y+62, r22	; 0x3e
    33be:	7f af       	std	Y+63, r23	; 0x3f
    33c0:	25 97       	sbiw	r28, 0x05	; 5
    33c2:	c6 01       	movw	r24, r12
    33c4:	b5 01       	movw	r22, r10
    33c6:	a4 01       	movw	r20, r8
    33c8:	93 01       	movw	r18, r6
    33ca:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    33ce:	7b 01       	movw	r14, r22
    33d0:	8c 01       	movw	r16, r24
    33d2:	c6 01       	movw	r24, r12
    33d4:	b5 01       	movw	r22, r10
    33d6:	a4 01       	movw	r20, r8
    33d8:	93 01       	movw	r18, r6
    33da:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    33de:	ca 01       	movw	r24, r20
    33e0:	b9 01       	movw	r22, r18
    33e2:	25 96       	adiw	r28, 0x05	; 5
    33e4:	2c ad       	ldd	r18, Y+60	; 0x3c
    33e6:	3d ad       	ldd	r19, Y+61	; 0x3d
    33e8:	4e ad       	ldd	r20, Y+62	; 0x3e
    33ea:	5f ad       	ldd	r21, Y+63	; 0x3f
    33ec:	25 97       	sbiw	r28, 0x05	; 5
    33ee:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    33f2:	9b 01       	movw	r18, r22
    33f4:	ac 01       	movw	r20, r24
    33f6:	87 01       	movw	r16, r14
    33f8:	ff 24       	eor	r15, r15
    33fa:	ee 24       	eor	r14, r14
    33fc:	ad a4       	ldd	r10, Y+45	; 0x2d
    33fe:	be a4       	ldd	r11, Y+46	; 0x2e
    3400:	cf a4       	ldd	r12, Y+47	; 0x2f
    3402:	d8 a8       	ldd	r13, Y+48	; 0x30
    3404:	c6 01       	movw	r24, r12
    3406:	aa 27       	eor	r26, r26
    3408:	bb 27       	eor	r27, r27
    340a:	5c 01       	movw	r10, r24
    340c:	6d 01       	movw	r12, r26
    340e:	ae 28       	or	r10, r14
    3410:	bf 28       	or	r11, r15
    3412:	c0 2a       	or	r12, r16
    3414:	d1 2a       	or	r13, r17
    3416:	a2 16       	cp	r10, r18
    3418:	b3 06       	cpc	r11, r19
    341a:	c4 06       	cpc	r12, r20
    341c:	d5 06       	cpc	r13, r21
    341e:	90 f4       	brcc	.+36     	; 0x3444 <__umoddi3+0x4a8>
    3420:	a2 0c       	add	r10, r2
    3422:	b3 1c       	adc	r11, r3
    3424:	c4 1c       	adc	r12, r4
    3426:	d5 1c       	adc	r13, r5
    3428:	a2 14       	cp	r10, r2
    342a:	b3 04       	cpc	r11, r3
    342c:	c4 04       	cpc	r12, r4
    342e:	d5 04       	cpc	r13, r5
    3430:	48 f0       	brcs	.+18     	; 0x3444 <__umoddi3+0x4a8>
    3432:	a2 16       	cp	r10, r18
    3434:	b3 06       	cpc	r11, r19
    3436:	c4 06       	cpc	r12, r20
    3438:	d5 06       	cpc	r13, r21
    343a:	20 f4       	brcc	.+8      	; 0x3444 <__umoddi3+0x4a8>
    343c:	a2 0c       	add	r10, r2
    343e:	b3 1c       	adc	r11, r3
    3440:	c4 1c       	adc	r12, r4
    3442:	d5 1c       	adc	r13, r5
    3444:	a2 1a       	sub	r10, r18
    3446:	b3 0a       	sbc	r11, r19
    3448:	c4 0a       	sbc	r12, r20
    344a:	d5 0a       	sbc	r13, r21
    344c:	c6 01       	movw	r24, r12
    344e:	b5 01       	movw	r22, r10
    3450:	a4 01       	movw	r20, r8
    3452:	93 01       	movw	r18, r6
    3454:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3458:	7b 01       	movw	r14, r22
    345a:	8c 01       	movw	r16, r24
    345c:	c6 01       	movw	r24, r12
    345e:	b5 01       	movw	r22, r10
    3460:	a4 01       	movw	r20, r8
    3462:	93 01       	movw	r18, r6
    3464:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3468:	ca 01       	movw	r24, r20
    346a:	b9 01       	movw	r22, r18
    346c:	25 96       	adiw	r28, 0x05	; 5
    346e:	2c ad       	ldd	r18, Y+60	; 0x3c
    3470:	3d ad       	ldd	r19, Y+61	; 0x3d
    3472:	4e ad       	ldd	r20, Y+62	; 0x3e
    3474:	5f ad       	ldd	r21, Y+63	; 0x3f
    3476:	25 97       	sbiw	r28, 0x05	; 5
    3478:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    347c:	9b 01       	movw	r18, r22
    347e:	ac 01       	movw	r20, r24
    3480:	87 01       	movw	r16, r14
    3482:	ff 24       	eor	r15, r15
    3484:	ee 24       	eor	r14, r14
    3486:	8d a5       	ldd	r24, Y+45	; 0x2d
    3488:	9e a5       	ldd	r25, Y+46	; 0x2e
    348a:	af a5       	ldd	r26, Y+47	; 0x2f
    348c:	b8 a9       	ldd	r27, Y+48	; 0x30
    348e:	a0 70       	andi	r26, 0x00	; 0
    3490:	b0 70       	andi	r27, 0x00	; 0
    3492:	57 01       	movw	r10, r14
    3494:	68 01       	movw	r12, r16
    3496:	a8 2a       	or	r10, r24
    3498:	b9 2a       	or	r11, r25
    349a:	ca 2a       	or	r12, r26
    349c:	db 2a       	or	r13, r27
    349e:	a2 16       	cp	r10, r18
    34a0:	b3 06       	cpc	r11, r19
    34a2:	c4 06       	cpc	r12, r20
    34a4:	d5 06       	cpc	r13, r21
    34a6:	90 f4       	brcc	.+36     	; 0x34cc <__umoddi3+0x530>
    34a8:	a2 0c       	add	r10, r2
    34aa:	b3 1c       	adc	r11, r3
    34ac:	c4 1c       	adc	r12, r4
    34ae:	d5 1c       	adc	r13, r5
    34b0:	a2 14       	cp	r10, r2
    34b2:	b3 04       	cpc	r11, r3
    34b4:	c4 04       	cpc	r12, r4
    34b6:	d5 04       	cpc	r13, r5
    34b8:	48 f0       	brcs	.+18     	; 0x34cc <__umoddi3+0x530>
    34ba:	a2 16       	cp	r10, r18
    34bc:	b3 06       	cpc	r11, r19
    34be:	c4 06       	cpc	r12, r20
    34c0:	d5 06       	cpc	r13, r21
    34c2:	20 f4       	brcc	.+8      	; 0x34cc <__umoddi3+0x530>
    34c4:	a2 0c       	add	r10, r2
    34c6:	b3 1c       	adc	r11, r3
    34c8:	c4 1c       	adc	r12, r4
    34ca:	d5 1c       	adc	r13, r5
    34cc:	6c 96       	adiw	r28, 0x1c	; 28
    34ce:	ec ac       	ldd	r14, Y+60	; 0x3c
    34d0:	fd ac       	ldd	r15, Y+61	; 0x3d
    34d2:	0e ad       	ldd	r16, Y+62	; 0x3e
    34d4:	1f ad       	ldd	r17, Y+63	; 0x3f
    34d6:	6c 97       	sbiw	r28, 0x1c	; 28
    34d8:	68 96       	adiw	r28, 0x18	; 24
    34da:	0f ac       	ldd	r0, Y+63	; 0x3f
    34dc:	68 97       	sbiw	r28, 0x18	; 24
    34de:	04 c0       	rjmp	.+8      	; 0x34e8 <__umoddi3+0x54c>
    34e0:	ee 0c       	add	r14, r14
    34e2:	ff 1c       	adc	r15, r15
    34e4:	00 1f       	adc	r16, r16
    34e6:	11 1f       	adc	r17, r17
    34e8:	0a 94       	dec	r0
    34ea:	d2 f7       	brpl	.-12     	; 0x34e0 <__umoddi3+0x544>
    34ec:	e9 aa       	std	Y+49, r14	; 0x31
    34ee:	fa aa       	std	Y+50, r15	; 0x32
    34f0:	0b ab       	std	Y+51, r16	; 0x33
    34f2:	1c ab       	std	Y+52, r17	; 0x34
    34f4:	a2 1a       	sub	r10, r18
    34f6:	b3 0a       	sbc	r11, r19
    34f8:	c4 0a       	sbc	r12, r20
    34fa:	d5 0a       	sbc	r13, r21
    34fc:	32 01       	movw	r6, r4
    34fe:	88 24       	eor	r8, r8
    3500:	99 24       	eor	r9, r9
    3502:	b2 01       	movw	r22, r4
    3504:	a1 01       	movw	r20, r2
    3506:	60 70       	andi	r22, 0x00	; 0
    3508:	70 70       	andi	r23, 0x00	; 0
    350a:	29 96       	adiw	r28, 0x09	; 9
    350c:	4c af       	std	Y+60, r20	; 0x3c
    350e:	5d af       	std	Y+61, r21	; 0x3d
    3510:	6e af       	std	Y+62, r22	; 0x3e
    3512:	7f af       	std	Y+63, r23	; 0x3f
    3514:	29 97       	sbiw	r28, 0x09	; 9
    3516:	c6 01       	movw	r24, r12
    3518:	b5 01       	movw	r22, r10
    351a:	a4 01       	movw	r20, r8
    351c:	93 01       	movw	r18, r6
    351e:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3522:	7b 01       	movw	r14, r22
    3524:	8c 01       	movw	r16, r24
    3526:	c6 01       	movw	r24, r12
    3528:	b5 01       	movw	r22, r10
    352a:	a4 01       	movw	r20, r8
    352c:	93 01       	movw	r18, r6
    352e:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3532:	ca 01       	movw	r24, r20
    3534:	b9 01       	movw	r22, r18
    3536:	29 96       	adiw	r28, 0x09	; 9
    3538:	2c ad       	ldd	r18, Y+60	; 0x3c
    353a:	3d ad       	ldd	r19, Y+61	; 0x3d
    353c:	4e ad       	ldd	r20, Y+62	; 0x3e
    353e:	5f ad       	ldd	r21, Y+63	; 0x3f
    3540:	29 97       	sbiw	r28, 0x09	; 9
    3542:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    3546:	9b 01       	movw	r18, r22
    3548:	ac 01       	movw	r20, r24
    354a:	87 01       	movw	r16, r14
    354c:	ff 24       	eor	r15, r15
    354e:	ee 24       	eor	r14, r14
    3550:	a9 a8       	ldd	r10, Y+49	; 0x31
    3552:	ba a8       	ldd	r11, Y+50	; 0x32
    3554:	cb a8       	ldd	r12, Y+51	; 0x33
    3556:	dc a8       	ldd	r13, Y+52	; 0x34
    3558:	c6 01       	movw	r24, r12
    355a:	aa 27       	eor	r26, r26
    355c:	bb 27       	eor	r27, r27
    355e:	57 01       	movw	r10, r14
    3560:	68 01       	movw	r12, r16
    3562:	a8 2a       	or	r10, r24
    3564:	b9 2a       	or	r11, r25
    3566:	ca 2a       	or	r12, r26
    3568:	db 2a       	or	r13, r27
    356a:	a2 16       	cp	r10, r18
    356c:	b3 06       	cpc	r11, r19
    356e:	c4 06       	cpc	r12, r20
    3570:	d5 06       	cpc	r13, r21
    3572:	90 f4       	brcc	.+36     	; 0x3598 <__umoddi3+0x5fc>
    3574:	a2 0c       	add	r10, r2
    3576:	b3 1c       	adc	r11, r3
    3578:	c4 1c       	adc	r12, r4
    357a:	d5 1c       	adc	r13, r5
    357c:	a2 14       	cp	r10, r2
    357e:	b3 04       	cpc	r11, r3
    3580:	c4 04       	cpc	r12, r4
    3582:	d5 04       	cpc	r13, r5
    3584:	48 f0       	brcs	.+18     	; 0x3598 <__umoddi3+0x5fc>
    3586:	a2 16       	cp	r10, r18
    3588:	b3 06       	cpc	r11, r19
    358a:	c4 06       	cpc	r12, r20
    358c:	d5 06       	cpc	r13, r21
    358e:	20 f4       	brcc	.+8      	; 0x3598 <__umoddi3+0x5fc>
    3590:	a2 0c       	add	r10, r2
    3592:	b3 1c       	adc	r11, r3
    3594:	c4 1c       	adc	r12, r4
    3596:	d5 1c       	adc	r13, r5
    3598:	a2 1a       	sub	r10, r18
    359a:	b3 0a       	sbc	r11, r19
    359c:	c4 0a       	sbc	r12, r20
    359e:	d5 0a       	sbc	r13, r21
    35a0:	c6 01       	movw	r24, r12
    35a2:	b5 01       	movw	r22, r10
    35a4:	a4 01       	movw	r20, r8
    35a6:	93 01       	movw	r18, r6
    35a8:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    35ac:	7b 01       	movw	r14, r22
    35ae:	8c 01       	movw	r16, r24
    35b0:	c6 01       	movw	r24, r12
    35b2:	b5 01       	movw	r22, r10
    35b4:	a4 01       	movw	r20, r8
    35b6:	93 01       	movw	r18, r6
    35b8:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    35bc:	ca 01       	movw	r24, r20
    35be:	b9 01       	movw	r22, r18
    35c0:	29 96       	adiw	r28, 0x09	; 9
    35c2:	2c ad       	ldd	r18, Y+60	; 0x3c
    35c4:	3d ad       	ldd	r19, Y+61	; 0x3d
    35c6:	4e ad       	ldd	r20, Y+62	; 0x3e
    35c8:	5f ad       	ldd	r21, Y+63	; 0x3f
    35ca:	29 97       	sbiw	r28, 0x09	; 9
    35cc:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    35d0:	9b 01       	movw	r18, r22
    35d2:	ac 01       	movw	r20, r24
    35d4:	87 01       	movw	r16, r14
    35d6:	ff 24       	eor	r15, r15
    35d8:	ee 24       	eor	r14, r14
    35da:	89 a9       	ldd	r24, Y+49	; 0x31
    35dc:	9a a9       	ldd	r25, Y+50	; 0x32
    35de:	ab a9       	ldd	r26, Y+51	; 0x33
    35e0:	bc a9       	ldd	r27, Y+52	; 0x34
    35e2:	a0 70       	andi	r26, 0x00	; 0
    35e4:	b0 70       	andi	r27, 0x00	; 0
    35e6:	e8 2a       	or	r14, r24
    35e8:	f9 2a       	or	r15, r25
    35ea:	0a 2b       	or	r16, r26
    35ec:	1b 2b       	or	r17, r27
    35ee:	e2 16       	cp	r14, r18
    35f0:	f3 06       	cpc	r15, r19
    35f2:	04 07       	cpc	r16, r20
    35f4:	15 07       	cpc	r17, r21
    35f6:	90 f4       	brcc	.+36     	; 0x361c <__umoddi3+0x680>
    35f8:	e2 0c       	add	r14, r2
    35fa:	f3 1c       	adc	r15, r3
    35fc:	04 1d       	adc	r16, r4
    35fe:	15 1d       	adc	r17, r5
    3600:	e2 14       	cp	r14, r2
    3602:	f3 04       	cpc	r15, r3
    3604:	04 05       	cpc	r16, r4
    3606:	15 05       	cpc	r17, r5
    3608:	48 f0       	brcs	.+18     	; 0x361c <__umoddi3+0x680>
    360a:	e2 16       	cp	r14, r18
    360c:	f3 06       	cpc	r15, r19
    360e:	04 07       	cpc	r16, r20
    3610:	15 07       	cpc	r17, r21
    3612:	20 f4       	brcc	.+8      	; 0x361c <__umoddi3+0x680>
    3614:	e2 0c       	add	r14, r2
    3616:	f3 1c       	adc	r15, r3
    3618:	04 1d       	adc	r16, r4
    361a:	15 1d       	adc	r17, r5
    361c:	e2 1a       	sub	r14, r18
    361e:	f3 0a       	sbc	r15, r19
    3620:	04 0b       	sbc	r16, r20
    3622:	15 0b       	sbc	r17, r21
    3624:	d8 01       	movw	r26, r16
    3626:	c7 01       	movw	r24, r14
    3628:	09 ac       	ldd	r0, Y+57	; 0x39
    362a:	04 c0       	rjmp	.+8      	; 0x3634 <__umoddi3+0x698>
    362c:	b6 95       	lsr	r27
    362e:	a7 95       	ror	r26
    3630:	97 95       	ror	r25
    3632:	87 95       	ror	r24
    3634:	0a 94       	dec	r0
    3636:	d2 f7       	brpl	.-12     	; 0x362c <__umoddi3+0x690>
    3638:	89 8b       	std	Y+17, r24	; 0x11
    363a:	9a 8b       	std	Y+18, r25	; 0x12
    363c:	ab 8b       	std	Y+19, r26	; 0x13
    363e:	bc 8b       	std	Y+20, r27	; 0x14
    3640:	1d 8a       	std	Y+21, r1	; 0x15
    3642:	1e 8a       	std	Y+22, r1	; 0x16
    3644:	1f 8a       	std	Y+23, r1	; 0x17
    3646:	18 8e       	std	Y+24, r1	; 0x18
    3648:	28 2f       	mov	r18, r24
    364a:	3a 89       	ldd	r19, Y+18	; 0x12
    364c:	4b 89       	ldd	r20, Y+19	; 0x13
    364e:	5c 89       	ldd	r21, Y+20	; 0x14
    3650:	6d 89       	ldd	r22, Y+21	; 0x15
    3652:	0c c3       	rjmp	.+1560   	; 0x3c6c <__umoddi3+0xcd0>
    3654:	6a 14       	cp	r6, r10
    3656:	7b 04       	cpc	r7, r11
    3658:	8c 04       	cpc	r8, r12
    365a:	9d 04       	cpc	r9, r13
    365c:	08 f4       	brcc	.+2      	; 0x3660 <__umoddi3+0x6c4>
    365e:	09 c3       	rjmp	.+1554   	; 0x3c72 <__umoddi3+0xcd6>
    3660:	00 e0       	ldi	r16, 0x00	; 0
    3662:	a0 16       	cp	r10, r16
    3664:	00 e0       	ldi	r16, 0x00	; 0
    3666:	b0 06       	cpc	r11, r16
    3668:	01 e0       	ldi	r16, 0x01	; 1
    366a:	c0 06       	cpc	r12, r16
    366c:	00 e0       	ldi	r16, 0x00	; 0
    366e:	d0 06       	cpc	r13, r16
    3670:	88 f4       	brcc	.+34     	; 0x3694 <__umoddi3+0x6f8>
    3672:	1f ef       	ldi	r17, 0xFF	; 255
    3674:	a1 16       	cp	r10, r17
    3676:	b1 04       	cpc	r11, r1
    3678:	c1 04       	cpc	r12, r1
    367a:	d1 04       	cpc	r13, r1
    367c:	39 f0       	breq	.+14     	; 0x368c <__umoddi3+0x6f0>
    367e:	30 f0       	brcs	.+12     	; 0x368c <__umoddi3+0x6f0>
    3680:	28 e0       	ldi	r18, 0x08	; 8
    3682:	e2 2e       	mov	r14, r18
    3684:	f1 2c       	mov	r15, r1
    3686:	01 2d       	mov	r16, r1
    3688:	11 2d       	mov	r17, r1
    368a:	18 c0       	rjmp	.+48     	; 0x36bc <__umoddi3+0x720>
    368c:	ee 24       	eor	r14, r14
    368e:	ff 24       	eor	r15, r15
    3690:	87 01       	movw	r16, r14
    3692:	14 c0       	rjmp	.+40     	; 0x36bc <__umoddi3+0x720>
    3694:	40 e0       	ldi	r20, 0x00	; 0
    3696:	a4 16       	cp	r10, r20
    3698:	40 e0       	ldi	r20, 0x00	; 0
    369a:	b4 06       	cpc	r11, r20
    369c:	40 e0       	ldi	r20, 0x00	; 0
    369e:	c4 06       	cpc	r12, r20
    36a0:	41 e0       	ldi	r20, 0x01	; 1
    36a2:	d4 06       	cpc	r13, r20
    36a4:	30 f0       	brcs	.+12     	; 0x36b2 <__umoddi3+0x716>
    36a6:	98 e1       	ldi	r25, 0x18	; 24
    36a8:	e9 2e       	mov	r14, r25
    36aa:	f1 2c       	mov	r15, r1
    36ac:	01 2d       	mov	r16, r1
    36ae:	11 2d       	mov	r17, r1
    36b0:	05 c0       	rjmp	.+10     	; 0x36bc <__umoddi3+0x720>
    36b2:	80 e1       	ldi	r24, 0x10	; 16
    36b4:	e8 2e       	mov	r14, r24
    36b6:	f1 2c       	mov	r15, r1
    36b8:	01 2d       	mov	r16, r1
    36ba:	11 2d       	mov	r17, r1
    36bc:	d6 01       	movw	r26, r12
    36be:	c5 01       	movw	r24, r10
    36c0:	0e 2c       	mov	r0, r14
    36c2:	04 c0       	rjmp	.+8      	; 0x36cc <__umoddi3+0x730>
    36c4:	b6 95       	lsr	r27
    36c6:	a7 95       	ror	r26
    36c8:	97 95       	ror	r25
    36ca:	87 95       	ror	r24
    36cc:	0a 94       	dec	r0
    36ce:	d2 f7       	brpl	.-12     	; 0x36c4 <__umoddi3+0x728>
    36d0:	8f 5f       	subi	r24, 0xFF	; 255
    36d2:	9e 4f       	sbci	r25, 0xFE	; 254
    36d4:	dc 01       	movw	r26, r24
    36d6:	2c 91       	ld	r18, X
    36d8:	80 e2       	ldi	r24, 0x20	; 32
    36da:	90 e0       	ldi	r25, 0x00	; 0
    36dc:	a0 e0       	ldi	r26, 0x00	; 0
    36de:	b0 e0       	ldi	r27, 0x00	; 0
    36e0:	8e 19       	sub	r24, r14
    36e2:	9f 09       	sbc	r25, r15
    36e4:	a0 0b       	sbc	r26, r16
    36e6:	b1 0b       	sbc	r27, r17
    36e8:	82 1b       	sub	r24, r18
    36ea:	91 09       	sbc	r25, r1
    36ec:	a1 09       	sbc	r26, r1
    36ee:	b1 09       	sbc	r27, r1
    36f0:	00 97       	sbiw	r24, 0x00	; 0
    36f2:	a1 05       	cpc	r26, r1
    36f4:	b1 05       	cpc	r27, r1
    36f6:	09 f0       	breq	.+2      	; 0x36fa <__umoddi3+0x75e>
    36f8:	4f c0       	rjmp	.+158    	; 0x3798 <__umoddi3+0x7fc>
    36fa:	a6 14       	cp	r10, r6
    36fc:	b7 04       	cpc	r11, r7
    36fe:	c8 04       	cpc	r12, r8
    3700:	d9 04       	cpc	r13, r9
    3702:	58 f0       	brcs	.+22     	; 0x371a <__umoddi3+0x77e>
    3704:	6c 96       	adiw	r28, 0x1c	; 28
    3706:	ec ac       	ldd	r14, Y+60	; 0x3c
    3708:	fd ac       	ldd	r15, Y+61	; 0x3d
    370a:	0e ad       	ldd	r16, Y+62	; 0x3e
    370c:	1f ad       	ldd	r17, Y+63	; 0x3f
    370e:	6c 97       	sbiw	r28, 0x1c	; 28
    3710:	e2 14       	cp	r14, r2
    3712:	f3 04       	cpc	r15, r3
    3714:	04 05       	cpc	r16, r4
    3716:	15 05       	cpc	r17, r5
    3718:	68 f1       	brcs	.+90     	; 0x3774 <__umoddi3+0x7d8>
    371a:	6c 96       	adiw	r28, 0x1c	; 28
    371c:	ec ac       	ldd	r14, Y+60	; 0x3c
    371e:	fd ac       	ldd	r15, Y+61	; 0x3d
    3720:	0e ad       	ldd	r16, Y+62	; 0x3e
    3722:	1f ad       	ldd	r17, Y+63	; 0x3f
    3724:	6c 97       	sbiw	r28, 0x1c	; 28
    3726:	e2 18       	sub	r14, r2
    3728:	f3 08       	sbc	r15, r3
    372a:	04 09       	sbc	r16, r4
    372c:	15 09       	sbc	r17, r5
    372e:	a4 01       	movw	r20, r8
    3730:	93 01       	movw	r18, r6
    3732:	2a 19       	sub	r18, r10
    3734:	3b 09       	sbc	r19, r11
    3736:	4c 09       	sbc	r20, r12
    3738:	5d 09       	sbc	r21, r13
    373a:	aa 24       	eor	r10, r10
    373c:	bb 24       	eor	r11, r11
    373e:	65 01       	movw	r12, r10
    3740:	6c 96       	adiw	r28, 0x1c	; 28
    3742:	6c ad       	ldd	r22, Y+60	; 0x3c
    3744:	7d ad       	ldd	r23, Y+61	; 0x3d
    3746:	8e ad       	ldd	r24, Y+62	; 0x3e
    3748:	9f ad       	ldd	r25, Y+63	; 0x3f
    374a:	6c 97       	sbiw	r28, 0x1c	; 28
    374c:	6e 15       	cp	r22, r14
    374e:	7f 05       	cpc	r23, r15
    3750:	80 07       	cpc	r24, r16
    3752:	91 07       	cpc	r25, r17
    3754:	28 f4       	brcc	.+10     	; 0x3760 <__umoddi3+0x7c4>
    3756:	b1 e0       	ldi	r27, 0x01	; 1
    3758:	ab 2e       	mov	r10, r27
    375a:	b1 2c       	mov	r11, r1
    375c:	c1 2c       	mov	r12, r1
    375e:	d1 2c       	mov	r13, r1
    3760:	da 01       	movw	r26, r20
    3762:	c9 01       	movw	r24, r18
    3764:	8a 19       	sub	r24, r10
    3766:	9b 09       	sbc	r25, r11
    3768:	ac 09       	sbc	r26, r12
    376a:	bd 09       	sbc	r27, r13
    376c:	8d ab       	std	Y+53, r24	; 0x35
    376e:	9e ab       	std	Y+54, r25	; 0x36
    3770:	af ab       	std	Y+55, r26	; 0x37
    3772:	b8 af       	std	Y+56, r27	; 0x38
    3774:	e9 8a       	std	Y+17, r14	; 0x11
    3776:	fa 8a       	std	Y+18, r15	; 0x12
    3778:	0b 8b       	std	Y+19, r16	; 0x13
    377a:	1c 8b       	std	Y+20, r17	; 0x14
    377c:	6d a8       	ldd	r6, Y+53	; 0x35
    377e:	7e a8       	ldd	r7, Y+54	; 0x36
    3780:	8f a8       	ldd	r8, Y+55	; 0x37
    3782:	98 ac       	ldd	r9, Y+56	; 0x38
    3784:	6d 8a       	std	Y+21, r6	; 0x15
    3786:	7e 8a       	std	Y+22, r7	; 0x16
    3788:	8f 8a       	std	Y+23, r8	; 0x17
    378a:	98 8e       	std	Y+24, r9	; 0x18
    378c:	2e 2d       	mov	r18, r14
    378e:	3a 89       	ldd	r19, Y+18	; 0x12
    3790:	4b 89       	ldd	r20, Y+19	; 0x13
    3792:	5c 89       	ldd	r21, Y+20	; 0x14
    3794:	6d a9       	ldd	r22, Y+53	; 0x35
    3796:	6a c2       	rjmp	.+1236   	; 0x3c6c <__umoddi3+0xcd0>
    3798:	67 96       	adiw	r28, 0x17	; 23
    379a:	8f af       	std	Y+63, r24	; 0x3f
    379c:	67 97       	sbiw	r28, 0x17	; 23
    379e:	a6 01       	movw	r20, r12
    37a0:	95 01       	movw	r18, r10
    37a2:	08 2e       	mov	r0, r24
    37a4:	04 c0       	rjmp	.+8      	; 0x37ae <__umoddi3+0x812>
    37a6:	22 0f       	add	r18, r18
    37a8:	33 1f       	adc	r19, r19
    37aa:	44 1f       	adc	r20, r20
    37ac:	55 1f       	adc	r21, r21
    37ae:	0a 94       	dec	r0
    37b0:	d2 f7       	brpl	.-12     	; 0x37a6 <__umoddi3+0x80a>
    37b2:	a0 e2       	ldi	r26, 0x20	; 32
    37b4:	aa 2e       	mov	r10, r26
    37b6:	a8 1a       	sub	r10, r24
    37b8:	66 96       	adiw	r28, 0x16	; 22
    37ba:	af ae       	std	Y+63, r10	; 0x3f
    37bc:	66 97       	sbiw	r28, 0x16	; 22
    37be:	d2 01       	movw	r26, r4
    37c0:	c1 01       	movw	r24, r2
    37c2:	04 c0       	rjmp	.+8      	; 0x37cc <__umoddi3+0x830>
    37c4:	b6 95       	lsr	r27
    37c6:	a7 95       	ror	r26
    37c8:	97 95       	ror	r25
    37ca:	87 95       	ror	r24
    37cc:	aa 94       	dec	r10
    37ce:	d2 f7       	brpl	.-12     	; 0x37c4 <__umoddi3+0x828>
    37d0:	6c 01       	movw	r12, r24
    37d2:	7d 01       	movw	r14, r26
    37d4:	c2 2a       	or	r12, r18
    37d6:	d3 2a       	or	r13, r19
    37d8:	e4 2a       	or	r14, r20
    37da:	f5 2a       	or	r15, r21
    37dc:	c9 a6       	std	Y+41, r12	; 0x29
    37de:	da a6       	std	Y+42, r13	; 0x2a
    37e0:	eb a6       	std	Y+43, r14	; 0x2b
    37e2:	fc a6       	std	Y+44, r15	; 0x2c
    37e4:	82 01       	movw	r16, r4
    37e6:	71 01       	movw	r14, r2
    37e8:	67 96       	adiw	r28, 0x17	; 23
    37ea:	0f ac       	ldd	r0, Y+63	; 0x3f
    37ec:	67 97       	sbiw	r28, 0x17	; 23
    37ee:	04 c0       	rjmp	.+8      	; 0x37f8 <__umoddi3+0x85c>
    37f0:	ee 0c       	add	r14, r14
    37f2:	ff 1c       	adc	r15, r15
    37f4:	00 1f       	adc	r16, r16
    37f6:	11 1f       	adc	r17, r17
    37f8:	0a 94       	dec	r0
    37fa:	d2 f7       	brpl	.-12     	; 0x37f0 <__umoddi3+0x854>
    37fc:	ed a2       	std	Y+37, r14	; 0x25
    37fe:	fe a2       	std	Y+38, r15	; 0x26
    3800:	0f a3       	std	Y+39, r16	; 0x27
    3802:	18 a7       	std	Y+40, r17	; 0x28
    3804:	64 01       	movw	r12, r8
    3806:	53 01       	movw	r10, r6
    3808:	66 96       	adiw	r28, 0x16	; 22
    380a:	0f ac       	ldd	r0, Y+63	; 0x3f
    380c:	66 97       	sbiw	r28, 0x16	; 22
    380e:	04 c0       	rjmp	.+8      	; 0x3818 <__umoddi3+0x87c>
    3810:	d6 94       	lsr	r13
    3812:	c7 94       	ror	r12
    3814:	b7 94       	ror	r11
    3816:	a7 94       	ror	r10
    3818:	0a 94       	dec	r0
    381a:	d2 f7       	brpl	.-12     	; 0x3810 <__umoddi3+0x874>
    381c:	a4 01       	movw	r20, r8
    381e:	93 01       	movw	r18, r6
    3820:	67 96       	adiw	r28, 0x17	; 23
    3822:	0f ac       	ldd	r0, Y+63	; 0x3f
    3824:	67 97       	sbiw	r28, 0x17	; 23
    3826:	04 c0       	rjmp	.+8      	; 0x3830 <__umoddi3+0x894>
    3828:	22 0f       	add	r18, r18
    382a:	33 1f       	adc	r19, r19
    382c:	44 1f       	adc	r20, r20
    382e:	55 1f       	adc	r21, r21
    3830:	0a 94       	dec	r0
    3832:	d2 f7       	brpl	.-12     	; 0x3828 <__umoddi3+0x88c>
    3834:	6c 96       	adiw	r28, 0x1c	; 28
    3836:	8c ad       	ldd	r24, Y+60	; 0x3c
    3838:	9d ad       	ldd	r25, Y+61	; 0x3d
    383a:	ae ad       	ldd	r26, Y+62	; 0x3e
    383c:	bf ad       	ldd	r27, Y+63	; 0x3f
    383e:	6c 97       	sbiw	r28, 0x1c	; 28
    3840:	66 96       	adiw	r28, 0x16	; 22
    3842:	0f ac       	ldd	r0, Y+63	; 0x3f
    3844:	66 97       	sbiw	r28, 0x16	; 22
    3846:	04 c0       	rjmp	.+8      	; 0x3850 <__umoddi3+0x8b4>
    3848:	b6 95       	lsr	r27
    384a:	a7 95       	ror	r26
    384c:	97 95       	ror	r25
    384e:	87 95       	ror	r24
    3850:	0a 94       	dec	r0
    3852:	d2 f7       	brpl	.-12     	; 0x3848 <__umoddi3+0x8ac>
    3854:	3c 01       	movw	r6, r24
    3856:	4d 01       	movw	r8, r26
    3858:	62 2a       	or	r6, r18
    385a:	73 2a       	or	r7, r19
    385c:	84 2a       	or	r8, r20
    385e:	95 2a       	or	r9, r21
    3860:	69 a2       	std	Y+33, r6	; 0x21
    3862:	7a a2       	std	Y+34, r7	; 0x22
    3864:	8b a2       	std	Y+35, r8	; 0x23
    3866:	9c a2       	std	Y+36, r9	; 0x24
    3868:	6c 96       	adiw	r28, 0x1c	; 28
    386a:	ec ac       	ldd	r14, Y+60	; 0x3c
    386c:	fd ac       	ldd	r15, Y+61	; 0x3d
    386e:	0e ad       	ldd	r16, Y+62	; 0x3e
    3870:	1f ad       	ldd	r17, Y+63	; 0x3f
    3872:	6c 97       	sbiw	r28, 0x1c	; 28
    3874:	67 96       	adiw	r28, 0x17	; 23
    3876:	0f ac       	ldd	r0, Y+63	; 0x3f
    3878:	67 97       	sbiw	r28, 0x17	; 23
    387a:	04 c0       	rjmp	.+8      	; 0x3884 <__umoddi3+0x8e8>
    387c:	ee 0c       	add	r14, r14
    387e:	ff 1c       	adc	r15, r15
    3880:	00 1f       	adc	r16, r16
    3882:	11 1f       	adc	r17, r17
    3884:	0a 94       	dec	r0
    3886:	d2 f7       	brpl	.-12     	; 0x387c <__umoddi3+0x8e0>
    3888:	ed 8e       	std	Y+29, r14	; 0x1d
    388a:	fe 8e       	std	Y+30, r15	; 0x1e
    388c:	0f 8f       	std	Y+31, r16	; 0x1f
    388e:	18 a3       	std	Y+32, r17	; 0x20
    3890:	49 a5       	ldd	r20, Y+41	; 0x29
    3892:	5a a5       	ldd	r21, Y+42	; 0x2a
    3894:	6b a5       	ldd	r22, Y+43	; 0x2b
    3896:	7c a5       	ldd	r23, Y+44	; 0x2c
    3898:	3b 01       	movw	r6, r22
    389a:	88 24       	eor	r8, r8
    389c:	99 24       	eor	r9, r9
    389e:	60 70       	andi	r22, 0x00	; 0
    38a0:	70 70       	andi	r23, 0x00	; 0
    38a2:	2d 96       	adiw	r28, 0x0d	; 13
    38a4:	4c af       	std	Y+60, r20	; 0x3c
    38a6:	5d af       	std	Y+61, r21	; 0x3d
    38a8:	6e af       	std	Y+62, r22	; 0x3e
    38aa:	7f af       	std	Y+63, r23	; 0x3f
    38ac:	2d 97       	sbiw	r28, 0x0d	; 13
    38ae:	c6 01       	movw	r24, r12
    38b0:	b5 01       	movw	r22, r10
    38b2:	a4 01       	movw	r20, r8
    38b4:	93 01       	movw	r18, r6
    38b6:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    38ba:	7b 01       	movw	r14, r22
    38bc:	8c 01       	movw	r16, r24
    38be:	c6 01       	movw	r24, r12
    38c0:	b5 01       	movw	r22, r10
    38c2:	a4 01       	movw	r20, r8
    38c4:	93 01       	movw	r18, r6
    38c6:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    38ca:	c9 01       	movw	r24, r18
    38cc:	da 01       	movw	r26, r20
    38ce:	1c 01       	movw	r2, r24
    38d0:	2d 01       	movw	r4, r26
    38d2:	c2 01       	movw	r24, r4
    38d4:	b1 01       	movw	r22, r2
    38d6:	2d 96       	adiw	r28, 0x0d	; 13
    38d8:	2c ad       	ldd	r18, Y+60	; 0x3c
    38da:	3d ad       	ldd	r19, Y+61	; 0x3d
    38dc:	4e ad       	ldd	r20, Y+62	; 0x3e
    38de:	5f ad       	ldd	r21, Y+63	; 0x3f
    38e0:	2d 97       	sbiw	r28, 0x0d	; 13
    38e2:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    38e6:	9b 01       	movw	r18, r22
    38e8:	ac 01       	movw	r20, r24
    38ea:	87 01       	movw	r16, r14
    38ec:	ff 24       	eor	r15, r15
    38ee:	ee 24       	eor	r14, r14
    38f0:	a9 a0       	ldd	r10, Y+33	; 0x21
    38f2:	ba a0       	ldd	r11, Y+34	; 0x22
    38f4:	cb a0       	ldd	r12, Y+35	; 0x23
    38f6:	dc a0       	ldd	r13, Y+36	; 0x24
    38f8:	c6 01       	movw	r24, r12
    38fa:	aa 27       	eor	r26, r26
    38fc:	bb 27       	eor	r27, r27
    38fe:	57 01       	movw	r10, r14
    3900:	68 01       	movw	r12, r16
    3902:	a8 2a       	or	r10, r24
    3904:	b9 2a       	or	r11, r25
    3906:	ca 2a       	or	r12, r26
    3908:	db 2a       	or	r13, r27
    390a:	a2 16       	cp	r10, r18
    390c:	b3 06       	cpc	r11, r19
    390e:	c4 06       	cpc	r12, r20
    3910:	d5 06       	cpc	r13, r21
    3912:	00 f5       	brcc	.+64     	; 0x3954 <__umoddi3+0x9b8>
    3914:	08 94       	sec
    3916:	21 08       	sbc	r2, r1
    3918:	31 08       	sbc	r3, r1
    391a:	41 08       	sbc	r4, r1
    391c:	51 08       	sbc	r5, r1
    391e:	e9 a4       	ldd	r14, Y+41	; 0x29
    3920:	fa a4       	ldd	r15, Y+42	; 0x2a
    3922:	0b a5       	ldd	r16, Y+43	; 0x2b
    3924:	1c a5       	ldd	r17, Y+44	; 0x2c
    3926:	ae 0c       	add	r10, r14
    3928:	bf 1c       	adc	r11, r15
    392a:	c0 1e       	adc	r12, r16
    392c:	d1 1e       	adc	r13, r17
    392e:	ae 14       	cp	r10, r14
    3930:	bf 04       	cpc	r11, r15
    3932:	c0 06       	cpc	r12, r16
    3934:	d1 06       	cpc	r13, r17
    3936:	70 f0       	brcs	.+28     	; 0x3954 <__umoddi3+0x9b8>
    3938:	a2 16       	cp	r10, r18
    393a:	b3 06       	cpc	r11, r19
    393c:	c4 06       	cpc	r12, r20
    393e:	d5 06       	cpc	r13, r21
    3940:	48 f4       	brcc	.+18     	; 0x3954 <__umoddi3+0x9b8>
    3942:	08 94       	sec
    3944:	21 08       	sbc	r2, r1
    3946:	31 08       	sbc	r3, r1
    3948:	41 08       	sbc	r4, r1
    394a:	51 08       	sbc	r5, r1
    394c:	ae 0c       	add	r10, r14
    394e:	bf 1c       	adc	r11, r15
    3950:	c0 1e       	adc	r12, r16
    3952:	d1 1e       	adc	r13, r17
    3954:	a2 1a       	sub	r10, r18
    3956:	b3 0a       	sbc	r11, r19
    3958:	c4 0a       	sbc	r12, r20
    395a:	d5 0a       	sbc	r13, r21
    395c:	c6 01       	movw	r24, r12
    395e:	b5 01       	movw	r22, r10
    3960:	a4 01       	movw	r20, r8
    3962:	93 01       	movw	r18, r6
    3964:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3968:	7b 01       	movw	r14, r22
    396a:	8c 01       	movw	r16, r24
    396c:	c6 01       	movw	r24, r12
    396e:	b5 01       	movw	r22, r10
    3970:	a4 01       	movw	r20, r8
    3972:	93 01       	movw	r18, r6
    3974:	0e 94 49 32 	call	0x6492	; 0x6492 <__udivmodsi4>
    3978:	c9 01       	movw	r24, r18
    397a:	da 01       	movw	r26, r20
    397c:	3c 01       	movw	r6, r24
    397e:	4d 01       	movw	r8, r26
    3980:	c4 01       	movw	r24, r8
    3982:	b3 01       	movw	r22, r6
    3984:	2d 96       	adiw	r28, 0x0d	; 13
    3986:	2c ad       	ldd	r18, Y+60	; 0x3c
    3988:	3d ad       	ldd	r19, Y+61	; 0x3d
    398a:	4e ad       	ldd	r20, Y+62	; 0x3e
    398c:	5f ad       	ldd	r21, Y+63	; 0x3f
    398e:	2d 97       	sbiw	r28, 0x0d	; 13
    3990:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    3994:	9b 01       	movw	r18, r22
    3996:	ac 01       	movw	r20, r24
    3998:	87 01       	movw	r16, r14
    399a:	ff 24       	eor	r15, r15
    399c:	ee 24       	eor	r14, r14
    399e:	89 a1       	ldd	r24, Y+33	; 0x21
    39a0:	9a a1       	ldd	r25, Y+34	; 0x22
    39a2:	ab a1       	ldd	r26, Y+35	; 0x23
    39a4:	bc a1       	ldd	r27, Y+36	; 0x24
    39a6:	a0 70       	andi	r26, 0x00	; 0
    39a8:	b0 70       	andi	r27, 0x00	; 0
    39aa:	57 01       	movw	r10, r14
    39ac:	68 01       	movw	r12, r16
    39ae:	a8 2a       	or	r10, r24
    39b0:	b9 2a       	or	r11, r25
    39b2:	ca 2a       	or	r12, r26
    39b4:	db 2a       	or	r13, r27
    39b6:	a2 16       	cp	r10, r18
    39b8:	b3 06       	cpc	r11, r19
    39ba:	c4 06       	cpc	r12, r20
    39bc:	d5 06       	cpc	r13, r21
    39be:	00 f5       	brcc	.+64     	; 0x3a00 <__umoddi3+0xa64>
    39c0:	08 94       	sec
    39c2:	61 08       	sbc	r6, r1
    39c4:	71 08       	sbc	r7, r1
    39c6:	81 08       	sbc	r8, r1
    39c8:	91 08       	sbc	r9, r1
    39ca:	69 a5       	ldd	r22, Y+41	; 0x29
    39cc:	7a a5       	ldd	r23, Y+42	; 0x2a
    39ce:	8b a5       	ldd	r24, Y+43	; 0x2b
    39d0:	9c a5       	ldd	r25, Y+44	; 0x2c
    39d2:	a6 0e       	add	r10, r22
    39d4:	b7 1e       	adc	r11, r23
    39d6:	c8 1e       	adc	r12, r24
    39d8:	d9 1e       	adc	r13, r25
    39da:	a6 16       	cp	r10, r22
    39dc:	b7 06       	cpc	r11, r23
    39de:	c8 06       	cpc	r12, r24
    39e0:	d9 06       	cpc	r13, r25
    39e2:	70 f0       	brcs	.+28     	; 0x3a00 <__umoddi3+0xa64>
    39e4:	a2 16       	cp	r10, r18
    39e6:	b3 06       	cpc	r11, r19
    39e8:	c4 06       	cpc	r12, r20
    39ea:	d5 06       	cpc	r13, r21
    39ec:	48 f4       	brcc	.+18     	; 0x3a00 <__umoddi3+0xa64>
    39ee:	08 94       	sec
    39f0:	61 08       	sbc	r6, r1
    39f2:	71 08       	sbc	r7, r1
    39f4:	81 08       	sbc	r8, r1
    39f6:	91 08       	sbc	r9, r1
    39f8:	a6 0e       	add	r10, r22
    39fa:	b7 1e       	adc	r11, r23
    39fc:	c8 1e       	adc	r12, r24
    39fe:	d9 1e       	adc	r13, r25
    3a00:	d6 01       	movw	r26, r12
    3a02:	c5 01       	movw	r24, r10
    3a04:	82 1b       	sub	r24, r18
    3a06:	93 0b       	sbc	r25, r19
    3a08:	a4 0b       	sbc	r26, r20
    3a0a:	b5 0b       	sbc	r27, r21
    3a0c:	89 8f       	std	Y+25, r24	; 0x19
    3a0e:	9a 8f       	std	Y+26, r25	; 0x1a
    3a10:	ab 8f       	std	Y+27, r26	; 0x1b
    3a12:	bc 8f       	std	Y+28, r27	; 0x1c
    3a14:	d1 01       	movw	r26, r2
    3a16:	99 27       	eor	r25, r25
    3a18:	88 27       	eor	r24, r24
    3a1a:	84 01       	movw	r16, r8
    3a1c:	73 01       	movw	r14, r6
    3a1e:	e8 2a       	or	r14, r24
    3a20:	f9 2a       	or	r15, r25
    3a22:	0a 2b       	or	r16, r26
    3a24:	1b 2b       	or	r17, r27
    3a26:	4f ef       	ldi	r20, 0xFF	; 255
    3a28:	a4 2e       	mov	r10, r20
    3a2a:	4f ef       	ldi	r20, 0xFF	; 255
    3a2c:	b4 2e       	mov	r11, r20
    3a2e:	c1 2c       	mov	r12, r1
    3a30:	d1 2c       	mov	r13, r1
    3a32:	ae 20       	and	r10, r14
    3a34:	bf 20       	and	r11, r15
    3a36:	c0 22       	and	r12, r16
    3a38:	d1 22       	and	r13, r17
    3a3a:	78 01       	movw	r14, r16
    3a3c:	00 27       	eor	r16, r16
    3a3e:	11 27       	eor	r17, r17
    3a40:	6d a0       	ldd	r6, Y+37	; 0x25
    3a42:	7e a0       	ldd	r7, Y+38	; 0x26
    3a44:	8f a0       	ldd	r8, Y+39	; 0x27
    3a46:	98 a4       	ldd	r9, Y+40	; 0x28
    3a48:	4f ef       	ldi	r20, 0xFF	; 255
    3a4a:	5f ef       	ldi	r21, 0xFF	; 255
    3a4c:	60 e0       	ldi	r22, 0x00	; 0
    3a4e:	70 e0       	ldi	r23, 0x00	; 0
    3a50:	64 22       	and	r6, r20
    3a52:	75 22       	and	r7, r21
    3a54:	86 22       	and	r8, r22
    3a56:	97 22       	and	r9, r23
    3a58:	8d a1       	ldd	r24, Y+37	; 0x25
    3a5a:	9e a1       	ldd	r25, Y+38	; 0x26
    3a5c:	af a1       	ldd	r26, Y+39	; 0x27
    3a5e:	b8 a5       	ldd	r27, Y+40	; 0x28
    3a60:	bd 01       	movw	r22, r26
    3a62:	88 27       	eor	r24, r24
    3a64:	99 27       	eor	r25, r25
    3a66:	65 96       	adiw	r28, 0x15	; 21
    3a68:	6c af       	std	Y+60, r22	; 0x3c
    3a6a:	7d af       	std	Y+61, r23	; 0x3d
    3a6c:	8e af       	std	Y+62, r24	; 0x3e
    3a6e:	9f af       	std	Y+63, r25	; 0x3f
    3a70:	65 97       	sbiw	r28, 0x15	; 21
    3a72:	c6 01       	movw	r24, r12
    3a74:	b5 01       	movw	r22, r10
    3a76:	a4 01       	movw	r20, r8
    3a78:	93 01       	movw	r18, r6
    3a7a:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    3a7e:	61 96       	adiw	r28, 0x11	; 17
    3a80:	6c af       	std	Y+60, r22	; 0x3c
    3a82:	7d af       	std	Y+61, r23	; 0x3d
    3a84:	8e af       	std	Y+62, r24	; 0x3e
    3a86:	9f af       	std	Y+63, r25	; 0x3f
    3a88:	61 97       	sbiw	r28, 0x11	; 17
    3a8a:	c6 01       	movw	r24, r12
    3a8c:	b5 01       	movw	r22, r10
    3a8e:	65 96       	adiw	r28, 0x15	; 21
    3a90:	2c ad       	ldd	r18, Y+60	; 0x3c
    3a92:	3d ad       	ldd	r19, Y+61	; 0x3d
    3a94:	4e ad       	ldd	r20, Y+62	; 0x3e
    3a96:	5f ad       	ldd	r21, Y+63	; 0x3f
    3a98:	65 97       	sbiw	r28, 0x15	; 21
    3a9a:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    3a9e:	1b 01       	movw	r2, r22
    3aa0:	2c 01       	movw	r4, r24
    3aa2:	c8 01       	movw	r24, r16
    3aa4:	b7 01       	movw	r22, r14
    3aa6:	a4 01       	movw	r20, r8
    3aa8:	93 01       	movw	r18, r6
    3aaa:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    3aae:	5b 01       	movw	r10, r22
    3ab0:	6c 01       	movw	r12, r24
    3ab2:	c8 01       	movw	r24, r16
    3ab4:	b7 01       	movw	r22, r14
    3ab6:	65 96       	adiw	r28, 0x15	; 21
    3ab8:	2c ad       	ldd	r18, Y+60	; 0x3c
    3aba:	3d ad       	ldd	r19, Y+61	; 0x3d
    3abc:	4e ad       	ldd	r20, Y+62	; 0x3e
    3abe:	5f ad       	ldd	r21, Y+63	; 0x3f
    3ac0:	65 97       	sbiw	r28, 0x15	; 21
    3ac2:	0e 94 2a 32 	call	0x6454	; 0x6454 <__mulsi3>
    3ac6:	7b 01       	movw	r14, r22
    3ac8:	8c 01       	movw	r16, r24
    3aca:	a6 01       	movw	r20, r12
    3acc:	95 01       	movw	r18, r10
    3ace:	22 0d       	add	r18, r2
    3ad0:	33 1d       	adc	r19, r3
    3ad2:	44 1d       	adc	r20, r4
    3ad4:	55 1d       	adc	r21, r5
    3ad6:	61 96       	adiw	r28, 0x11	; 17
    3ad8:	6c ac       	ldd	r6, Y+60	; 0x3c
    3ada:	7d ac       	ldd	r7, Y+61	; 0x3d
    3adc:	8e ac       	ldd	r8, Y+62	; 0x3e
    3ade:	9f ac       	ldd	r9, Y+63	; 0x3f
    3ae0:	61 97       	sbiw	r28, 0x11	; 17
    3ae2:	c4 01       	movw	r24, r8
    3ae4:	aa 27       	eor	r26, r26
    3ae6:	bb 27       	eor	r27, r27
    3ae8:	28 0f       	add	r18, r24
    3aea:	39 1f       	adc	r19, r25
    3aec:	4a 1f       	adc	r20, r26
    3aee:	5b 1f       	adc	r21, r27
    3af0:	2a 15       	cp	r18, r10
    3af2:	3b 05       	cpc	r19, r11
    3af4:	4c 05       	cpc	r20, r12
    3af6:	5d 05       	cpc	r21, r13
    3af8:	48 f4       	brcc	.+18     	; 0x3b0c <__umoddi3+0xb70>
    3afa:	81 2c       	mov	r8, r1
    3afc:	91 2c       	mov	r9, r1
    3afe:	e1 e0       	ldi	r30, 0x01	; 1
    3b00:	ae 2e       	mov	r10, r30
    3b02:	b1 2c       	mov	r11, r1
    3b04:	e8 0c       	add	r14, r8
    3b06:	f9 1c       	adc	r15, r9
    3b08:	0a 1d       	adc	r16, r10
    3b0a:	1b 1d       	adc	r17, r11
    3b0c:	ca 01       	movw	r24, r20
    3b0e:	aa 27       	eor	r26, r26
    3b10:	bb 27       	eor	r27, r27
    3b12:	57 01       	movw	r10, r14
    3b14:	68 01       	movw	r12, r16
    3b16:	a8 0e       	add	r10, r24
    3b18:	b9 1e       	adc	r11, r25
    3b1a:	ca 1e       	adc	r12, r26
    3b1c:	db 1e       	adc	r13, r27
    3b1e:	a9 01       	movw	r20, r18
    3b20:	33 27       	eor	r19, r19
    3b22:	22 27       	eor	r18, r18
    3b24:	61 96       	adiw	r28, 0x11	; 17
    3b26:	8c ad       	ldd	r24, Y+60	; 0x3c
    3b28:	9d ad       	ldd	r25, Y+61	; 0x3d
    3b2a:	ae ad       	ldd	r26, Y+62	; 0x3e
    3b2c:	bf ad       	ldd	r27, Y+63	; 0x3f
    3b2e:	61 97       	sbiw	r28, 0x11	; 17
    3b30:	a0 70       	andi	r26, 0x00	; 0
    3b32:	b0 70       	andi	r27, 0x00	; 0
    3b34:	28 0f       	add	r18, r24
    3b36:	39 1f       	adc	r19, r25
    3b38:	4a 1f       	adc	r20, r26
    3b3a:	5b 1f       	adc	r21, r27
    3b3c:	e9 8c       	ldd	r14, Y+25	; 0x19
    3b3e:	fa 8c       	ldd	r15, Y+26	; 0x1a
    3b40:	0b 8d       	ldd	r16, Y+27	; 0x1b
    3b42:	1c 8d       	ldd	r17, Y+28	; 0x1c
    3b44:	ea 14       	cp	r14, r10
    3b46:	fb 04       	cpc	r15, r11
    3b48:	0c 05       	cpc	r16, r12
    3b4a:	1d 05       	cpc	r17, r13
    3b4c:	70 f0       	brcs	.+28     	; 0x3b6a <__umoddi3+0xbce>
    3b4e:	ae 14       	cp	r10, r14
    3b50:	bf 04       	cpc	r11, r15
    3b52:	c0 06       	cpc	r12, r16
    3b54:	d1 06       	cpc	r13, r17
    3b56:	69 f5       	brne	.+90     	; 0x3bb2 <__umoddi3+0xc16>
    3b58:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3b5a:	7e 8d       	ldd	r23, Y+30	; 0x1e
    3b5c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3b5e:	98 a1       	ldd	r25, Y+32	; 0x20
    3b60:	62 17       	cp	r22, r18
    3b62:	73 07       	cpc	r23, r19
    3b64:	84 07       	cpc	r24, r20
    3b66:	95 07       	cpc	r25, r21
    3b68:	20 f5       	brcc	.+72     	; 0x3bb2 <__umoddi3+0xc16>
    3b6a:	da 01       	movw	r26, r20
    3b6c:	c9 01       	movw	r24, r18
    3b6e:	6d a0       	ldd	r6, Y+37	; 0x25
    3b70:	7e a0       	ldd	r7, Y+38	; 0x26
    3b72:	8f a0       	ldd	r8, Y+39	; 0x27
    3b74:	98 a4       	ldd	r9, Y+40	; 0x28
    3b76:	86 19       	sub	r24, r6
    3b78:	97 09       	sbc	r25, r7
    3b7a:	a8 09       	sbc	r26, r8
    3b7c:	b9 09       	sbc	r27, r9
    3b7e:	e9 a4       	ldd	r14, Y+41	; 0x29
    3b80:	fa a4       	ldd	r15, Y+42	; 0x2a
    3b82:	0b a5       	ldd	r16, Y+43	; 0x2b
    3b84:	1c a5       	ldd	r17, Y+44	; 0x2c
    3b86:	ae 18       	sub	r10, r14
    3b88:	bf 08       	sbc	r11, r15
    3b8a:	c0 0a       	sbc	r12, r16
    3b8c:	d1 0a       	sbc	r13, r17
    3b8e:	ee 24       	eor	r14, r14
    3b90:	ff 24       	eor	r15, r15
    3b92:	87 01       	movw	r16, r14
    3b94:	28 17       	cp	r18, r24
    3b96:	39 07       	cpc	r19, r25
    3b98:	4a 07       	cpc	r20, r26
    3b9a:	5b 07       	cpc	r21, r27
    3b9c:	28 f4       	brcc	.+10     	; 0x3ba8 <__umoddi3+0xc0c>
    3b9e:	21 e0       	ldi	r18, 0x01	; 1
    3ba0:	e2 2e       	mov	r14, r18
    3ba2:	f1 2c       	mov	r15, r1
    3ba4:	01 2d       	mov	r16, r1
    3ba6:	11 2d       	mov	r17, r1
    3ba8:	ae 18       	sub	r10, r14
    3baa:	bf 08       	sbc	r11, r15
    3bac:	c0 0a       	sbc	r12, r16
    3bae:	d1 0a       	sbc	r13, r17
    3bb0:	02 c0       	rjmp	.+4      	; 0x3bb6 <__umoddi3+0xc1a>
    3bb2:	da 01       	movw	r26, r20
    3bb4:	c9 01       	movw	r24, r18
    3bb6:	6d 8c       	ldd	r6, Y+29	; 0x1d
    3bb8:	7e 8c       	ldd	r7, Y+30	; 0x1e
    3bba:	8f 8c       	ldd	r8, Y+31	; 0x1f
    3bbc:	98 a0       	ldd	r9, Y+32	; 0x20
    3bbe:	68 1a       	sub	r6, r24
    3bc0:	79 0a       	sbc	r7, r25
    3bc2:	8a 0a       	sbc	r8, r26
    3bc4:	9b 0a       	sbc	r9, r27
    3bc6:	49 8d       	ldd	r20, Y+25	; 0x19
    3bc8:	5a 8d       	ldd	r21, Y+26	; 0x1a
    3bca:	6b 8d       	ldd	r22, Y+27	; 0x1b
    3bcc:	7c 8d       	ldd	r23, Y+28	; 0x1c
    3bce:	4a 19       	sub	r20, r10
    3bd0:	5b 09       	sbc	r21, r11
    3bd2:	6c 09       	sbc	r22, r12
    3bd4:	7d 09       	sbc	r23, r13
    3bd6:	5a 01       	movw	r10, r20
    3bd8:	6b 01       	movw	r12, r22
    3bda:	22 24       	eor	r2, r2
    3bdc:	33 24       	eor	r3, r3
    3bde:	21 01       	movw	r4, r2
    3be0:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3be2:	7e 8d       	ldd	r23, Y+30	; 0x1e
    3be4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3be6:	98 a1       	ldd	r25, Y+32	; 0x20
    3be8:	66 15       	cp	r22, r6
    3bea:	77 05       	cpc	r23, r7
    3bec:	88 05       	cpc	r24, r8
    3bee:	99 05       	cpc	r25, r9
    3bf0:	28 f4       	brcc	.+10     	; 0x3bfc <__umoddi3+0xc60>
    3bf2:	81 e0       	ldi	r24, 0x01	; 1
    3bf4:	28 2e       	mov	r2, r24
    3bf6:	31 2c       	mov	r3, r1
    3bf8:	41 2c       	mov	r4, r1
    3bfa:	51 2c       	mov	r5, r1
    3bfc:	86 01       	movw	r16, r12
    3bfe:	75 01       	movw	r14, r10
    3c00:	e2 18       	sub	r14, r2
    3c02:	f3 08       	sbc	r15, r3
    3c04:	04 09       	sbc	r16, r4
    3c06:	15 09       	sbc	r17, r5
    3c08:	a8 01       	movw	r20, r16
    3c0a:	97 01       	movw	r18, r14
    3c0c:	66 96       	adiw	r28, 0x16	; 22
    3c0e:	0f ac       	ldd	r0, Y+63	; 0x3f
    3c10:	66 97       	sbiw	r28, 0x16	; 22
    3c12:	04 c0       	rjmp	.+8      	; 0x3c1c <__umoddi3+0xc80>
    3c14:	22 0f       	add	r18, r18
    3c16:	33 1f       	adc	r19, r19
    3c18:	44 1f       	adc	r20, r20
    3c1a:	55 1f       	adc	r21, r21
    3c1c:	0a 94       	dec	r0
    3c1e:	d2 f7       	brpl	.-12     	; 0x3c14 <__umoddi3+0xc78>
    3c20:	d4 01       	movw	r26, r8
    3c22:	c3 01       	movw	r24, r6
    3c24:	67 96       	adiw	r28, 0x17	; 23
    3c26:	0f ac       	ldd	r0, Y+63	; 0x3f
    3c28:	67 97       	sbiw	r28, 0x17	; 23
    3c2a:	04 c0       	rjmp	.+8      	; 0x3c34 <__umoddi3+0xc98>
    3c2c:	b6 95       	lsr	r27
    3c2e:	a7 95       	ror	r26
    3c30:	97 95       	ror	r25
    3c32:	87 95       	ror	r24
    3c34:	0a 94       	dec	r0
    3c36:	d2 f7       	brpl	.-12     	; 0x3c2c <__umoddi3+0xc90>
    3c38:	28 2b       	or	r18, r24
    3c3a:	39 2b       	or	r19, r25
    3c3c:	4a 2b       	or	r20, r26
    3c3e:	5b 2b       	or	r21, r27
    3c40:	29 8b       	std	Y+17, r18	; 0x11
    3c42:	3a 8b       	std	Y+18, r19	; 0x12
    3c44:	4b 8b       	std	Y+19, r20	; 0x13
    3c46:	5c 8b       	std	Y+20, r21	; 0x14
    3c48:	67 96       	adiw	r28, 0x17	; 23
    3c4a:	0f ac       	ldd	r0, Y+63	; 0x3f
    3c4c:	67 97       	sbiw	r28, 0x17	; 23
    3c4e:	04 c0       	rjmp	.+8      	; 0x3c58 <__umoddi3+0xcbc>
    3c50:	16 95       	lsr	r17
    3c52:	07 95       	ror	r16
    3c54:	f7 94       	ror	r15
    3c56:	e7 94       	ror	r14
    3c58:	0a 94       	dec	r0
    3c5a:	d2 f7       	brpl	.-12     	; 0x3c50 <__umoddi3+0xcb4>
    3c5c:	ed 8a       	std	Y+21, r14	; 0x15
    3c5e:	fe 8a       	std	Y+22, r15	; 0x16
    3c60:	0f 8b       	std	Y+23, r16	; 0x17
    3c62:	18 8f       	std	Y+24, r17	; 0x18
    3c64:	3a 89       	ldd	r19, Y+18	; 0x12
    3c66:	4b 89       	ldd	r20, Y+19	; 0x13
    3c68:	5c 89       	ldd	r21, Y+20	; 0x14
    3c6a:	6e 2d       	mov	r22, r14
    3c6c:	7e 89       	ldd	r23, Y+22	; 0x16
    3c6e:	8f 89       	ldd	r24, Y+23	; 0x17
    3c70:	98 8d       	ldd	r25, Y+24	; 0x18
    3c72:	c5 5a       	subi	r28, 0xA5	; 165
    3c74:	df 4f       	sbci	r29, 0xFF	; 255
    3c76:	e2 e1       	ldi	r30, 0x12	; 18
    3c78:	0c 94 87 32 	jmp	0x650e	; 0x650e <__epilogue_restores__>

00003c7c <_fpadd_parts>:
    3c7c:	a0 e0       	ldi	r26, 0x00	; 0
    3c7e:	b0 e0       	ldi	r27, 0x00	; 0
    3c80:	e4 e4       	ldi	r30, 0x44	; 68
    3c82:	fe e1       	ldi	r31, 0x1E	; 30
    3c84:	0c 94 6b 32 	jmp	0x64d6	; 0x64d6 <__prologue_saves__>
    3c88:	dc 01       	movw	r26, r24
    3c8a:	2b 01       	movw	r4, r22
    3c8c:	fa 01       	movw	r30, r20
    3c8e:	9c 91       	ld	r25, X
    3c90:	92 30       	cpi	r25, 0x02	; 2
    3c92:	08 f4       	brcc	.+2      	; 0x3c96 <_fpadd_parts+0x1a>
    3c94:	39 c1       	rjmp	.+626    	; 0x3f08 <_fpadd_parts+0x28c>
    3c96:	eb 01       	movw	r28, r22
    3c98:	88 81       	ld	r24, Y
    3c9a:	82 30       	cpi	r24, 0x02	; 2
    3c9c:	08 f4       	brcc	.+2      	; 0x3ca0 <_fpadd_parts+0x24>
    3c9e:	33 c1       	rjmp	.+614    	; 0x3f06 <_fpadd_parts+0x28a>
    3ca0:	94 30       	cpi	r25, 0x04	; 4
    3ca2:	69 f4       	brne	.+26     	; 0x3cbe <_fpadd_parts+0x42>
    3ca4:	84 30       	cpi	r24, 0x04	; 4
    3ca6:	09 f0       	breq	.+2      	; 0x3caa <_fpadd_parts+0x2e>
    3ca8:	2f c1       	rjmp	.+606    	; 0x3f08 <_fpadd_parts+0x28c>
    3caa:	11 96       	adiw	r26, 0x01	; 1
    3cac:	9c 91       	ld	r25, X
    3cae:	11 97       	sbiw	r26, 0x01	; 1
    3cb0:	89 81       	ldd	r24, Y+1	; 0x01
    3cb2:	98 17       	cp	r25, r24
    3cb4:	09 f4       	brne	.+2      	; 0x3cb8 <_fpadd_parts+0x3c>
    3cb6:	28 c1       	rjmp	.+592    	; 0x3f08 <_fpadd_parts+0x28c>
    3cb8:	a9 ef       	ldi	r26, 0xF9	; 249
    3cba:	b0 e0       	ldi	r27, 0x00	; 0
    3cbc:	25 c1       	rjmp	.+586    	; 0x3f08 <_fpadd_parts+0x28c>
    3cbe:	84 30       	cpi	r24, 0x04	; 4
    3cc0:	09 f4       	brne	.+2      	; 0x3cc4 <_fpadd_parts+0x48>
    3cc2:	21 c1       	rjmp	.+578    	; 0x3f06 <_fpadd_parts+0x28a>
    3cc4:	82 30       	cpi	r24, 0x02	; 2
    3cc6:	a9 f4       	brne	.+42     	; 0x3cf2 <_fpadd_parts+0x76>
    3cc8:	92 30       	cpi	r25, 0x02	; 2
    3cca:	09 f0       	breq	.+2      	; 0x3cce <_fpadd_parts+0x52>
    3ccc:	1d c1       	rjmp	.+570    	; 0x3f08 <_fpadd_parts+0x28c>
    3cce:	9a 01       	movw	r18, r20
    3cd0:	ad 01       	movw	r20, r26
    3cd2:	88 e0       	ldi	r24, 0x08	; 8
    3cd4:	ea 01       	movw	r28, r20
    3cd6:	09 90       	ld	r0, Y+
    3cd8:	ae 01       	movw	r20, r28
    3cda:	e9 01       	movw	r28, r18
    3cdc:	09 92       	st	Y+, r0
    3cde:	9e 01       	movw	r18, r28
    3ce0:	81 50       	subi	r24, 0x01	; 1
    3ce2:	c1 f7       	brne	.-16     	; 0x3cd4 <_fpadd_parts+0x58>
    3ce4:	e2 01       	movw	r28, r4
    3ce6:	89 81       	ldd	r24, Y+1	; 0x01
    3ce8:	11 96       	adiw	r26, 0x01	; 1
    3cea:	9c 91       	ld	r25, X
    3cec:	89 23       	and	r24, r25
    3cee:	81 83       	std	Z+1, r24	; 0x01
    3cf0:	08 c1       	rjmp	.+528    	; 0x3f02 <_fpadd_parts+0x286>
    3cf2:	92 30       	cpi	r25, 0x02	; 2
    3cf4:	09 f4       	brne	.+2      	; 0x3cf8 <_fpadd_parts+0x7c>
    3cf6:	07 c1       	rjmp	.+526    	; 0x3f06 <_fpadd_parts+0x28a>
    3cf8:	12 96       	adiw	r26, 0x02	; 2
    3cfa:	2d 90       	ld	r2, X+
    3cfc:	3c 90       	ld	r3, X
    3cfe:	13 97       	sbiw	r26, 0x03	; 3
    3d00:	eb 01       	movw	r28, r22
    3d02:	8a 81       	ldd	r24, Y+2	; 0x02
    3d04:	9b 81       	ldd	r25, Y+3	; 0x03
    3d06:	14 96       	adiw	r26, 0x04	; 4
    3d08:	ad 90       	ld	r10, X+
    3d0a:	bd 90       	ld	r11, X+
    3d0c:	cd 90       	ld	r12, X+
    3d0e:	dc 90       	ld	r13, X
    3d10:	17 97       	sbiw	r26, 0x07	; 7
    3d12:	ec 80       	ldd	r14, Y+4	; 0x04
    3d14:	fd 80       	ldd	r15, Y+5	; 0x05
    3d16:	0e 81       	ldd	r16, Y+6	; 0x06
    3d18:	1f 81       	ldd	r17, Y+7	; 0x07
    3d1a:	91 01       	movw	r18, r2
    3d1c:	28 1b       	sub	r18, r24
    3d1e:	39 0b       	sbc	r19, r25
    3d20:	b9 01       	movw	r22, r18
    3d22:	37 ff       	sbrs	r19, 7
    3d24:	04 c0       	rjmp	.+8      	; 0x3d2e <_fpadd_parts+0xb2>
    3d26:	66 27       	eor	r22, r22
    3d28:	77 27       	eor	r23, r23
    3d2a:	62 1b       	sub	r22, r18
    3d2c:	73 0b       	sbc	r23, r19
    3d2e:	60 32       	cpi	r22, 0x20	; 32
    3d30:	71 05       	cpc	r23, r1
    3d32:	0c f0       	brlt	.+2      	; 0x3d36 <_fpadd_parts+0xba>
    3d34:	61 c0       	rjmp	.+194    	; 0x3df8 <_fpadd_parts+0x17c>
    3d36:	12 16       	cp	r1, r18
    3d38:	13 06       	cpc	r1, r19
    3d3a:	6c f5       	brge	.+90     	; 0x3d96 <_fpadd_parts+0x11a>
    3d3c:	37 01       	movw	r6, r14
    3d3e:	48 01       	movw	r8, r16
    3d40:	06 2e       	mov	r0, r22
    3d42:	04 c0       	rjmp	.+8      	; 0x3d4c <_fpadd_parts+0xd0>
    3d44:	96 94       	lsr	r9
    3d46:	87 94       	ror	r8
    3d48:	77 94       	ror	r7
    3d4a:	67 94       	ror	r6
    3d4c:	0a 94       	dec	r0
    3d4e:	d2 f7       	brpl	.-12     	; 0x3d44 <_fpadd_parts+0xc8>
    3d50:	21 e0       	ldi	r18, 0x01	; 1
    3d52:	30 e0       	ldi	r19, 0x00	; 0
    3d54:	40 e0       	ldi	r20, 0x00	; 0
    3d56:	50 e0       	ldi	r21, 0x00	; 0
    3d58:	04 c0       	rjmp	.+8      	; 0x3d62 <_fpadd_parts+0xe6>
    3d5a:	22 0f       	add	r18, r18
    3d5c:	33 1f       	adc	r19, r19
    3d5e:	44 1f       	adc	r20, r20
    3d60:	55 1f       	adc	r21, r21
    3d62:	6a 95       	dec	r22
    3d64:	d2 f7       	brpl	.-12     	; 0x3d5a <_fpadd_parts+0xde>
    3d66:	21 50       	subi	r18, 0x01	; 1
    3d68:	30 40       	sbci	r19, 0x00	; 0
    3d6a:	40 40       	sbci	r20, 0x00	; 0
    3d6c:	50 40       	sbci	r21, 0x00	; 0
    3d6e:	2e 21       	and	r18, r14
    3d70:	3f 21       	and	r19, r15
    3d72:	40 23       	and	r20, r16
    3d74:	51 23       	and	r21, r17
    3d76:	21 15       	cp	r18, r1
    3d78:	31 05       	cpc	r19, r1
    3d7a:	41 05       	cpc	r20, r1
    3d7c:	51 05       	cpc	r21, r1
    3d7e:	21 f0       	breq	.+8      	; 0x3d88 <_fpadd_parts+0x10c>
    3d80:	21 e0       	ldi	r18, 0x01	; 1
    3d82:	30 e0       	ldi	r19, 0x00	; 0
    3d84:	40 e0       	ldi	r20, 0x00	; 0
    3d86:	50 e0       	ldi	r21, 0x00	; 0
    3d88:	79 01       	movw	r14, r18
    3d8a:	8a 01       	movw	r16, r20
    3d8c:	e6 28       	or	r14, r6
    3d8e:	f7 28       	or	r15, r7
    3d90:	08 29       	or	r16, r8
    3d92:	19 29       	or	r17, r9
    3d94:	3c c0       	rjmp	.+120    	; 0x3e0e <_fpadd_parts+0x192>
    3d96:	23 2b       	or	r18, r19
    3d98:	d1 f1       	breq	.+116    	; 0x3e0e <_fpadd_parts+0x192>
    3d9a:	26 0e       	add	r2, r22
    3d9c:	37 1e       	adc	r3, r23
    3d9e:	35 01       	movw	r6, r10
    3da0:	46 01       	movw	r8, r12
    3da2:	06 2e       	mov	r0, r22
    3da4:	04 c0       	rjmp	.+8      	; 0x3dae <_fpadd_parts+0x132>
    3da6:	96 94       	lsr	r9
    3da8:	87 94       	ror	r8
    3daa:	77 94       	ror	r7
    3dac:	67 94       	ror	r6
    3dae:	0a 94       	dec	r0
    3db0:	d2 f7       	brpl	.-12     	; 0x3da6 <_fpadd_parts+0x12a>
    3db2:	21 e0       	ldi	r18, 0x01	; 1
    3db4:	30 e0       	ldi	r19, 0x00	; 0
    3db6:	40 e0       	ldi	r20, 0x00	; 0
    3db8:	50 e0       	ldi	r21, 0x00	; 0
    3dba:	04 c0       	rjmp	.+8      	; 0x3dc4 <_fpadd_parts+0x148>
    3dbc:	22 0f       	add	r18, r18
    3dbe:	33 1f       	adc	r19, r19
    3dc0:	44 1f       	adc	r20, r20
    3dc2:	55 1f       	adc	r21, r21
    3dc4:	6a 95       	dec	r22
    3dc6:	d2 f7       	brpl	.-12     	; 0x3dbc <_fpadd_parts+0x140>
    3dc8:	21 50       	subi	r18, 0x01	; 1
    3dca:	30 40       	sbci	r19, 0x00	; 0
    3dcc:	40 40       	sbci	r20, 0x00	; 0
    3dce:	50 40       	sbci	r21, 0x00	; 0
    3dd0:	2a 21       	and	r18, r10
    3dd2:	3b 21       	and	r19, r11
    3dd4:	4c 21       	and	r20, r12
    3dd6:	5d 21       	and	r21, r13
    3dd8:	21 15       	cp	r18, r1
    3dda:	31 05       	cpc	r19, r1
    3ddc:	41 05       	cpc	r20, r1
    3dde:	51 05       	cpc	r21, r1
    3de0:	21 f0       	breq	.+8      	; 0x3dea <_fpadd_parts+0x16e>
    3de2:	21 e0       	ldi	r18, 0x01	; 1
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	40 e0       	ldi	r20, 0x00	; 0
    3de8:	50 e0       	ldi	r21, 0x00	; 0
    3dea:	59 01       	movw	r10, r18
    3dec:	6a 01       	movw	r12, r20
    3dee:	a6 28       	or	r10, r6
    3df0:	b7 28       	or	r11, r7
    3df2:	c8 28       	or	r12, r8
    3df4:	d9 28       	or	r13, r9
    3df6:	0b c0       	rjmp	.+22     	; 0x3e0e <_fpadd_parts+0x192>
    3df8:	82 15       	cp	r24, r2
    3dfa:	93 05       	cpc	r25, r3
    3dfc:	2c f0       	brlt	.+10     	; 0x3e08 <_fpadd_parts+0x18c>
    3dfe:	1c 01       	movw	r2, r24
    3e00:	aa 24       	eor	r10, r10
    3e02:	bb 24       	eor	r11, r11
    3e04:	65 01       	movw	r12, r10
    3e06:	03 c0       	rjmp	.+6      	; 0x3e0e <_fpadd_parts+0x192>
    3e08:	ee 24       	eor	r14, r14
    3e0a:	ff 24       	eor	r15, r15
    3e0c:	87 01       	movw	r16, r14
    3e0e:	11 96       	adiw	r26, 0x01	; 1
    3e10:	9c 91       	ld	r25, X
    3e12:	d2 01       	movw	r26, r4
    3e14:	11 96       	adiw	r26, 0x01	; 1
    3e16:	8c 91       	ld	r24, X
    3e18:	98 17       	cp	r25, r24
    3e1a:	09 f4       	brne	.+2      	; 0x3e1e <_fpadd_parts+0x1a2>
    3e1c:	45 c0       	rjmp	.+138    	; 0x3ea8 <_fpadd_parts+0x22c>
    3e1e:	99 23       	and	r25, r25
    3e20:	39 f0       	breq	.+14     	; 0x3e30 <_fpadd_parts+0x1b4>
    3e22:	a8 01       	movw	r20, r16
    3e24:	97 01       	movw	r18, r14
    3e26:	2a 19       	sub	r18, r10
    3e28:	3b 09       	sbc	r19, r11
    3e2a:	4c 09       	sbc	r20, r12
    3e2c:	5d 09       	sbc	r21, r13
    3e2e:	06 c0       	rjmp	.+12     	; 0x3e3c <_fpadd_parts+0x1c0>
    3e30:	a6 01       	movw	r20, r12
    3e32:	95 01       	movw	r18, r10
    3e34:	2e 19       	sub	r18, r14
    3e36:	3f 09       	sbc	r19, r15
    3e38:	40 0b       	sbc	r20, r16
    3e3a:	51 0b       	sbc	r21, r17
    3e3c:	57 fd       	sbrc	r21, 7
    3e3e:	08 c0       	rjmp	.+16     	; 0x3e50 <_fpadd_parts+0x1d4>
    3e40:	11 82       	std	Z+1, r1	; 0x01
    3e42:	33 82       	std	Z+3, r3	; 0x03
    3e44:	22 82       	std	Z+2, r2	; 0x02
    3e46:	24 83       	std	Z+4, r18	; 0x04
    3e48:	35 83       	std	Z+5, r19	; 0x05
    3e4a:	46 83       	std	Z+6, r20	; 0x06
    3e4c:	57 83       	std	Z+7, r21	; 0x07
    3e4e:	1d c0       	rjmp	.+58     	; 0x3e8a <_fpadd_parts+0x20e>
    3e50:	81 e0       	ldi	r24, 0x01	; 1
    3e52:	81 83       	std	Z+1, r24	; 0x01
    3e54:	33 82       	std	Z+3, r3	; 0x03
    3e56:	22 82       	std	Z+2, r2	; 0x02
    3e58:	88 27       	eor	r24, r24
    3e5a:	99 27       	eor	r25, r25
    3e5c:	dc 01       	movw	r26, r24
    3e5e:	82 1b       	sub	r24, r18
    3e60:	93 0b       	sbc	r25, r19
    3e62:	a4 0b       	sbc	r26, r20
    3e64:	b5 0b       	sbc	r27, r21
    3e66:	84 83       	std	Z+4, r24	; 0x04
    3e68:	95 83       	std	Z+5, r25	; 0x05
    3e6a:	a6 83       	std	Z+6, r26	; 0x06
    3e6c:	b7 83       	std	Z+7, r27	; 0x07
    3e6e:	0d c0       	rjmp	.+26     	; 0x3e8a <_fpadd_parts+0x20e>
    3e70:	22 0f       	add	r18, r18
    3e72:	33 1f       	adc	r19, r19
    3e74:	44 1f       	adc	r20, r20
    3e76:	55 1f       	adc	r21, r21
    3e78:	24 83       	std	Z+4, r18	; 0x04
    3e7a:	35 83       	std	Z+5, r19	; 0x05
    3e7c:	46 83       	std	Z+6, r20	; 0x06
    3e7e:	57 83       	std	Z+7, r21	; 0x07
    3e80:	82 81       	ldd	r24, Z+2	; 0x02
    3e82:	93 81       	ldd	r25, Z+3	; 0x03
    3e84:	01 97       	sbiw	r24, 0x01	; 1
    3e86:	93 83       	std	Z+3, r25	; 0x03
    3e88:	82 83       	std	Z+2, r24	; 0x02
    3e8a:	24 81       	ldd	r18, Z+4	; 0x04
    3e8c:	35 81       	ldd	r19, Z+5	; 0x05
    3e8e:	46 81       	ldd	r20, Z+6	; 0x06
    3e90:	57 81       	ldd	r21, Z+7	; 0x07
    3e92:	da 01       	movw	r26, r20
    3e94:	c9 01       	movw	r24, r18
    3e96:	01 97       	sbiw	r24, 0x01	; 1
    3e98:	a1 09       	sbc	r26, r1
    3e9a:	b1 09       	sbc	r27, r1
    3e9c:	8f 5f       	subi	r24, 0xFF	; 255
    3e9e:	9f 4f       	sbci	r25, 0xFF	; 255
    3ea0:	af 4f       	sbci	r26, 0xFF	; 255
    3ea2:	bf 43       	sbci	r27, 0x3F	; 63
    3ea4:	28 f3       	brcs	.-54     	; 0x3e70 <_fpadd_parts+0x1f4>
    3ea6:	0b c0       	rjmp	.+22     	; 0x3ebe <_fpadd_parts+0x242>
    3ea8:	91 83       	std	Z+1, r25	; 0x01
    3eaa:	33 82       	std	Z+3, r3	; 0x03
    3eac:	22 82       	std	Z+2, r2	; 0x02
    3eae:	ea 0c       	add	r14, r10
    3eb0:	fb 1c       	adc	r15, r11
    3eb2:	0c 1d       	adc	r16, r12
    3eb4:	1d 1d       	adc	r17, r13
    3eb6:	e4 82       	std	Z+4, r14	; 0x04
    3eb8:	f5 82       	std	Z+5, r15	; 0x05
    3eba:	06 83       	std	Z+6, r16	; 0x06
    3ebc:	17 83       	std	Z+7, r17	; 0x07
    3ebe:	83 e0       	ldi	r24, 0x03	; 3
    3ec0:	80 83       	st	Z, r24
    3ec2:	24 81       	ldd	r18, Z+4	; 0x04
    3ec4:	35 81       	ldd	r19, Z+5	; 0x05
    3ec6:	46 81       	ldd	r20, Z+6	; 0x06
    3ec8:	57 81       	ldd	r21, Z+7	; 0x07
    3eca:	57 ff       	sbrs	r21, 7
    3ecc:	1a c0       	rjmp	.+52     	; 0x3f02 <_fpadd_parts+0x286>
    3ece:	c9 01       	movw	r24, r18
    3ed0:	aa 27       	eor	r26, r26
    3ed2:	97 fd       	sbrc	r25, 7
    3ed4:	a0 95       	com	r26
    3ed6:	ba 2f       	mov	r27, r26
    3ed8:	81 70       	andi	r24, 0x01	; 1
    3eda:	90 70       	andi	r25, 0x00	; 0
    3edc:	a0 70       	andi	r26, 0x00	; 0
    3ede:	b0 70       	andi	r27, 0x00	; 0
    3ee0:	56 95       	lsr	r21
    3ee2:	47 95       	ror	r20
    3ee4:	37 95       	ror	r19
    3ee6:	27 95       	ror	r18
    3ee8:	82 2b       	or	r24, r18
    3eea:	93 2b       	or	r25, r19
    3eec:	a4 2b       	or	r26, r20
    3eee:	b5 2b       	or	r27, r21
    3ef0:	84 83       	std	Z+4, r24	; 0x04
    3ef2:	95 83       	std	Z+5, r25	; 0x05
    3ef4:	a6 83       	std	Z+6, r26	; 0x06
    3ef6:	b7 83       	std	Z+7, r27	; 0x07
    3ef8:	82 81       	ldd	r24, Z+2	; 0x02
    3efa:	93 81       	ldd	r25, Z+3	; 0x03
    3efc:	01 96       	adiw	r24, 0x01	; 1
    3efe:	93 83       	std	Z+3, r25	; 0x03
    3f00:	82 83       	std	Z+2, r24	; 0x02
    3f02:	df 01       	movw	r26, r30
    3f04:	01 c0       	rjmp	.+2      	; 0x3f08 <_fpadd_parts+0x28c>
    3f06:	d2 01       	movw	r26, r4
    3f08:	cd 01       	movw	r24, r26
    3f0a:	cd b7       	in	r28, 0x3d	; 61
    3f0c:	de b7       	in	r29, 0x3e	; 62
    3f0e:	e2 e1       	ldi	r30, 0x12	; 18
    3f10:	0c 94 87 32 	jmp	0x650e	; 0x650e <__epilogue_restores__>

00003f14 <__subsf3>:
    3f14:	a0 e2       	ldi	r26, 0x20	; 32
    3f16:	b0 e0       	ldi	r27, 0x00	; 0
    3f18:	e0 e9       	ldi	r30, 0x90	; 144
    3f1a:	ff e1       	ldi	r31, 0x1F	; 31
    3f1c:	0c 94 77 32 	jmp	0x64ee	; 0x64ee <__prologue_saves__+0x18>
    3f20:	69 83       	std	Y+1, r22	; 0x01
    3f22:	7a 83       	std	Y+2, r23	; 0x02
    3f24:	8b 83       	std	Y+3, r24	; 0x03
    3f26:	9c 83       	std	Y+4, r25	; 0x04
    3f28:	2d 83       	std	Y+5, r18	; 0x05
    3f2a:	3e 83       	std	Y+6, r19	; 0x06
    3f2c:	4f 83       	std	Y+7, r20	; 0x07
    3f2e:	58 87       	std	Y+8, r21	; 0x08
    3f30:	e9 e0       	ldi	r30, 0x09	; 9
    3f32:	ee 2e       	mov	r14, r30
    3f34:	f1 2c       	mov	r15, r1
    3f36:	ec 0e       	add	r14, r28
    3f38:	fd 1e       	adc	r15, r29
    3f3a:	ce 01       	movw	r24, r28
    3f3c:	01 96       	adiw	r24, 0x01	; 1
    3f3e:	b7 01       	movw	r22, r14
    3f40:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    3f44:	8e 01       	movw	r16, r28
    3f46:	0f 5e       	subi	r16, 0xEF	; 239
    3f48:	1f 4f       	sbci	r17, 0xFF	; 255
    3f4a:	ce 01       	movw	r24, r28
    3f4c:	05 96       	adiw	r24, 0x05	; 5
    3f4e:	b8 01       	movw	r22, r16
    3f50:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    3f54:	8a 89       	ldd	r24, Y+18	; 0x12
    3f56:	91 e0       	ldi	r25, 0x01	; 1
    3f58:	89 27       	eor	r24, r25
    3f5a:	8a 8b       	std	Y+18, r24	; 0x12
    3f5c:	c7 01       	movw	r24, r14
    3f5e:	b8 01       	movw	r22, r16
    3f60:	ae 01       	movw	r20, r28
    3f62:	47 5e       	subi	r20, 0xE7	; 231
    3f64:	5f 4f       	sbci	r21, 0xFF	; 255
    3f66:	0e 94 3e 1e 	call	0x3c7c	; 0x3c7c <_fpadd_parts>
    3f6a:	0e 94 2e 22 	call	0x445c	; 0x445c <__pack_f>
    3f6e:	a0 96       	adiw	r28, 0x20	; 32
    3f70:	e6 e0       	ldi	r30, 0x06	; 6
    3f72:	0c 94 93 32 	jmp	0x6526	; 0x6526 <__epilogue_restores__+0x18>

00003f76 <__addsf3>:
    3f76:	a0 e2       	ldi	r26, 0x20	; 32
    3f78:	b0 e0       	ldi	r27, 0x00	; 0
    3f7a:	e1 ec       	ldi	r30, 0xC1	; 193
    3f7c:	ff e1       	ldi	r31, 0x1F	; 31
    3f7e:	0c 94 77 32 	jmp	0x64ee	; 0x64ee <__prologue_saves__+0x18>
    3f82:	69 83       	std	Y+1, r22	; 0x01
    3f84:	7a 83       	std	Y+2, r23	; 0x02
    3f86:	8b 83       	std	Y+3, r24	; 0x03
    3f88:	9c 83       	std	Y+4, r25	; 0x04
    3f8a:	2d 83       	std	Y+5, r18	; 0x05
    3f8c:	3e 83       	std	Y+6, r19	; 0x06
    3f8e:	4f 83       	std	Y+7, r20	; 0x07
    3f90:	58 87       	std	Y+8, r21	; 0x08
    3f92:	f9 e0       	ldi	r31, 0x09	; 9
    3f94:	ef 2e       	mov	r14, r31
    3f96:	f1 2c       	mov	r15, r1
    3f98:	ec 0e       	add	r14, r28
    3f9a:	fd 1e       	adc	r15, r29
    3f9c:	ce 01       	movw	r24, r28
    3f9e:	01 96       	adiw	r24, 0x01	; 1
    3fa0:	b7 01       	movw	r22, r14
    3fa2:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    3fa6:	8e 01       	movw	r16, r28
    3fa8:	0f 5e       	subi	r16, 0xEF	; 239
    3faa:	1f 4f       	sbci	r17, 0xFF	; 255
    3fac:	ce 01       	movw	r24, r28
    3fae:	05 96       	adiw	r24, 0x05	; 5
    3fb0:	b8 01       	movw	r22, r16
    3fb2:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    3fb6:	c7 01       	movw	r24, r14
    3fb8:	b8 01       	movw	r22, r16
    3fba:	ae 01       	movw	r20, r28
    3fbc:	47 5e       	subi	r20, 0xE7	; 231
    3fbe:	5f 4f       	sbci	r21, 0xFF	; 255
    3fc0:	0e 94 3e 1e 	call	0x3c7c	; 0x3c7c <_fpadd_parts>
    3fc4:	0e 94 2e 22 	call	0x445c	; 0x445c <__pack_f>
    3fc8:	a0 96       	adiw	r28, 0x20	; 32
    3fca:	e6 e0       	ldi	r30, 0x06	; 6
    3fcc:	0c 94 93 32 	jmp	0x6526	; 0x6526 <__epilogue_restores__+0x18>

00003fd0 <__mulsf3>:
    3fd0:	a0 e2       	ldi	r26, 0x20	; 32
    3fd2:	b0 e0       	ldi	r27, 0x00	; 0
    3fd4:	ee ee       	ldi	r30, 0xEE	; 238
    3fd6:	ff e1       	ldi	r31, 0x1F	; 31
    3fd8:	0c 94 6b 32 	jmp	0x64d6	; 0x64d6 <__prologue_saves__>
    3fdc:	69 83       	std	Y+1, r22	; 0x01
    3fde:	7a 83       	std	Y+2, r23	; 0x02
    3fe0:	8b 83       	std	Y+3, r24	; 0x03
    3fe2:	9c 83       	std	Y+4, r25	; 0x04
    3fe4:	2d 83       	std	Y+5, r18	; 0x05
    3fe6:	3e 83       	std	Y+6, r19	; 0x06
    3fe8:	4f 83       	std	Y+7, r20	; 0x07
    3fea:	58 87       	std	Y+8, r21	; 0x08
    3fec:	ce 01       	movw	r24, r28
    3fee:	01 96       	adiw	r24, 0x01	; 1
    3ff0:	be 01       	movw	r22, r28
    3ff2:	67 5f       	subi	r22, 0xF7	; 247
    3ff4:	7f 4f       	sbci	r23, 0xFF	; 255
    3ff6:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    3ffa:	ce 01       	movw	r24, r28
    3ffc:	05 96       	adiw	r24, 0x05	; 5
    3ffe:	be 01       	movw	r22, r28
    4000:	6f 5e       	subi	r22, 0xEF	; 239
    4002:	7f 4f       	sbci	r23, 0xFF	; 255
    4004:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    4008:	99 85       	ldd	r25, Y+9	; 0x09
    400a:	92 30       	cpi	r25, 0x02	; 2
    400c:	88 f0       	brcs	.+34     	; 0x4030 <__mulsf3+0x60>
    400e:	89 89       	ldd	r24, Y+17	; 0x11
    4010:	82 30       	cpi	r24, 0x02	; 2
    4012:	c8 f0       	brcs	.+50     	; 0x4046 <__mulsf3+0x76>
    4014:	94 30       	cpi	r25, 0x04	; 4
    4016:	19 f4       	brne	.+6      	; 0x401e <__mulsf3+0x4e>
    4018:	82 30       	cpi	r24, 0x02	; 2
    401a:	51 f4       	brne	.+20     	; 0x4030 <__mulsf3+0x60>
    401c:	04 c0       	rjmp	.+8      	; 0x4026 <__mulsf3+0x56>
    401e:	84 30       	cpi	r24, 0x04	; 4
    4020:	29 f4       	brne	.+10     	; 0x402c <__mulsf3+0x5c>
    4022:	92 30       	cpi	r25, 0x02	; 2
    4024:	81 f4       	brne	.+32     	; 0x4046 <__mulsf3+0x76>
    4026:	89 ef       	ldi	r24, 0xF9	; 249
    4028:	90 e0       	ldi	r25, 0x00	; 0
    402a:	c6 c0       	rjmp	.+396    	; 0x41b8 <__mulsf3+0x1e8>
    402c:	92 30       	cpi	r25, 0x02	; 2
    402e:	49 f4       	brne	.+18     	; 0x4042 <__mulsf3+0x72>
    4030:	20 e0       	ldi	r18, 0x00	; 0
    4032:	9a 85       	ldd	r25, Y+10	; 0x0a
    4034:	8a 89       	ldd	r24, Y+18	; 0x12
    4036:	98 13       	cpse	r25, r24
    4038:	21 e0       	ldi	r18, 0x01	; 1
    403a:	2a 87       	std	Y+10, r18	; 0x0a
    403c:	ce 01       	movw	r24, r28
    403e:	09 96       	adiw	r24, 0x09	; 9
    4040:	bb c0       	rjmp	.+374    	; 0x41b8 <__mulsf3+0x1e8>
    4042:	82 30       	cpi	r24, 0x02	; 2
    4044:	49 f4       	brne	.+18     	; 0x4058 <__mulsf3+0x88>
    4046:	20 e0       	ldi	r18, 0x00	; 0
    4048:	9a 85       	ldd	r25, Y+10	; 0x0a
    404a:	8a 89       	ldd	r24, Y+18	; 0x12
    404c:	98 13       	cpse	r25, r24
    404e:	21 e0       	ldi	r18, 0x01	; 1
    4050:	2a 8b       	std	Y+18, r18	; 0x12
    4052:	ce 01       	movw	r24, r28
    4054:	41 96       	adiw	r24, 0x11	; 17
    4056:	b0 c0       	rjmp	.+352    	; 0x41b8 <__mulsf3+0x1e8>
    4058:	2d 84       	ldd	r2, Y+13	; 0x0d
    405a:	3e 84       	ldd	r3, Y+14	; 0x0e
    405c:	4f 84       	ldd	r4, Y+15	; 0x0f
    405e:	58 88       	ldd	r5, Y+16	; 0x10
    4060:	6d 88       	ldd	r6, Y+21	; 0x15
    4062:	7e 88       	ldd	r7, Y+22	; 0x16
    4064:	8f 88       	ldd	r8, Y+23	; 0x17
    4066:	98 8c       	ldd	r9, Y+24	; 0x18
    4068:	ee 24       	eor	r14, r14
    406a:	ff 24       	eor	r15, r15
    406c:	87 01       	movw	r16, r14
    406e:	aa 24       	eor	r10, r10
    4070:	bb 24       	eor	r11, r11
    4072:	65 01       	movw	r12, r10
    4074:	40 e0       	ldi	r20, 0x00	; 0
    4076:	50 e0       	ldi	r21, 0x00	; 0
    4078:	60 e0       	ldi	r22, 0x00	; 0
    407a:	70 e0       	ldi	r23, 0x00	; 0
    407c:	e0 e0       	ldi	r30, 0x00	; 0
    407e:	f0 e0       	ldi	r31, 0x00	; 0
    4080:	c1 01       	movw	r24, r2
    4082:	81 70       	andi	r24, 0x01	; 1
    4084:	90 70       	andi	r25, 0x00	; 0
    4086:	89 2b       	or	r24, r25
    4088:	e9 f0       	breq	.+58     	; 0x40c4 <__mulsf3+0xf4>
    408a:	e6 0c       	add	r14, r6
    408c:	f7 1c       	adc	r15, r7
    408e:	08 1d       	adc	r16, r8
    4090:	19 1d       	adc	r17, r9
    4092:	9a 01       	movw	r18, r20
    4094:	ab 01       	movw	r20, r22
    4096:	2a 0d       	add	r18, r10
    4098:	3b 1d       	adc	r19, r11
    409a:	4c 1d       	adc	r20, r12
    409c:	5d 1d       	adc	r21, r13
    409e:	80 e0       	ldi	r24, 0x00	; 0
    40a0:	90 e0       	ldi	r25, 0x00	; 0
    40a2:	a0 e0       	ldi	r26, 0x00	; 0
    40a4:	b0 e0       	ldi	r27, 0x00	; 0
    40a6:	e6 14       	cp	r14, r6
    40a8:	f7 04       	cpc	r15, r7
    40aa:	08 05       	cpc	r16, r8
    40ac:	19 05       	cpc	r17, r9
    40ae:	20 f4       	brcc	.+8      	; 0x40b8 <__mulsf3+0xe8>
    40b0:	81 e0       	ldi	r24, 0x01	; 1
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	a0 e0       	ldi	r26, 0x00	; 0
    40b6:	b0 e0       	ldi	r27, 0x00	; 0
    40b8:	ba 01       	movw	r22, r20
    40ba:	a9 01       	movw	r20, r18
    40bc:	48 0f       	add	r20, r24
    40be:	59 1f       	adc	r21, r25
    40c0:	6a 1f       	adc	r22, r26
    40c2:	7b 1f       	adc	r23, r27
    40c4:	aa 0c       	add	r10, r10
    40c6:	bb 1c       	adc	r11, r11
    40c8:	cc 1c       	adc	r12, r12
    40ca:	dd 1c       	adc	r13, r13
    40cc:	97 fe       	sbrs	r9, 7
    40ce:	08 c0       	rjmp	.+16     	; 0x40e0 <__mulsf3+0x110>
    40d0:	81 e0       	ldi	r24, 0x01	; 1
    40d2:	90 e0       	ldi	r25, 0x00	; 0
    40d4:	a0 e0       	ldi	r26, 0x00	; 0
    40d6:	b0 e0       	ldi	r27, 0x00	; 0
    40d8:	a8 2a       	or	r10, r24
    40da:	b9 2a       	or	r11, r25
    40dc:	ca 2a       	or	r12, r26
    40de:	db 2a       	or	r13, r27
    40e0:	31 96       	adiw	r30, 0x01	; 1
    40e2:	e0 32       	cpi	r30, 0x20	; 32
    40e4:	f1 05       	cpc	r31, r1
    40e6:	49 f0       	breq	.+18     	; 0x40fa <__mulsf3+0x12a>
    40e8:	66 0c       	add	r6, r6
    40ea:	77 1c       	adc	r7, r7
    40ec:	88 1c       	adc	r8, r8
    40ee:	99 1c       	adc	r9, r9
    40f0:	56 94       	lsr	r5
    40f2:	47 94       	ror	r4
    40f4:	37 94       	ror	r3
    40f6:	27 94       	ror	r2
    40f8:	c3 cf       	rjmp	.-122    	; 0x4080 <__mulsf3+0xb0>
    40fa:	fa 85       	ldd	r31, Y+10	; 0x0a
    40fc:	ea 89       	ldd	r30, Y+18	; 0x12
    40fe:	2b 89       	ldd	r18, Y+19	; 0x13
    4100:	3c 89       	ldd	r19, Y+20	; 0x14
    4102:	8b 85       	ldd	r24, Y+11	; 0x0b
    4104:	9c 85       	ldd	r25, Y+12	; 0x0c
    4106:	28 0f       	add	r18, r24
    4108:	39 1f       	adc	r19, r25
    410a:	2e 5f       	subi	r18, 0xFE	; 254
    410c:	3f 4f       	sbci	r19, 0xFF	; 255
    410e:	17 c0       	rjmp	.+46     	; 0x413e <__mulsf3+0x16e>
    4110:	ca 01       	movw	r24, r20
    4112:	81 70       	andi	r24, 0x01	; 1
    4114:	90 70       	andi	r25, 0x00	; 0
    4116:	89 2b       	or	r24, r25
    4118:	61 f0       	breq	.+24     	; 0x4132 <__mulsf3+0x162>
    411a:	16 95       	lsr	r17
    411c:	07 95       	ror	r16
    411e:	f7 94       	ror	r15
    4120:	e7 94       	ror	r14
    4122:	80 e0       	ldi	r24, 0x00	; 0
    4124:	90 e0       	ldi	r25, 0x00	; 0
    4126:	a0 e0       	ldi	r26, 0x00	; 0
    4128:	b0 e8       	ldi	r27, 0x80	; 128
    412a:	e8 2a       	or	r14, r24
    412c:	f9 2a       	or	r15, r25
    412e:	0a 2b       	or	r16, r26
    4130:	1b 2b       	or	r17, r27
    4132:	76 95       	lsr	r23
    4134:	67 95       	ror	r22
    4136:	57 95       	ror	r21
    4138:	47 95       	ror	r20
    413a:	2f 5f       	subi	r18, 0xFF	; 255
    413c:	3f 4f       	sbci	r19, 0xFF	; 255
    413e:	77 fd       	sbrc	r23, 7
    4140:	e7 cf       	rjmp	.-50     	; 0x4110 <__mulsf3+0x140>
    4142:	0c c0       	rjmp	.+24     	; 0x415c <__mulsf3+0x18c>
    4144:	44 0f       	add	r20, r20
    4146:	55 1f       	adc	r21, r21
    4148:	66 1f       	adc	r22, r22
    414a:	77 1f       	adc	r23, r23
    414c:	17 fd       	sbrc	r17, 7
    414e:	41 60       	ori	r20, 0x01	; 1
    4150:	ee 0c       	add	r14, r14
    4152:	ff 1c       	adc	r15, r15
    4154:	00 1f       	adc	r16, r16
    4156:	11 1f       	adc	r17, r17
    4158:	21 50       	subi	r18, 0x01	; 1
    415a:	30 40       	sbci	r19, 0x00	; 0
    415c:	40 30       	cpi	r20, 0x00	; 0
    415e:	90 e0       	ldi	r25, 0x00	; 0
    4160:	59 07       	cpc	r21, r25
    4162:	90 e0       	ldi	r25, 0x00	; 0
    4164:	69 07       	cpc	r22, r25
    4166:	90 e4       	ldi	r25, 0x40	; 64
    4168:	79 07       	cpc	r23, r25
    416a:	60 f3       	brcs	.-40     	; 0x4144 <__mulsf3+0x174>
    416c:	2b 8f       	std	Y+27, r18	; 0x1b
    416e:	3c 8f       	std	Y+28, r19	; 0x1c
    4170:	db 01       	movw	r26, r22
    4172:	ca 01       	movw	r24, r20
    4174:	8f 77       	andi	r24, 0x7F	; 127
    4176:	90 70       	andi	r25, 0x00	; 0
    4178:	a0 70       	andi	r26, 0x00	; 0
    417a:	b0 70       	andi	r27, 0x00	; 0
    417c:	80 34       	cpi	r24, 0x40	; 64
    417e:	91 05       	cpc	r25, r1
    4180:	a1 05       	cpc	r26, r1
    4182:	b1 05       	cpc	r27, r1
    4184:	61 f4       	brne	.+24     	; 0x419e <__mulsf3+0x1ce>
    4186:	47 fd       	sbrc	r20, 7
    4188:	0a c0       	rjmp	.+20     	; 0x419e <__mulsf3+0x1ce>
    418a:	e1 14       	cp	r14, r1
    418c:	f1 04       	cpc	r15, r1
    418e:	01 05       	cpc	r16, r1
    4190:	11 05       	cpc	r17, r1
    4192:	29 f0       	breq	.+10     	; 0x419e <__mulsf3+0x1ce>
    4194:	40 5c       	subi	r20, 0xC0	; 192
    4196:	5f 4f       	sbci	r21, 0xFF	; 255
    4198:	6f 4f       	sbci	r22, 0xFF	; 255
    419a:	7f 4f       	sbci	r23, 0xFF	; 255
    419c:	40 78       	andi	r20, 0x80	; 128
    419e:	1a 8e       	std	Y+26, r1	; 0x1a
    41a0:	fe 17       	cp	r31, r30
    41a2:	11 f0       	breq	.+4      	; 0x41a8 <__mulsf3+0x1d8>
    41a4:	81 e0       	ldi	r24, 0x01	; 1
    41a6:	8a 8f       	std	Y+26, r24	; 0x1a
    41a8:	4d 8f       	std	Y+29, r20	; 0x1d
    41aa:	5e 8f       	std	Y+30, r21	; 0x1e
    41ac:	6f 8f       	std	Y+31, r22	; 0x1f
    41ae:	78 a3       	std	Y+32, r23	; 0x20
    41b0:	83 e0       	ldi	r24, 0x03	; 3
    41b2:	89 8f       	std	Y+25, r24	; 0x19
    41b4:	ce 01       	movw	r24, r28
    41b6:	49 96       	adiw	r24, 0x19	; 25
    41b8:	0e 94 2e 22 	call	0x445c	; 0x445c <__pack_f>
    41bc:	a0 96       	adiw	r28, 0x20	; 32
    41be:	e2 e1       	ldi	r30, 0x12	; 18
    41c0:	0c 94 87 32 	jmp	0x650e	; 0x650e <__epilogue_restores__>

000041c4 <__gesf2>:
    41c4:	a8 e1       	ldi	r26, 0x18	; 24
    41c6:	b0 e0       	ldi	r27, 0x00	; 0
    41c8:	e8 ee       	ldi	r30, 0xE8	; 232
    41ca:	f0 e2       	ldi	r31, 0x20	; 32
    41cc:	0c 94 77 32 	jmp	0x64ee	; 0x64ee <__prologue_saves__+0x18>
    41d0:	69 83       	std	Y+1, r22	; 0x01
    41d2:	7a 83       	std	Y+2, r23	; 0x02
    41d4:	8b 83       	std	Y+3, r24	; 0x03
    41d6:	9c 83       	std	Y+4, r25	; 0x04
    41d8:	2d 83       	std	Y+5, r18	; 0x05
    41da:	3e 83       	std	Y+6, r19	; 0x06
    41dc:	4f 83       	std	Y+7, r20	; 0x07
    41de:	58 87       	std	Y+8, r21	; 0x08
    41e0:	89 e0       	ldi	r24, 0x09	; 9
    41e2:	e8 2e       	mov	r14, r24
    41e4:	f1 2c       	mov	r15, r1
    41e6:	ec 0e       	add	r14, r28
    41e8:	fd 1e       	adc	r15, r29
    41ea:	ce 01       	movw	r24, r28
    41ec:	01 96       	adiw	r24, 0x01	; 1
    41ee:	b7 01       	movw	r22, r14
    41f0:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    41f4:	8e 01       	movw	r16, r28
    41f6:	0f 5e       	subi	r16, 0xEF	; 239
    41f8:	1f 4f       	sbci	r17, 0xFF	; 255
    41fa:	ce 01       	movw	r24, r28
    41fc:	05 96       	adiw	r24, 0x05	; 5
    41fe:	b8 01       	movw	r22, r16
    4200:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    4204:	89 85       	ldd	r24, Y+9	; 0x09
    4206:	82 30       	cpi	r24, 0x02	; 2
    4208:	40 f0       	brcs	.+16     	; 0x421a <__gesf2+0x56>
    420a:	89 89       	ldd	r24, Y+17	; 0x11
    420c:	82 30       	cpi	r24, 0x02	; 2
    420e:	28 f0       	brcs	.+10     	; 0x421a <__gesf2+0x56>
    4210:	c7 01       	movw	r24, r14
    4212:	b8 01       	movw	r22, r16
    4214:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <__fpcmp_parts_f>
    4218:	01 c0       	rjmp	.+2      	; 0x421c <__gesf2+0x58>
    421a:	8f ef       	ldi	r24, 0xFF	; 255
    421c:	68 96       	adiw	r28, 0x18	; 24
    421e:	e6 e0       	ldi	r30, 0x06	; 6
    4220:	0c 94 93 32 	jmp	0x6526	; 0x6526 <__epilogue_restores__+0x18>

00004224 <__fixsfsi>:
    4224:	ac e0       	ldi	r26, 0x0C	; 12
    4226:	b0 e0       	ldi	r27, 0x00	; 0
    4228:	e8 e1       	ldi	r30, 0x18	; 24
    422a:	f1 e2       	ldi	r31, 0x21	; 33
    422c:	0c 94 7b 32 	jmp	0x64f6	; 0x64f6 <__prologue_saves__+0x20>
    4230:	69 83       	std	Y+1, r22	; 0x01
    4232:	7a 83       	std	Y+2, r23	; 0x02
    4234:	8b 83       	std	Y+3, r24	; 0x03
    4236:	9c 83       	std	Y+4, r25	; 0x04
    4238:	ce 01       	movw	r24, r28
    423a:	01 96       	adiw	r24, 0x01	; 1
    423c:	be 01       	movw	r22, r28
    423e:	6b 5f       	subi	r22, 0xFB	; 251
    4240:	7f 4f       	sbci	r23, 0xFF	; 255
    4242:	0e 94 03 23 	call	0x4606	; 0x4606 <__unpack_f>
    4246:	8d 81       	ldd	r24, Y+5	; 0x05
    4248:	82 30       	cpi	r24, 0x02	; 2
    424a:	61 f1       	breq	.+88     	; 0x42a4 <__fixsfsi+0x80>
    424c:	82 30       	cpi	r24, 0x02	; 2
    424e:	50 f1       	brcs	.+84     	; 0x42a4 <__fixsfsi+0x80>
    4250:	84 30       	cpi	r24, 0x04	; 4
    4252:	21 f4       	brne	.+8      	; 0x425c <__fixsfsi+0x38>
    4254:	8e 81       	ldd	r24, Y+6	; 0x06
    4256:	88 23       	and	r24, r24
    4258:	51 f1       	breq	.+84     	; 0x42ae <__fixsfsi+0x8a>
    425a:	2e c0       	rjmp	.+92     	; 0x42b8 <__fixsfsi+0x94>
    425c:	2f 81       	ldd	r18, Y+7	; 0x07
    425e:	38 85       	ldd	r19, Y+8	; 0x08
    4260:	37 fd       	sbrc	r19, 7
    4262:	20 c0       	rjmp	.+64     	; 0x42a4 <__fixsfsi+0x80>
    4264:	6e 81       	ldd	r22, Y+6	; 0x06
    4266:	2f 31       	cpi	r18, 0x1F	; 31
    4268:	31 05       	cpc	r19, r1
    426a:	1c f0       	brlt	.+6      	; 0x4272 <__fixsfsi+0x4e>
    426c:	66 23       	and	r22, r22
    426e:	f9 f0       	breq	.+62     	; 0x42ae <__fixsfsi+0x8a>
    4270:	23 c0       	rjmp	.+70     	; 0x42b8 <__fixsfsi+0x94>
    4272:	8e e1       	ldi	r24, 0x1E	; 30
    4274:	90 e0       	ldi	r25, 0x00	; 0
    4276:	82 1b       	sub	r24, r18
    4278:	93 0b       	sbc	r25, r19
    427a:	29 85       	ldd	r18, Y+9	; 0x09
    427c:	3a 85       	ldd	r19, Y+10	; 0x0a
    427e:	4b 85       	ldd	r20, Y+11	; 0x0b
    4280:	5c 85       	ldd	r21, Y+12	; 0x0c
    4282:	04 c0       	rjmp	.+8      	; 0x428c <__fixsfsi+0x68>
    4284:	56 95       	lsr	r21
    4286:	47 95       	ror	r20
    4288:	37 95       	ror	r19
    428a:	27 95       	ror	r18
    428c:	8a 95       	dec	r24
    428e:	d2 f7       	brpl	.-12     	; 0x4284 <__fixsfsi+0x60>
    4290:	66 23       	and	r22, r22
    4292:	b1 f0       	breq	.+44     	; 0x42c0 <__fixsfsi+0x9c>
    4294:	50 95       	com	r21
    4296:	40 95       	com	r20
    4298:	30 95       	com	r19
    429a:	21 95       	neg	r18
    429c:	3f 4f       	sbci	r19, 0xFF	; 255
    429e:	4f 4f       	sbci	r20, 0xFF	; 255
    42a0:	5f 4f       	sbci	r21, 0xFF	; 255
    42a2:	0e c0       	rjmp	.+28     	; 0x42c0 <__fixsfsi+0x9c>
    42a4:	20 e0       	ldi	r18, 0x00	; 0
    42a6:	30 e0       	ldi	r19, 0x00	; 0
    42a8:	40 e0       	ldi	r20, 0x00	; 0
    42aa:	50 e0       	ldi	r21, 0x00	; 0
    42ac:	09 c0       	rjmp	.+18     	; 0x42c0 <__fixsfsi+0x9c>
    42ae:	2f ef       	ldi	r18, 0xFF	; 255
    42b0:	3f ef       	ldi	r19, 0xFF	; 255
    42b2:	4f ef       	ldi	r20, 0xFF	; 255
    42b4:	5f e7       	ldi	r21, 0x7F	; 127
    42b6:	04 c0       	rjmp	.+8      	; 0x42c0 <__fixsfsi+0x9c>
    42b8:	20 e0       	ldi	r18, 0x00	; 0
    42ba:	30 e0       	ldi	r19, 0x00	; 0
    42bc:	40 e0       	ldi	r20, 0x00	; 0
    42be:	50 e8       	ldi	r21, 0x80	; 128
    42c0:	b9 01       	movw	r22, r18
    42c2:	ca 01       	movw	r24, r20
    42c4:	2c 96       	adiw	r28, 0x0c	; 12
    42c6:	e2 e0       	ldi	r30, 0x02	; 2
    42c8:	0c 94 97 32 	jmp	0x652e	; 0x652e <__epilogue_restores__+0x20>

000042cc <__floatunsisf>:
    42cc:	a8 e0       	ldi	r26, 0x08	; 8
    42ce:	b0 e0       	ldi	r27, 0x00	; 0
    42d0:	ec e6       	ldi	r30, 0x6C	; 108
    42d2:	f1 e2       	ldi	r31, 0x21	; 33
    42d4:	0c 94 73 32 	jmp	0x64e6	; 0x64e6 <__prologue_saves__+0x10>
    42d8:	7b 01       	movw	r14, r22
    42da:	8c 01       	movw	r16, r24
    42dc:	61 15       	cp	r22, r1
    42de:	71 05       	cpc	r23, r1
    42e0:	81 05       	cpc	r24, r1
    42e2:	91 05       	cpc	r25, r1
    42e4:	19 f4       	brne	.+6      	; 0x42ec <__floatunsisf+0x20>
    42e6:	82 e0       	ldi	r24, 0x02	; 2
    42e8:	89 83       	std	Y+1, r24	; 0x01
    42ea:	60 c0       	rjmp	.+192    	; 0x43ac <__floatunsisf+0xe0>
    42ec:	83 e0       	ldi	r24, 0x03	; 3
    42ee:	89 83       	std	Y+1, r24	; 0x01
    42f0:	8e e1       	ldi	r24, 0x1E	; 30
    42f2:	c8 2e       	mov	r12, r24
    42f4:	d1 2c       	mov	r13, r1
    42f6:	dc 82       	std	Y+4, r13	; 0x04
    42f8:	cb 82       	std	Y+3, r12	; 0x03
    42fa:	ed 82       	std	Y+5, r14	; 0x05
    42fc:	fe 82       	std	Y+6, r15	; 0x06
    42fe:	0f 83       	std	Y+7, r16	; 0x07
    4300:	18 87       	std	Y+8, r17	; 0x08
    4302:	c8 01       	movw	r24, r16
    4304:	b7 01       	movw	r22, r14
    4306:	0e 94 df 21 	call	0x43be	; 0x43be <__clzsi2>
    430a:	fc 01       	movw	r30, r24
    430c:	31 97       	sbiw	r30, 0x01	; 1
    430e:	f7 ff       	sbrs	r31, 7
    4310:	3b c0       	rjmp	.+118    	; 0x4388 <__floatunsisf+0xbc>
    4312:	22 27       	eor	r18, r18
    4314:	33 27       	eor	r19, r19
    4316:	2e 1b       	sub	r18, r30
    4318:	3f 0b       	sbc	r19, r31
    431a:	57 01       	movw	r10, r14
    431c:	68 01       	movw	r12, r16
    431e:	02 2e       	mov	r0, r18
    4320:	04 c0       	rjmp	.+8      	; 0x432a <__floatunsisf+0x5e>
    4322:	d6 94       	lsr	r13
    4324:	c7 94       	ror	r12
    4326:	b7 94       	ror	r11
    4328:	a7 94       	ror	r10
    432a:	0a 94       	dec	r0
    432c:	d2 f7       	brpl	.-12     	; 0x4322 <__floatunsisf+0x56>
    432e:	40 e0       	ldi	r20, 0x00	; 0
    4330:	50 e0       	ldi	r21, 0x00	; 0
    4332:	60 e0       	ldi	r22, 0x00	; 0
    4334:	70 e0       	ldi	r23, 0x00	; 0
    4336:	81 e0       	ldi	r24, 0x01	; 1
    4338:	90 e0       	ldi	r25, 0x00	; 0
    433a:	a0 e0       	ldi	r26, 0x00	; 0
    433c:	b0 e0       	ldi	r27, 0x00	; 0
    433e:	04 c0       	rjmp	.+8      	; 0x4348 <__floatunsisf+0x7c>
    4340:	88 0f       	add	r24, r24
    4342:	99 1f       	adc	r25, r25
    4344:	aa 1f       	adc	r26, r26
    4346:	bb 1f       	adc	r27, r27
    4348:	2a 95       	dec	r18
    434a:	d2 f7       	brpl	.-12     	; 0x4340 <__floatunsisf+0x74>
    434c:	01 97       	sbiw	r24, 0x01	; 1
    434e:	a1 09       	sbc	r26, r1
    4350:	b1 09       	sbc	r27, r1
    4352:	8e 21       	and	r24, r14
    4354:	9f 21       	and	r25, r15
    4356:	a0 23       	and	r26, r16
    4358:	b1 23       	and	r27, r17
    435a:	00 97       	sbiw	r24, 0x00	; 0
    435c:	a1 05       	cpc	r26, r1
    435e:	b1 05       	cpc	r27, r1
    4360:	21 f0       	breq	.+8      	; 0x436a <__floatunsisf+0x9e>
    4362:	41 e0       	ldi	r20, 0x01	; 1
    4364:	50 e0       	ldi	r21, 0x00	; 0
    4366:	60 e0       	ldi	r22, 0x00	; 0
    4368:	70 e0       	ldi	r23, 0x00	; 0
    436a:	4a 29       	or	r20, r10
    436c:	5b 29       	or	r21, r11
    436e:	6c 29       	or	r22, r12
    4370:	7d 29       	or	r23, r13
    4372:	4d 83       	std	Y+5, r20	; 0x05
    4374:	5e 83       	std	Y+6, r21	; 0x06
    4376:	6f 83       	std	Y+7, r22	; 0x07
    4378:	78 87       	std	Y+8, r23	; 0x08
    437a:	8e e1       	ldi	r24, 0x1E	; 30
    437c:	90 e0       	ldi	r25, 0x00	; 0
    437e:	8e 1b       	sub	r24, r30
    4380:	9f 0b       	sbc	r25, r31
    4382:	9c 83       	std	Y+4, r25	; 0x04
    4384:	8b 83       	std	Y+3, r24	; 0x03
    4386:	12 c0       	rjmp	.+36     	; 0x43ac <__floatunsisf+0xe0>
    4388:	30 97       	sbiw	r30, 0x00	; 0
    438a:	81 f0       	breq	.+32     	; 0x43ac <__floatunsisf+0xe0>
    438c:	0e 2e       	mov	r0, r30
    438e:	04 c0       	rjmp	.+8      	; 0x4398 <__floatunsisf+0xcc>
    4390:	ee 0c       	add	r14, r14
    4392:	ff 1c       	adc	r15, r15
    4394:	00 1f       	adc	r16, r16
    4396:	11 1f       	adc	r17, r17
    4398:	0a 94       	dec	r0
    439a:	d2 f7       	brpl	.-12     	; 0x4390 <__floatunsisf+0xc4>
    439c:	ed 82       	std	Y+5, r14	; 0x05
    439e:	fe 82       	std	Y+6, r15	; 0x06
    43a0:	0f 83       	std	Y+7, r16	; 0x07
    43a2:	18 87       	std	Y+8, r17	; 0x08
    43a4:	ce 1a       	sub	r12, r30
    43a6:	df 0a       	sbc	r13, r31
    43a8:	dc 82       	std	Y+4, r13	; 0x04
    43aa:	cb 82       	std	Y+3, r12	; 0x03
    43ac:	1a 82       	std	Y+2, r1	; 0x02
    43ae:	ce 01       	movw	r24, r28
    43b0:	01 96       	adiw	r24, 0x01	; 1
    43b2:	0e 94 2e 22 	call	0x445c	; 0x445c <__pack_f>
    43b6:	28 96       	adiw	r28, 0x08	; 8
    43b8:	ea e0       	ldi	r30, 0x0A	; 10
    43ba:	0c 94 8f 32 	jmp	0x651e	; 0x651e <__epilogue_restores__+0x10>

000043be <__clzsi2>:
    43be:	ef 92       	push	r14
    43c0:	ff 92       	push	r15
    43c2:	0f 93       	push	r16
    43c4:	1f 93       	push	r17
    43c6:	7b 01       	movw	r14, r22
    43c8:	8c 01       	movw	r16, r24
    43ca:	80 e0       	ldi	r24, 0x00	; 0
    43cc:	e8 16       	cp	r14, r24
    43ce:	80 e0       	ldi	r24, 0x00	; 0
    43d0:	f8 06       	cpc	r15, r24
    43d2:	81 e0       	ldi	r24, 0x01	; 1
    43d4:	08 07       	cpc	r16, r24
    43d6:	80 e0       	ldi	r24, 0x00	; 0
    43d8:	18 07       	cpc	r17, r24
    43da:	88 f4       	brcc	.+34     	; 0x43fe <__clzsi2+0x40>
    43dc:	8f ef       	ldi	r24, 0xFF	; 255
    43de:	e8 16       	cp	r14, r24
    43e0:	f1 04       	cpc	r15, r1
    43e2:	01 05       	cpc	r16, r1
    43e4:	11 05       	cpc	r17, r1
    43e6:	31 f0       	breq	.+12     	; 0x43f4 <__clzsi2+0x36>
    43e8:	28 f0       	brcs	.+10     	; 0x43f4 <__clzsi2+0x36>
    43ea:	88 e0       	ldi	r24, 0x08	; 8
    43ec:	90 e0       	ldi	r25, 0x00	; 0
    43ee:	a0 e0       	ldi	r26, 0x00	; 0
    43f0:	b0 e0       	ldi	r27, 0x00	; 0
    43f2:	17 c0       	rjmp	.+46     	; 0x4422 <__clzsi2+0x64>
    43f4:	80 e0       	ldi	r24, 0x00	; 0
    43f6:	90 e0       	ldi	r25, 0x00	; 0
    43f8:	a0 e0       	ldi	r26, 0x00	; 0
    43fa:	b0 e0       	ldi	r27, 0x00	; 0
    43fc:	12 c0       	rjmp	.+36     	; 0x4422 <__clzsi2+0x64>
    43fe:	80 e0       	ldi	r24, 0x00	; 0
    4400:	e8 16       	cp	r14, r24
    4402:	80 e0       	ldi	r24, 0x00	; 0
    4404:	f8 06       	cpc	r15, r24
    4406:	80 e0       	ldi	r24, 0x00	; 0
    4408:	08 07       	cpc	r16, r24
    440a:	81 e0       	ldi	r24, 0x01	; 1
    440c:	18 07       	cpc	r17, r24
    440e:	28 f0       	brcs	.+10     	; 0x441a <__clzsi2+0x5c>
    4410:	88 e1       	ldi	r24, 0x18	; 24
    4412:	90 e0       	ldi	r25, 0x00	; 0
    4414:	a0 e0       	ldi	r26, 0x00	; 0
    4416:	b0 e0       	ldi	r27, 0x00	; 0
    4418:	04 c0       	rjmp	.+8      	; 0x4422 <__clzsi2+0x64>
    441a:	80 e1       	ldi	r24, 0x10	; 16
    441c:	90 e0       	ldi	r25, 0x00	; 0
    441e:	a0 e0       	ldi	r26, 0x00	; 0
    4420:	b0 e0       	ldi	r27, 0x00	; 0
    4422:	20 e2       	ldi	r18, 0x20	; 32
    4424:	30 e0       	ldi	r19, 0x00	; 0
    4426:	40 e0       	ldi	r20, 0x00	; 0
    4428:	50 e0       	ldi	r21, 0x00	; 0
    442a:	28 1b       	sub	r18, r24
    442c:	39 0b       	sbc	r19, r25
    442e:	4a 0b       	sbc	r20, r26
    4430:	5b 0b       	sbc	r21, r27
    4432:	04 c0       	rjmp	.+8      	; 0x443c <__clzsi2+0x7e>
    4434:	16 95       	lsr	r17
    4436:	07 95       	ror	r16
    4438:	f7 94       	ror	r15
    443a:	e7 94       	ror	r14
    443c:	8a 95       	dec	r24
    443e:	d2 f7       	brpl	.-12     	; 0x4434 <__clzsi2+0x76>
    4440:	f7 01       	movw	r30, r14
    4442:	ef 5f       	subi	r30, 0xFF	; 255
    4444:	fe 4f       	sbci	r31, 0xFE	; 254
    4446:	80 81       	ld	r24, Z
    4448:	28 1b       	sub	r18, r24
    444a:	31 09       	sbc	r19, r1
    444c:	41 09       	sbc	r20, r1
    444e:	51 09       	sbc	r21, r1
    4450:	c9 01       	movw	r24, r18
    4452:	1f 91       	pop	r17
    4454:	0f 91       	pop	r16
    4456:	ff 90       	pop	r15
    4458:	ef 90       	pop	r14
    445a:	08 95       	ret

0000445c <__pack_f>:
    445c:	df 92       	push	r13
    445e:	ef 92       	push	r14
    4460:	ff 92       	push	r15
    4462:	0f 93       	push	r16
    4464:	1f 93       	push	r17
    4466:	fc 01       	movw	r30, r24
    4468:	e4 80       	ldd	r14, Z+4	; 0x04
    446a:	f5 80       	ldd	r15, Z+5	; 0x05
    446c:	06 81       	ldd	r16, Z+6	; 0x06
    446e:	17 81       	ldd	r17, Z+7	; 0x07
    4470:	d1 80       	ldd	r13, Z+1	; 0x01
    4472:	80 81       	ld	r24, Z
    4474:	82 30       	cpi	r24, 0x02	; 2
    4476:	48 f4       	brcc	.+18     	; 0x448a <__pack_f+0x2e>
    4478:	80 e0       	ldi	r24, 0x00	; 0
    447a:	90 e0       	ldi	r25, 0x00	; 0
    447c:	a0 e1       	ldi	r26, 0x10	; 16
    447e:	b0 e0       	ldi	r27, 0x00	; 0
    4480:	e8 2a       	or	r14, r24
    4482:	f9 2a       	or	r15, r25
    4484:	0a 2b       	or	r16, r26
    4486:	1b 2b       	or	r17, r27
    4488:	a5 c0       	rjmp	.+330    	; 0x45d4 <__pack_f+0x178>
    448a:	84 30       	cpi	r24, 0x04	; 4
    448c:	09 f4       	brne	.+2      	; 0x4490 <__pack_f+0x34>
    448e:	9f c0       	rjmp	.+318    	; 0x45ce <__pack_f+0x172>
    4490:	82 30       	cpi	r24, 0x02	; 2
    4492:	21 f4       	brne	.+8      	; 0x449c <__pack_f+0x40>
    4494:	ee 24       	eor	r14, r14
    4496:	ff 24       	eor	r15, r15
    4498:	87 01       	movw	r16, r14
    449a:	05 c0       	rjmp	.+10     	; 0x44a6 <__pack_f+0x4a>
    449c:	e1 14       	cp	r14, r1
    449e:	f1 04       	cpc	r15, r1
    44a0:	01 05       	cpc	r16, r1
    44a2:	11 05       	cpc	r17, r1
    44a4:	19 f4       	brne	.+6      	; 0x44ac <__pack_f+0x50>
    44a6:	e0 e0       	ldi	r30, 0x00	; 0
    44a8:	f0 e0       	ldi	r31, 0x00	; 0
    44aa:	96 c0       	rjmp	.+300    	; 0x45d8 <__pack_f+0x17c>
    44ac:	62 81       	ldd	r22, Z+2	; 0x02
    44ae:	73 81       	ldd	r23, Z+3	; 0x03
    44b0:	9f ef       	ldi	r25, 0xFF	; 255
    44b2:	62 38       	cpi	r22, 0x82	; 130
    44b4:	79 07       	cpc	r23, r25
    44b6:	0c f0       	brlt	.+2      	; 0x44ba <__pack_f+0x5e>
    44b8:	5b c0       	rjmp	.+182    	; 0x4570 <__pack_f+0x114>
    44ba:	22 e8       	ldi	r18, 0x82	; 130
    44bc:	3f ef       	ldi	r19, 0xFF	; 255
    44be:	26 1b       	sub	r18, r22
    44c0:	37 0b       	sbc	r19, r23
    44c2:	2a 31       	cpi	r18, 0x1A	; 26
    44c4:	31 05       	cpc	r19, r1
    44c6:	2c f0       	brlt	.+10     	; 0x44d2 <__pack_f+0x76>
    44c8:	20 e0       	ldi	r18, 0x00	; 0
    44ca:	30 e0       	ldi	r19, 0x00	; 0
    44cc:	40 e0       	ldi	r20, 0x00	; 0
    44ce:	50 e0       	ldi	r21, 0x00	; 0
    44d0:	2a c0       	rjmp	.+84     	; 0x4526 <__pack_f+0xca>
    44d2:	b8 01       	movw	r22, r16
    44d4:	a7 01       	movw	r20, r14
    44d6:	02 2e       	mov	r0, r18
    44d8:	04 c0       	rjmp	.+8      	; 0x44e2 <__pack_f+0x86>
    44da:	76 95       	lsr	r23
    44dc:	67 95       	ror	r22
    44de:	57 95       	ror	r21
    44e0:	47 95       	ror	r20
    44e2:	0a 94       	dec	r0
    44e4:	d2 f7       	brpl	.-12     	; 0x44da <__pack_f+0x7e>
    44e6:	81 e0       	ldi	r24, 0x01	; 1
    44e8:	90 e0       	ldi	r25, 0x00	; 0
    44ea:	a0 e0       	ldi	r26, 0x00	; 0
    44ec:	b0 e0       	ldi	r27, 0x00	; 0
    44ee:	04 c0       	rjmp	.+8      	; 0x44f8 <__pack_f+0x9c>
    44f0:	88 0f       	add	r24, r24
    44f2:	99 1f       	adc	r25, r25
    44f4:	aa 1f       	adc	r26, r26
    44f6:	bb 1f       	adc	r27, r27
    44f8:	2a 95       	dec	r18
    44fa:	d2 f7       	brpl	.-12     	; 0x44f0 <__pack_f+0x94>
    44fc:	01 97       	sbiw	r24, 0x01	; 1
    44fe:	a1 09       	sbc	r26, r1
    4500:	b1 09       	sbc	r27, r1
    4502:	8e 21       	and	r24, r14
    4504:	9f 21       	and	r25, r15
    4506:	a0 23       	and	r26, r16
    4508:	b1 23       	and	r27, r17
    450a:	00 97       	sbiw	r24, 0x00	; 0
    450c:	a1 05       	cpc	r26, r1
    450e:	b1 05       	cpc	r27, r1
    4510:	21 f0       	breq	.+8      	; 0x451a <__pack_f+0xbe>
    4512:	81 e0       	ldi	r24, 0x01	; 1
    4514:	90 e0       	ldi	r25, 0x00	; 0
    4516:	a0 e0       	ldi	r26, 0x00	; 0
    4518:	b0 e0       	ldi	r27, 0x00	; 0
    451a:	9a 01       	movw	r18, r20
    451c:	ab 01       	movw	r20, r22
    451e:	28 2b       	or	r18, r24
    4520:	39 2b       	or	r19, r25
    4522:	4a 2b       	or	r20, r26
    4524:	5b 2b       	or	r21, r27
    4526:	da 01       	movw	r26, r20
    4528:	c9 01       	movw	r24, r18
    452a:	8f 77       	andi	r24, 0x7F	; 127
    452c:	90 70       	andi	r25, 0x00	; 0
    452e:	a0 70       	andi	r26, 0x00	; 0
    4530:	b0 70       	andi	r27, 0x00	; 0
    4532:	80 34       	cpi	r24, 0x40	; 64
    4534:	91 05       	cpc	r25, r1
    4536:	a1 05       	cpc	r26, r1
    4538:	b1 05       	cpc	r27, r1
    453a:	39 f4       	brne	.+14     	; 0x454a <__pack_f+0xee>
    453c:	27 ff       	sbrs	r18, 7
    453e:	09 c0       	rjmp	.+18     	; 0x4552 <__pack_f+0xf6>
    4540:	20 5c       	subi	r18, 0xC0	; 192
    4542:	3f 4f       	sbci	r19, 0xFF	; 255
    4544:	4f 4f       	sbci	r20, 0xFF	; 255
    4546:	5f 4f       	sbci	r21, 0xFF	; 255
    4548:	04 c0       	rjmp	.+8      	; 0x4552 <__pack_f+0xf6>
    454a:	21 5c       	subi	r18, 0xC1	; 193
    454c:	3f 4f       	sbci	r19, 0xFF	; 255
    454e:	4f 4f       	sbci	r20, 0xFF	; 255
    4550:	5f 4f       	sbci	r21, 0xFF	; 255
    4552:	e0 e0       	ldi	r30, 0x00	; 0
    4554:	f0 e0       	ldi	r31, 0x00	; 0
    4556:	20 30       	cpi	r18, 0x00	; 0
    4558:	a0 e0       	ldi	r26, 0x00	; 0
    455a:	3a 07       	cpc	r19, r26
    455c:	a0 e0       	ldi	r26, 0x00	; 0
    455e:	4a 07       	cpc	r20, r26
    4560:	a0 e4       	ldi	r26, 0x40	; 64
    4562:	5a 07       	cpc	r21, r26
    4564:	10 f0       	brcs	.+4      	; 0x456a <__pack_f+0x10e>
    4566:	e1 e0       	ldi	r30, 0x01	; 1
    4568:	f0 e0       	ldi	r31, 0x00	; 0
    456a:	79 01       	movw	r14, r18
    456c:	8a 01       	movw	r16, r20
    456e:	27 c0       	rjmp	.+78     	; 0x45be <__pack_f+0x162>
    4570:	60 38       	cpi	r22, 0x80	; 128
    4572:	71 05       	cpc	r23, r1
    4574:	64 f5       	brge	.+88     	; 0x45ce <__pack_f+0x172>
    4576:	fb 01       	movw	r30, r22
    4578:	e1 58       	subi	r30, 0x81	; 129
    457a:	ff 4f       	sbci	r31, 0xFF	; 255
    457c:	d8 01       	movw	r26, r16
    457e:	c7 01       	movw	r24, r14
    4580:	8f 77       	andi	r24, 0x7F	; 127
    4582:	90 70       	andi	r25, 0x00	; 0
    4584:	a0 70       	andi	r26, 0x00	; 0
    4586:	b0 70       	andi	r27, 0x00	; 0
    4588:	80 34       	cpi	r24, 0x40	; 64
    458a:	91 05       	cpc	r25, r1
    458c:	a1 05       	cpc	r26, r1
    458e:	b1 05       	cpc	r27, r1
    4590:	39 f4       	brne	.+14     	; 0x45a0 <__pack_f+0x144>
    4592:	e7 fe       	sbrs	r14, 7
    4594:	0d c0       	rjmp	.+26     	; 0x45b0 <__pack_f+0x154>
    4596:	80 e4       	ldi	r24, 0x40	; 64
    4598:	90 e0       	ldi	r25, 0x00	; 0
    459a:	a0 e0       	ldi	r26, 0x00	; 0
    459c:	b0 e0       	ldi	r27, 0x00	; 0
    459e:	04 c0       	rjmp	.+8      	; 0x45a8 <__pack_f+0x14c>
    45a0:	8f e3       	ldi	r24, 0x3F	; 63
    45a2:	90 e0       	ldi	r25, 0x00	; 0
    45a4:	a0 e0       	ldi	r26, 0x00	; 0
    45a6:	b0 e0       	ldi	r27, 0x00	; 0
    45a8:	e8 0e       	add	r14, r24
    45aa:	f9 1e       	adc	r15, r25
    45ac:	0a 1f       	adc	r16, r26
    45ae:	1b 1f       	adc	r17, r27
    45b0:	17 ff       	sbrs	r17, 7
    45b2:	05 c0       	rjmp	.+10     	; 0x45be <__pack_f+0x162>
    45b4:	16 95       	lsr	r17
    45b6:	07 95       	ror	r16
    45b8:	f7 94       	ror	r15
    45ba:	e7 94       	ror	r14
    45bc:	31 96       	adiw	r30, 0x01	; 1
    45be:	87 e0       	ldi	r24, 0x07	; 7
    45c0:	16 95       	lsr	r17
    45c2:	07 95       	ror	r16
    45c4:	f7 94       	ror	r15
    45c6:	e7 94       	ror	r14
    45c8:	8a 95       	dec	r24
    45ca:	d1 f7       	brne	.-12     	; 0x45c0 <__pack_f+0x164>
    45cc:	05 c0       	rjmp	.+10     	; 0x45d8 <__pack_f+0x17c>
    45ce:	ee 24       	eor	r14, r14
    45d0:	ff 24       	eor	r15, r15
    45d2:	87 01       	movw	r16, r14
    45d4:	ef ef       	ldi	r30, 0xFF	; 255
    45d6:	f0 e0       	ldi	r31, 0x00	; 0
    45d8:	6e 2f       	mov	r22, r30
    45da:	67 95       	ror	r22
    45dc:	66 27       	eor	r22, r22
    45de:	67 95       	ror	r22
    45e0:	90 2f       	mov	r25, r16
    45e2:	9f 77       	andi	r25, 0x7F	; 127
    45e4:	d7 94       	ror	r13
    45e6:	dd 24       	eor	r13, r13
    45e8:	d7 94       	ror	r13
    45ea:	8e 2f       	mov	r24, r30
    45ec:	86 95       	lsr	r24
    45ee:	49 2f       	mov	r20, r25
    45f0:	46 2b       	or	r20, r22
    45f2:	58 2f       	mov	r21, r24
    45f4:	5d 29       	or	r21, r13
    45f6:	b7 01       	movw	r22, r14
    45f8:	ca 01       	movw	r24, r20
    45fa:	1f 91       	pop	r17
    45fc:	0f 91       	pop	r16
    45fe:	ff 90       	pop	r15
    4600:	ef 90       	pop	r14
    4602:	df 90       	pop	r13
    4604:	08 95       	ret

00004606 <__unpack_f>:
    4606:	fc 01       	movw	r30, r24
    4608:	db 01       	movw	r26, r22
    460a:	40 81       	ld	r20, Z
    460c:	51 81       	ldd	r21, Z+1	; 0x01
    460e:	22 81       	ldd	r18, Z+2	; 0x02
    4610:	62 2f       	mov	r22, r18
    4612:	6f 77       	andi	r22, 0x7F	; 127
    4614:	70 e0       	ldi	r23, 0x00	; 0
    4616:	22 1f       	adc	r18, r18
    4618:	22 27       	eor	r18, r18
    461a:	22 1f       	adc	r18, r18
    461c:	93 81       	ldd	r25, Z+3	; 0x03
    461e:	89 2f       	mov	r24, r25
    4620:	88 0f       	add	r24, r24
    4622:	82 2b       	or	r24, r18
    4624:	28 2f       	mov	r18, r24
    4626:	30 e0       	ldi	r19, 0x00	; 0
    4628:	99 1f       	adc	r25, r25
    462a:	99 27       	eor	r25, r25
    462c:	99 1f       	adc	r25, r25
    462e:	11 96       	adiw	r26, 0x01	; 1
    4630:	9c 93       	st	X, r25
    4632:	11 97       	sbiw	r26, 0x01	; 1
    4634:	21 15       	cp	r18, r1
    4636:	31 05       	cpc	r19, r1
    4638:	a9 f5       	brne	.+106    	; 0x46a4 <__unpack_f+0x9e>
    463a:	41 15       	cp	r20, r1
    463c:	51 05       	cpc	r21, r1
    463e:	61 05       	cpc	r22, r1
    4640:	71 05       	cpc	r23, r1
    4642:	11 f4       	brne	.+4      	; 0x4648 <__unpack_f+0x42>
    4644:	82 e0       	ldi	r24, 0x02	; 2
    4646:	37 c0       	rjmp	.+110    	; 0x46b6 <__unpack_f+0xb0>
    4648:	82 e8       	ldi	r24, 0x82	; 130
    464a:	9f ef       	ldi	r25, 0xFF	; 255
    464c:	13 96       	adiw	r26, 0x03	; 3
    464e:	9c 93       	st	X, r25
    4650:	8e 93       	st	-X, r24
    4652:	12 97       	sbiw	r26, 0x02	; 2
    4654:	9a 01       	movw	r18, r20
    4656:	ab 01       	movw	r20, r22
    4658:	67 e0       	ldi	r22, 0x07	; 7
    465a:	22 0f       	add	r18, r18
    465c:	33 1f       	adc	r19, r19
    465e:	44 1f       	adc	r20, r20
    4660:	55 1f       	adc	r21, r21
    4662:	6a 95       	dec	r22
    4664:	d1 f7       	brne	.-12     	; 0x465a <__unpack_f+0x54>
    4666:	83 e0       	ldi	r24, 0x03	; 3
    4668:	8c 93       	st	X, r24
    466a:	0d c0       	rjmp	.+26     	; 0x4686 <__unpack_f+0x80>
    466c:	22 0f       	add	r18, r18
    466e:	33 1f       	adc	r19, r19
    4670:	44 1f       	adc	r20, r20
    4672:	55 1f       	adc	r21, r21
    4674:	12 96       	adiw	r26, 0x02	; 2
    4676:	8d 91       	ld	r24, X+
    4678:	9c 91       	ld	r25, X
    467a:	13 97       	sbiw	r26, 0x03	; 3
    467c:	01 97       	sbiw	r24, 0x01	; 1
    467e:	13 96       	adiw	r26, 0x03	; 3
    4680:	9c 93       	st	X, r25
    4682:	8e 93       	st	-X, r24
    4684:	12 97       	sbiw	r26, 0x02	; 2
    4686:	20 30       	cpi	r18, 0x00	; 0
    4688:	80 e0       	ldi	r24, 0x00	; 0
    468a:	38 07       	cpc	r19, r24
    468c:	80 e0       	ldi	r24, 0x00	; 0
    468e:	48 07       	cpc	r20, r24
    4690:	80 e4       	ldi	r24, 0x40	; 64
    4692:	58 07       	cpc	r21, r24
    4694:	58 f3       	brcs	.-42     	; 0x466c <__unpack_f+0x66>
    4696:	14 96       	adiw	r26, 0x04	; 4
    4698:	2d 93       	st	X+, r18
    469a:	3d 93       	st	X+, r19
    469c:	4d 93       	st	X+, r20
    469e:	5c 93       	st	X, r21
    46a0:	17 97       	sbiw	r26, 0x07	; 7
    46a2:	08 95       	ret
    46a4:	2f 3f       	cpi	r18, 0xFF	; 255
    46a6:	31 05       	cpc	r19, r1
    46a8:	79 f4       	brne	.+30     	; 0x46c8 <__unpack_f+0xc2>
    46aa:	41 15       	cp	r20, r1
    46ac:	51 05       	cpc	r21, r1
    46ae:	61 05       	cpc	r22, r1
    46b0:	71 05       	cpc	r23, r1
    46b2:	19 f4       	brne	.+6      	; 0x46ba <__unpack_f+0xb4>
    46b4:	84 e0       	ldi	r24, 0x04	; 4
    46b6:	8c 93       	st	X, r24
    46b8:	08 95       	ret
    46ba:	64 ff       	sbrs	r22, 4
    46bc:	03 c0       	rjmp	.+6      	; 0x46c4 <__unpack_f+0xbe>
    46be:	81 e0       	ldi	r24, 0x01	; 1
    46c0:	8c 93       	st	X, r24
    46c2:	12 c0       	rjmp	.+36     	; 0x46e8 <__unpack_f+0xe2>
    46c4:	1c 92       	st	X, r1
    46c6:	10 c0       	rjmp	.+32     	; 0x46e8 <__unpack_f+0xe2>
    46c8:	2f 57       	subi	r18, 0x7F	; 127
    46ca:	30 40       	sbci	r19, 0x00	; 0
    46cc:	13 96       	adiw	r26, 0x03	; 3
    46ce:	3c 93       	st	X, r19
    46d0:	2e 93       	st	-X, r18
    46d2:	12 97       	sbiw	r26, 0x02	; 2
    46d4:	83 e0       	ldi	r24, 0x03	; 3
    46d6:	8c 93       	st	X, r24
    46d8:	87 e0       	ldi	r24, 0x07	; 7
    46da:	44 0f       	add	r20, r20
    46dc:	55 1f       	adc	r21, r21
    46de:	66 1f       	adc	r22, r22
    46e0:	77 1f       	adc	r23, r23
    46e2:	8a 95       	dec	r24
    46e4:	d1 f7       	brne	.-12     	; 0x46da <__unpack_f+0xd4>
    46e6:	70 64       	ori	r23, 0x40	; 64
    46e8:	14 96       	adiw	r26, 0x04	; 4
    46ea:	4d 93       	st	X+, r20
    46ec:	5d 93       	st	X+, r21
    46ee:	6d 93       	st	X+, r22
    46f0:	7c 93       	st	X, r23
    46f2:	17 97       	sbiw	r26, 0x07	; 7
    46f4:	08 95       	ret

000046f6 <__fpcmp_parts_f>:
    46f6:	1f 93       	push	r17
    46f8:	dc 01       	movw	r26, r24
    46fa:	fb 01       	movw	r30, r22
    46fc:	9c 91       	ld	r25, X
    46fe:	92 30       	cpi	r25, 0x02	; 2
    4700:	08 f4       	brcc	.+2      	; 0x4704 <__fpcmp_parts_f+0xe>
    4702:	47 c0       	rjmp	.+142    	; 0x4792 <__fpcmp_parts_f+0x9c>
    4704:	80 81       	ld	r24, Z
    4706:	82 30       	cpi	r24, 0x02	; 2
    4708:	08 f4       	brcc	.+2      	; 0x470c <__fpcmp_parts_f+0x16>
    470a:	43 c0       	rjmp	.+134    	; 0x4792 <__fpcmp_parts_f+0x9c>
    470c:	94 30       	cpi	r25, 0x04	; 4
    470e:	51 f4       	brne	.+20     	; 0x4724 <__fpcmp_parts_f+0x2e>
    4710:	11 96       	adiw	r26, 0x01	; 1
    4712:	1c 91       	ld	r17, X
    4714:	84 30       	cpi	r24, 0x04	; 4
    4716:	99 f5       	brne	.+102    	; 0x477e <__fpcmp_parts_f+0x88>
    4718:	81 81       	ldd	r24, Z+1	; 0x01
    471a:	68 2f       	mov	r22, r24
    471c:	70 e0       	ldi	r23, 0x00	; 0
    471e:	61 1b       	sub	r22, r17
    4720:	71 09       	sbc	r23, r1
    4722:	3f c0       	rjmp	.+126    	; 0x47a2 <__fpcmp_parts_f+0xac>
    4724:	84 30       	cpi	r24, 0x04	; 4
    4726:	21 f0       	breq	.+8      	; 0x4730 <__fpcmp_parts_f+0x3a>
    4728:	92 30       	cpi	r25, 0x02	; 2
    472a:	31 f4       	brne	.+12     	; 0x4738 <__fpcmp_parts_f+0x42>
    472c:	82 30       	cpi	r24, 0x02	; 2
    472e:	b9 f1       	breq	.+110    	; 0x479e <__fpcmp_parts_f+0xa8>
    4730:	81 81       	ldd	r24, Z+1	; 0x01
    4732:	88 23       	and	r24, r24
    4734:	89 f1       	breq	.+98     	; 0x4798 <__fpcmp_parts_f+0xa2>
    4736:	2d c0       	rjmp	.+90     	; 0x4792 <__fpcmp_parts_f+0x9c>
    4738:	11 96       	adiw	r26, 0x01	; 1
    473a:	1c 91       	ld	r17, X
    473c:	11 97       	sbiw	r26, 0x01	; 1
    473e:	82 30       	cpi	r24, 0x02	; 2
    4740:	f1 f0       	breq	.+60     	; 0x477e <__fpcmp_parts_f+0x88>
    4742:	81 81       	ldd	r24, Z+1	; 0x01
    4744:	18 17       	cp	r17, r24
    4746:	d9 f4       	brne	.+54     	; 0x477e <__fpcmp_parts_f+0x88>
    4748:	12 96       	adiw	r26, 0x02	; 2
    474a:	2d 91       	ld	r18, X+
    474c:	3c 91       	ld	r19, X
    474e:	13 97       	sbiw	r26, 0x03	; 3
    4750:	82 81       	ldd	r24, Z+2	; 0x02
    4752:	93 81       	ldd	r25, Z+3	; 0x03
    4754:	82 17       	cp	r24, r18
    4756:	93 07       	cpc	r25, r19
    4758:	94 f0       	brlt	.+36     	; 0x477e <__fpcmp_parts_f+0x88>
    475a:	28 17       	cp	r18, r24
    475c:	39 07       	cpc	r19, r25
    475e:	bc f0       	brlt	.+46     	; 0x478e <__fpcmp_parts_f+0x98>
    4760:	14 96       	adiw	r26, 0x04	; 4
    4762:	8d 91       	ld	r24, X+
    4764:	9d 91       	ld	r25, X+
    4766:	0d 90       	ld	r0, X+
    4768:	bc 91       	ld	r27, X
    476a:	a0 2d       	mov	r26, r0
    476c:	24 81       	ldd	r18, Z+4	; 0x04
    476e:	35 81       	ldd	r19, Z+5	; 0x05
    4770:	46 81       	ldd	r20, Z+6	; 0x06
    4772:	57 81       	ldd	r21, Z+7	; 0x07
    4774:	28 17       	cp	r18, r24
    4776:	39 07       	cpc	r19, r25
    4778:	4a 07       	cpc	r20, r26
    477a:	5b 07       	cpc	r21, r27
    477c:	18 f4       	brcc	.+6      	; 0x4784 <__fpcmp_parts_f+0x8e>
    477e:	11 23       	and	r17, r17
    4780:	41 f0       	breq	.+16     	; 0x4792 <__fpcmp_parts_f+0x9c>
    4782:	0a c0       	rjmp	.+20     	; 0x4798 <__fpcmp_parts_f+0xa2>
    4784:	82 17       	cp	r24, r18
    4786:	93 07       	cpc	r25, r19
    4788:	a4 07       	cpc	r26, r20
    478a:	b5 07       	cpc	r27, r21
    478c:	40 f4       	brcc	.+16     	; 0x479e <__fpcmp_parts_f+0xa8>
    478e:	11 23       	and	r17, r17
    4790:	19 f0       	breq	.+6      	; 0x4798 <__fpcmp_parts_f+0xa2>
    4792:	61 e0       	ldi	r22, 0x01	; 1
    4794:	70 e0       	ldi	r23, 0x00	; 0
    4796:	05 c0       	rjmp	.+10     	; 0x47a2 <__fpcmp_parts_f+0xac>
    4798:	6f ef       	ldi	r22, 0xFF	; 255
    479a:	7f ef       	ldi	r23, 0xFF	; 255
    479c:	02 c0       	rjmp	.+4      	; 0x47a2 <__fpcmp_parts_f+0xac>
    479e:	60 e0       	ldi	r22, 0x00	; 0
    47a0:	70 e0       	ldi	r23, 0x00	; 0
    47a2:	cb 01       	movw	r24, r22
    47a4:	1f 91       	pop	r17
    47a6:	08 95       	ret

000047a8 <USART_voidInit>:
	/* Calculate the baud rate from the equation*/
	u16 Local_u16UBR= (u16)(SYSTEM_FREQUENCY / (16*USART_BAUD_RATE) - 1);

	/* Set Baud Rate */
	/* Write in UBRRH then UBRRL */
	UBRRH = (u8)(Local_u16UBR>>8);
    47a8:	10 bc       	out	0x20, r1	; 32
	UBRRL = (u8)(Local_u16UBR);
    47aa:	83 e3       	ldi	r24, 0x33	; 51
    47ac:	89 b9       	out	0x09, r24	; 9

	/************* Check 3 Modes ***************/
	#if ( (USART_MODE == ASYNCHRONOUS) && (USART_SYSTEM_SPEED == USART_X1))
		CLR_BIT(UCSRA,UCSRA_U2X);
    47ae:	59 98       	cbi	0x0b, 1	; 11
	#endif


	/* Multi_processor Mode */
	#if USART_MPCM	== DISABLE
			CLR_BIT(UCSRA,UCSRA_MPCM);
    47b0:	58 98       	cbi	0x0b, 0	; 11

	/*Set Data Size*/
	#if	UART_DATA_SIZE == DATA_SIZE_5_BIT
			CLR_BIT(Local_u8UCSRC,UCSRC_UCSZ0);
			CLR_BIT(Local_u8UCSRC,UCSRC_UCSZ1);
			CLR_BIT(UCSRB,UCSRB_UCSZ2);
    47b2:	52 98       	cbi	0x0a, 2	; 10
	#else
		#error "WRONG USART_CLOCK_POLARITY configuration parameters"
	#endif

	/* Store the local variable in UCSRC Register*/
	UCSRC = Local_u8UCSRC;
    47b4:	10 bc       	out	0x20, r1	; 32

	#if USART_TX_COMPLETE_INTERRUPT == DISABLE
			CLR_BIT(UCSRB,UCSRB_TXCIE);
	#elif USART_TX_COMPLETE_INTERRUPT == ENABLE
			SET_BIT(UCSRB,UCSRB_TXCIE);
    47b6:	56 9a       	sbi	0x0a, 6	; 10
	#else
		#error "WRONG USART_TX_COMPLETE_INTERRUPT configuration parameters"
	#endif

	#if USART_RX_COMPLETE_INTERRUPT == DISABLE
			CLR_BIT(UCSRB,UCSRB_RXCIE);
    47b8:	57 98       	cbi	0x0a, 7	; 10
	#else
		#error "WRONG USART_RX_COMPLETE_INTERRUPT configuration parameters"
	#endif

	#if USART_UDR_EMPTY_INTERRUPT == DISABLE
			CLR_BIT(UCSRB,UCSRB_UDRIE);
    47ba:	55 98       	cbi	0x0a, 5	; 10
	#endif

	#if USART_RECEIVER_ENABLE == DISABLE
			CLR_BIT(UCSRB,UCSRB_RXEN);
	#elif USART_RECEIVER_ENABLE == ENABLE
			SET_BIT(UCSRB,UCSRB_RXEN);
    47bc:	54 9a       	sbi	0x0a, 4	; 10
	#endif

	#if USART_TRANSMITTER_ENABLE == DISABLE
			CLR_BIT(UCSRB,UCSRB_TXEN);
	#elif USART_TRANSMITTER_ENABLE == ENABLE
			SET_BIT(UCSRB,UCSRB_TXEN);
    47be:	53 9a       	sbi	0x0a, 3	; 10
	#else
		#error "WRONG USART_TRANSMITTER_ENABLE configuration parameters"
	#endif

}
    47c0:	08 95       	ret

000047c2 <USART_u8SendData>:

u8 USART_u8SendData(u8 copy_u8Data)
{
    47c2:	28 2f       	mov	r18, r24
	u8 Local_u8ErrorState = E_OK;
	u32 Local_u32TimeoutCounter = 0;

	if(USART_u8State == IDLE )
    47c4:	80 91 14 02 	lds	r24, 0x0214
    47c8:	88 23       	and	r24, r24
    47ca:	11 f0       	breq	.+4      	; 0x47d0 <USART_u8SendData+0xe>
    47cc:	84 e0       	ldi	r24, 0x04	; 4
    47ce:	08 95       	ret
    47d0:	80 e0       	ldi	r24, 0x00	; 0
    47d2:	90 e0       	ldi	r25, 0x00	; 0
    47d4:	07 c0       	rjmp	.+14     	; 0x47e4 <USART_u8SendData+0x22>
	{
		USART_u8State = BUSY;

		while( (Local_u32TimeoutCounter != USART_TIMEOUT) && (GET_BIT(UCSRA,UCSRA_UDRE) == 0) )
		{
			Local_u32TimeoutCounter++;
    47d6:	01 96       	adiw	r24, 0x01	; 1

	if(USART_u8State == IDLE )
	{
		USART_u8State = BUSY;

		while( (Local_u32TimeoutCounter != USART_TIMEOUT) && (GET_BIT(UCSRA,UCSRA_UDRE) == 0) )
    47d8:	37 e2       	ldi	r19, 0x27	; 39
    47da:	80 31       	cpi	r24, 0x10	; 16
    47dc:	93 07       	cpc	r25, r19
    47de:	11 f4       	brne	.+4      	; 0x47e4 <USART_u8SendData+0x22>
    47e0:	81 e0       	ldi	r24, 0x01	; 1
    47e2:	06 c0       	rjmp	.+12     	; 0x47f0 <USART_u8SendData+0x2e>
    47e4:	5d 9b       	sbis	0x0b, 5	; 11
    47e6:	f7 cf       	rjmp	.-18     	; 0x47d6 <USART_u8SendData+0x14>
    47e8:	06 c0       	rjmp	.+12     	; 0x47f6 <USART_u8SendData+0x34>
			Local_u8ErrorState= E_NOK;
		}
		else
		{
			UDR = copy_u8Data;
			while(GET_BIT(UCSRA,UCSRA_TXC) == 0);
    47ea:	5e 9b       	sbis	0x0b, 6	; 11
    47ec:	fe cf       	rjmp	.-4      	; 0x47ea <USART_u8SendData+0x28>
    47ee:	80 e0       	ldi	r24, 0x00	; 0
		}

		USART_u8State = IDLE;
    47f0:	10 92 14 02 	sts	0x0214, r1
		Local_u8ErrorState = E_NOK_BUSY;
	}

	return Local_u8ErrorState;

}
    47f4:	08 95       	ret
		{
			Local_u8ErrorState= E_NOK;
		}
		else
		{
			UDR = copy_u8Data;
    47f6:	2c b9       	out	0x0c, r18	; 12
    47f8:	f8 cf       	rjmp	.-16     	; 0x47ea <USART_u8SendData+0x28>

000047fa <USART_u8RecevieData>:
	return Local_u8ErrorState;

}

u8 USART_u8RecevieData(u8 * Copy_u8ReceviedData)
{
    47fa:	fc 01       	movw	r30, r24
	u8 Local_u8ErrorState = E_OK;
		u32 Local_u32TimeoutCounter = 0;

		if(USART_u8State == IDLE )
    47fc:	80 91 14 02 	lds	r24, 0x0214
    4800:	88 23       	and	r24, r24
    4802:	11 f0       	breq	.+4      	; 0x4808 <USART_u8RecevieData+0xe>
    4804:	84 e0       	ldi	r24, 0x04	; 4
    4806:	08 95       	ret
    4808:	80 e0       	ldi	r24, 0x00	; 0
    480a:	90 e0       	ldi	r25, 0x00	; 0
    480c:	05 c0       	rjmp	.+10     	; 0x4818 <USART_u8RecevieData+0x1e>
		{
			USART_u8State = BUSY;

			while( (Local_u32TimeoutCounter != USART_TIMEOUT) && (GET_BIT(UCSRA,UCSRA_RXC) == 0) )
			{
				Local_u32TimeoutCounter++;
    480e:	01 96       	adiw	r24, 0x01	; 1

		if(USART_u8State == IDLE )
		{
			USART_u8State = BUSY;

			while( (Local_u32TimeoutCounter != USART_TIMEOUT) && (GET_BIT(UCSRA,UCSRA_RXC) == 0) )
    4810:	27 e2       	ldi	r18, 0x27	; 39
    4812:	80 31       	cpi	r24, 0x10	; 16
    4814:	92 07       	cpc	r25, r18
    4816:	19 f0       	breq	.+6      	; 0x481e <USART_u8RecevieData+0x24>
    4818:	5f 9b       	sbis	0x0b, 7	; 11
    481a:	f9 cf       	rjmp	.-14     	; 0x480e <USART_u8RecevieData+0x14>
    481c:	04 c0       	rjmp	.+8      	; 0x4826 <USART_u8RecevieData+0x2c>
    481e:	81 e0       	ldi	r24, 0x01	; 1
			else
			{
				*Copy_u8ReceviedData = UDR;
			}

			USART_u8State = IDLE;
    4820:	10 92 14 02 	sts	0x0214, r1
			Local_u8ErrorState = E_NOK_BUSY;
		}

		return Local_u8ErrorState;

}
    4824:	08 95       	ret
			{
				Local_u8ErrorState= E_NOK;
			}
			else
			{
				*Copy_u8ReceviedData = UDR;
    4826:	8c b1       	in	r24, 0x0c	; 12
    4828:	80 83       	st	Z, r24
    482a:	80 e0       	ldi	r24, 0x00	; 0
    482c:	f9 cf       	rjmp	.-14     	; 0x4820 <USART_u8RecevieData+0x26>

0000482e <USART_u8SendStringSynch>:

		return Local_u8ErrorState;

}
u8 USART_u8SendStringSynch(const u8 * Copy_pchString)
{
    482e:	cf 93       	push	r28
    4830:	df 93       	push	r29
	u8 Local_u8ErrorState = E_OK ;

	u32 Local_u32Index = 0 ;

	if (Copy_pchString != NULL)
    4832:	00 97       	sbiw	r24, 0x00	; 0
    4834:	11 f4       	brne	.+4      	; 0x483a <USART_u8SendStringSynch+0xc>
    4836:	82 e0       	ldi	r24, 0x02	; 2
    4838:	0a c0       	rjmp	.+20     	; 0x484e <USART_u8SendStringSynch+0x20>
    483a:	ec 01       	movw	r28, r24
    483c:	05 c0       	rjmp	.+10     	; 0x4848 <USART_u8SendStringSynch+0x1a>
	{
		while (Copy_pchString[Local_u32Index] != '\0')
		{
			Local_u8ErrorState = USART_u8SendData(Copy_pchString[Local_u32Index]) ;
    483e:	0e 94 e1 23 	call	0x47c2	; 0x47c2 <USART_u8SendData>
    4842:	21 96       	adiw	r28, 0x01	; 1
			Local_u32Index++ ;
			if (Local_u8ErrorState != E_OK)
    4844:	88 23       	and	r24, r24
    4846:	19 f4       	brne	.+6      	; 0x484e <USART_u8SendStringSynch+0x20>

	u32 Local_u32Index = 0 ;

	if (Copy_pchString != NULL)
	{
		while (Copy_pchString[Local_u32Index] != '\0')
    4848:	88 81       	ld	r24, Y
    484a:	88 23       	and	r24, r24
    484c:	c1 f7       	brne	.-16     	; 0x483e <USART_u8SendStringSynch+0x10>
	{
		Local_u8ErrorState = E_NOK_NULL_PTR ;
	}

	return Local_u8ErrorState ;
}
    484e:	df 91       	pop	r29
    4850:	cf 91       	pop	r28
    4852:	08 95       	ret

00004854 <USART_u8SendStringAsynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8SendStringAsynch(const u8 * Copy_pchString , void (* NotificationFunc)(void))
{
    4854:	fc 01       	movw	r30, r24
	u8 Local_u8ErrorState = E_OK ;

	if (USART_u8State == IDLE)
    4856:	80 91 14 02 	lds	r24, 0x0214
    485a:	88 23       	and	r24, r24
    485c:	11 f0       	breq	.+4      	; 0x4862 <USART_u8SendStringAsynch+0xe>
    485e:	81 e0       	ldi	r24, 0x01	; 1
    4860:	08 95       	ret
	{
		if ((Copy_pchString != NULL) && (NotificationFunc != NULL))
    4862:	30 97       	sbiw	r30, 0x00	; 0
    4864:	a9 f0       	breq	.+42     	; 0x4890 <USART_u8SendStringAsynch+0x3c>
    4866:	61 15       	cp	r22, r1
    4868:	71 05       	cpc	r23, r1
    486a:	91 f0       	breq	.+36     	; 0x4890 <USART_u8SendStringAsynch+0x3c>
		{
			/*USART is now Busy*/
			USART_u8State = BUSY ;
    486c:	81 e0       	ldi	r24, 0x01	; 1
    486e:	80 93 14 02 	sts	0x0214, r24

			/*Assign the USART data globally*/
			USART_pu8SendData = Copy_pchString ;
    4872:	f0 93 13 02 	sts	0x0213, r31
    4876:	e0 93 12 02 	sts	0x0212, r30
			USART_pvNotificationFunc = NotificationFunc ;
    487a:	70 93 16 02 	sts	0x0216, r23
    487e:	60 93 15 02 	sts	0x0215, r22

			/*Set Index to first element*/
			USART_u8Index = 0 ;
    4882:	10 92 1a 02 	sts	0x021A, r1

			/*Send first Data */
			UDR = USART_pu8SendData[USART_u8Index] ;
    4886:	80 81       	ld	r24, Z
    4888:	8c b9       	out	0x0c, r24	; 12

			/*USART Transmit Interrupt Enable*/
			SET_BIT(UCSRB , UCSRB_TXCIE) ;
    488a:	56 9a       	sbi	0x0a, 6	; 10
    488c:	80 e0       	ldi	r24, 0x00	; 0
    488e:	08 95       	ret
{
	u8 Local_u8ErrorState = E_OK ;

	if (USART_u8State == IDLE)
	{
		if ((Copy_pchString != NULL) && (NotificationFunc != NULL))
    4890:	82 e0       	ldi	r24, 0x02	; 2
	{
		Local_u8ErrorState = E_NOK ;
	}

	return Local_u8ErrorState ;
}
    4892:	08 95       	ret

00004894 <USART_u8ReceiveBufferSynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8ReceiveBufferSynch(u8 * Copy_pchString , u32 Copy_u32BufferSize)
{
    4894:	ef 92       	push	r14
    4896:	ff 92       	push	r15
    4898:	0f 93       	push	r16
    489a:	1f 93       	push	r17
    489c:	cf 93       	push	r28
    489e:	df 93       	push	r29
    48a0:	8c 01       	movw	r16, r24
    48a2:	7b 01       	movw	r14, r22
	u8 Local_u8ErrorState = E_OK ;

	u32 Local_u32Index = 0 ;

	if (Copy_pchString != NULL)
    48a4:	00 97       	sbiw	r24, 0x00	; 0
    48a6:	11 f4       	brne	.+4      	; 0x48ac <USART_u8ReceiveBufferSynch+0x18>
    48a8:	82 e0       	ldi	r24, 0x02	; 2
    48aa:	0f c0       	rjmp	.+30     	; 0x48ca <USART_u8ReceiveBufferSynch+0x36>
    48ac:	c0 e0       	ldi	r28, 0x00	; 0
    48ae:	d0 e0       	ldi	r29, 0x00	; 0
    48b0:	08 c0       	rjmp	.+16     	; 0x48c2 <USART_u8ReceiveBufferSynch+0x2e>
	{
		while (Local_u32Index < Copy_u32BufferSize)
		{
			Local_u8ErrorState = USART_u8RecevieData(&Copy_pchString[Local_u32Index]) ;
    48b2:	c8 01       	movw	r24, r16
    48b4:	8c 0f       	add	r24, r28
    48b6:	9d 1f       	adc	r25, r29
    48b8:	0e 94 fd 23 	call	0x47fa	; 0x47fa <USART_u8RecevieData>
			Local_u32Index++ ;

			if (Local_u8ErrorState != E_OK)
    48bc:	88 23       	and	r24, r24
    48be:	29 f4       	brne	.+10     	; 0x48ca <USART_u8ReceiveBufferSynch+0x36>
	if (Copy_pchString != NULL)
	{
		while (Local_u32Index < Copy_u32BufferSize)
		{
			Local_u8ErrorState = USART_u8RecevieData(&Copy_pchString[Local_u32Index]) ;
			Local_u32Index++ ;
    48c0:	21 96       	adiw	r28, 0x01	; 1

	u32 Local_u32Index = 0 ;

	if (Copy_pchString != NULL)
	{
		while (Local_u32Index < Copy_u32BufferSize)
    48c2:	ce 15       	cp	r28, r14
    48c4:	df 05       	cpc	r29, r15
    48c6:	a8 f3       	brcs	.-22     	; 0x48b2 <USART_u8ReceiveBufferSynch+0x1e>
    48c8:	80 e0       	ldi	r24, 0x00	; 0
	{
		Local_u8ErrorState = E_NOK_NULL_PTR ;
	}

	return Local_u8ErrorState ;
}
    48ca:	df 91       	pop	r29
    48cc:	cf 91       	pop	r28
    48ce:	1f 91       	pop	r17
    48d0:	0f 91       	pop	r16
    48d2:	ff 90       	pop	r15
    48d4:	ef 90       	pop	r14
    48d6:	08 95       	ret

000048d8 <USART_u8ReceiveBufferAsynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8ReceiveBufferAsynch(u8 * Copy_pchString , u32 Copy_u32BufferSize , void (* NotificationFunc)(void))
{
    48d8:	9c 01       	movw	r18, r24
	u8 Local_u8ErrorState = E_OK ;

	if (USART_u8State == IDLE)
    48da:	80 91 14 02 	lds	r24, 0x0214
    48de:	88 23       	and	r24, r24
    48e0:	11 f0       	breq	.+4      	; 0x48e6 <USART_u8ReceiveBufferAsynch+0xe>
    48e2:	81 e0       	ldi	r24, 0x01	; 1
    48e4:	08 95       	ret
	{
		if ((Copy_pchString != NULL) && (NotificationFunc != NULL))
    48e6:	21 15       	cp	r18, r1
    48e8:	31 05       	cpc	r19, r1
    48ea:	a9 f0       	breq	.+42     	; 0x4916 <USART_u8ReceiveBufferAsynch+0x3e>
    48ec:	41 15       	cp	r20, r1
    48ee:	51 05       	cpc	r21, r1
    48f0:	91 f0       	breq	.+36     	; 0x4916 <USART_u8ReceiveBufferAsynch+0x3e>
		{
			/*USART is now Busy*/
			USART_u8State = BUSY ;
    48f2:	81 e0       	ldi	r24, 0x01	; 1
    48f4:	80 93 14 02 	sts	0x0214, r24

			/*Assign the USART data globally*/
			USART_pu8ReceiveData = Copy_pchString ;
    48f8:	30 93 18 02 	sts	0x0218, r19
    48fc:	20 93 17 02 	sts	0x0217, r18
			USART_pvNotificationFunc = NotificationFunc ;
    4900:	50 93 16 02 	sts	0x0216, r21
    4904:	40 93 15 02 	sts	0x0215, r20
			USART_u8BufferSize = Copy_u32BufferSize;
    4908:	60 93 19 02 	sts	0x0219, r22

			/*Set Index to first element*/
			USART_u8Index = 0 ;
    490c:	10 92 1a 02 	sts	0x021A, r1

			/*USART Recieve Interrupt Enable */
			SET_BIT(UCSRB , UCSRB_RXCIE) ;
    4910:	57 9a       	sbi	0x0a, 7	; 10
    4912:	80 e0       	ldi	r24, 0x00	; 0
    4914:	08 95       	ret
{
	u8 Local_u8ErrorState = E_OK ;

	if (USART_u8State == IDLE)
	{
		if ((Copy_pchString != NULL) && (NotificationFunc != NULL))
    4916:	82 e0       	ldi	r24, 0x02	; 2
	{
		Local_u8ErrorState = E_NOK ;
	}

	return Local_u8ErrorState ;
}
    4918:	08 95       	ret

0000491a <__vector_13>:

//-------------------------------------------------------------------------------------------------------------------------------
/* ISR for RX complete */
void __vector_13 (void)		__attribute__ ((signal)) ;
void __vector_13 (void)
{
    491a:	1f 92       	push	r1
    491c:	0f 92       	push	r0
    491e:	0f b6       	in	r0, 0x3f	; 63
    4920:	0f 92       	push	r0
    4922:	11 24       	eor	r1, r1
    4924:	2f 93       	push	r18
    4926:	3f 93       	push	r19
    4928:	4f 93       	push	r20
    492a:	5f 93       	push	r21
    492c:	6f 93       	push	r22
    492e:	7f 93       	push	r23
    4930:	8f 93       	push	r24
    4932:	9f 93       	push	r25
    4934:	af 93       	push	r26
    4936:	bf 93       	push	r27
    4938:	ef 93       	push	r30
    493a:	ff 93       	push	r31
		/*Receive next Data*/
		USART_pu8ReceiveData[USART_u8Index] = UDR ;
    493c:	90 91 1a 02 	lds	r25, 0x021A
    4940:	8c b1       	in	r24, 0x0c	; 12
    4942:	e0 91 17 02 	lds	r30, 0x0217
    4946:	f0 91 18 02 	lds	r31, 0x0218
    494a:	e9 0f       	add	r30, r25
    494c:	f1 1d       	adc	r31, r1
    494e:	80 83       	st	Z, r24

		/*Increment Data index of the buffer*/
		USART_u8Index++ ;
    4950:	9f 5f       	subi	r25, 0xFF	; 255
    4952:	90 93 1a 02 	sts	0x021A, r25

		if (USART_u8Index == USART_u8BufferSize)
    4956:	80 91 19 02 	lds	r24, 0x0219
    495a:	98 17       	cp	r25, r24
    495c:	51 f4       	brne	.+20     	; 0x4972 <__vector_13+0x58>
		{
			/*Send Data Complete*/

			USART_u8Index=0;
    495e:	10 92 1a 02 	sts	0x021A, r1
			/*USART is now IDLE*/
			USART_u8State = IDLE ;
    4962:	10 92 14 02 	sts	0x0214, r1

			/*Call Notification Function*/
			USART_pvNotificationFunc() ;
    4966:	e0 91 15 02 	lds	r30, 0x0215
    496a:	f0 91 16 02 	lds	r31, 0x0216
    496e:	09 95       	icall

			/*USART Recieve Interrupt Disable*/
			CLR_BIT(UCSRB , UCSRB_RXCIE) ;
    4970:	57 98       	cbi	0x0a, 7	; 10
		else
		{
			/*Do Noting*/
		}

}
    4972:	ff 91       	pop	r31
    4974:	ef 91       	pop	r30
    4976:	bf 91       	pop	r27
    4978:	af 91       	pop	r26
    497a:	9f 91       	pop	r25
    497c:	8f 91       	pop	r24
    497e:	7f 91       	pop	r23
    4980:	6f 91       	pop	r22
    4982:	5f 91       	pop	r21
    4984:	4f 91       	pop	r20
    4986:	3f 91       	pop	r19
    4988:	2f 91       	pop	r18
    498a:	0f 90       	pop	r0
    498c:	0f be       	out	0x3f, r0	; 63
    498e:	0f 90       	pop	r0
    4990:	1f 90       	pop	r1
    4992:	18 95       	reti

00004994 <__vector_15>:

//-------------------------------------------------------------------------------------------------------------------------------
/* ISR for TX complete */
void __vector_15 (void)		__attribute__ ((signal)) ;
void __vector_15 (void)
{
    4994:	1f 92       	push	r1
    4996:	0f 92       	push	r0
    4998:	0f b6       	in	r0, 0x3f	; 63
    499a:	0f 92       	push	r0
    499c:	11 24       	eor	r1, r1
    499e:	2f 93       	push	r18
    49a0:	3f 93       	push	r19
    49a2:	4f 93       	push	r20
    49a4:	5f 93       	push	r21
    49a6:	6f 93       	push	r22
    49a8:	7f 93       	push	r23
    49aa:	8f 93       	push	r24
    49ac:	9f 93       	push	r25
    49ae:	af 93       	push	r26
    49b0:	bf 93       	push	r27
    49b2:	ef 93       	push	r30
    49b4:	ff 93       	push	r31

		/*Increment Data index of the buffer*/
		USART_u8Index++ ;
    49b6:	80 91 1a 02 	lds	r24, 0x021A
    49ba:	8f 5f       	subi	r24, 0xFF	; 255
    49bc:	80 93 1a 02 	sts	0x021A, r24

		if (USART_pu8SendData[USART_u8Index] == '\0')
    49c0:	e0 91 12 02 	lds	r30, 0x0212
    49c4:	f0 91 13 02 	lds	r31, 0x0213
    49c8:	e8 0f       	add	r30, r24
    49ca:	f1 1d       	adc	r31, r1
    49cc:	e0 81       	ld	r30, Z
    49ce:	ee 23       	and	r30, r30
    49d0:	59 f4       	brne	.+22     	; 0x49e8 <__vector_15+0x54>
		{
			/*Receive Data Complete*/
			USART_u8Index=0;
    49d2:	10 92 1a 02 	sts	0x021A, r1

			/*USART is now IDLE*/
			USART_u8State = IDLE ;
    49d6:	10 92 14 02 	sts	0x0214, r1

			/*Call Notification Function*/
			USART_pvNotificationFunc() ;
    49da:	e0 91 15 02 	lds	r30, 0x0215
    49de:	f0 91 16 02 	lds	r31, 0x0216
    49e2:	09 95       	icall

			/*USART Transmit Interrupt Disable*/
			CLR_BIT(UCSRB , UCSRB_TXCIE) ;
    49e4:	56 98       	cbi	0x0a, 6	; 10
    49e6:	01 c0       	rjmp	.+2      	; 0x49ea <__vector_15+0x56>
		}
		else
		{
			/*Send Data not Complete*/
			/*Send next Data*/
			UDR = USART_pu8SendData[USART_u8Index] ;
    49e8:	ec b9       	out	0x0c, r30	; 12
		}

}
    49ea:	ff 91       	pop	r31
    49ec:	ef 91       	pop	r30
    49ee:	bf 91       	pop	r27
    49f0:	af 91       	pop	r26
    49f2:	9f 91       	pop	r25
    49f4:	8f 91       	pop	r24
    49f6:	7f 91       	pop	r23
    49f8:	6f 91       	pop	r22
    49fa:	5f 91       	pop	r21
    49fc:	4f 91       	pop	r20
    49fe:	3f 91       	pop	r19
    4a00:	2f 91       	pop	r18
    4a02:	0f 90       	pop	r0
    4a04:	0f be       	out	0x3f, r0	; 63
    4a06:	0f 90       	pop	r0
    4a08:	1f 90       	pop	r1
    4a0a:	18 95       	reti

00004a0c <TWI_voidInitMaster>:

//-------------------------------------------------------------------------------------------------------------------------------

/*Set master address to 0 if master will not be addressed*/
void TWI_voidInitMaster(u8 Copy_u8Address)
{
    4a0c:	98 2f       	mov	r25, r24

	/*Set SCL frequency to 400kHz, with 8Mhz system frequency*/
	/*1- Set TWBR to 2 => [0:255] */

	TWBR= (u8) (((F_CPU/SCL_Clock)-16) / (2*TWI_PRESCALLER));
    4a0e:	80 e2       	ldi	r24, 0x20	; 32
    4a10:	80 b9       	out	0x00, r24	; 0

	/* Set the prescaler */
	/*2- Clear the prescaler bits (TWPS)*/
	if (TWI_PRESCALLER==PRESCALLER_BY_1)
	{
		TWSR=0;
    4a12:	11 b8       	out	0x01, r1	; 1
	{
		TWSR=3;
	}

	/*Check if the master node will be addressed & set the Master Address */
	if(Copy_u8Address != 0)
    4a14:	99 23       	and	r25, r25
    4a16:	11 f0       	breq	.+4      	; 0x4a1c <TWI_voidInitMaster+0x10>
	{
		/*Set the required address in the 7 MSB of TWAR*/
		TWAR = Copy_u8Address<<1;
    4a18:	99 0f       	add	r25, r25
    4a1a:	92 b9       	out	0x02, r25	; 2
	}

	/************** Enable *******************/

	/*Enable Acknowledge bit*/
	SET_BIT(TWCR,TWCR_TWEA);
    4a1c:	86 b7       	in	r24, 0x36	; 54
    4a1e:	80 64       	ori	r24, 0x40	; 64
    4a20:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI Peripheral*/
	SET_BIT(TWCR,TWCR_TWEN);
    4a22:	86 b7       	in	r24, 0x36	; 54
    4a24:	84 60       	ori	r24, 0x04	; 4
    4a26:	86 bf       	out	0x36, r24	; 54
}
    4a28:	08 95       	ret

00004a2a <TWI_voidInitSlave>:

void TWI_voidInitSlave(u8 Copy_u8Address)
{
	/*Set the slave address*/
	TWAR = Copy_u8Address<<1;
    4a2a:	88 0f       	add	r24, r24
    4a2c:	82 b9       	out	0x02, r24	; 2

	/************** Enable *******************/

	/*Enable Acknowledge bit*/
	SET_BIT(TWCR,TWCR_TWEA);
    4a2e:	86 b7       	in	r24, 0x36	; 54
    4a30:	80 64       	ori	r24, 0x40	; 64
    4a32:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4a34:	86 b7       	in	r24, 0x36	; 54
    4a36:	84 60       	ori	r24, 0x04	; 4
    4a38:	86 bf       	out	0x36, r24	; 54
}
    4a3a:	08 95       	ret

00004a3c <TWI_SendStartCondition>:
{
	TWI_ErrStatus Local_Error= NoError;


	/*Send start condition*/
	SET_BIT(TWCR, TWCR_TWSTA);
    4a3c:	86 b7       	in	r24, 0x36	; 54
    4a3e:	80 62       	ori	r24, 0x20	; 32
    4a40:	86 bf       	out	0x36, r24	; 54
	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4a42:	86 b7       	in	r24, 0x36	; 54
    4a44:	80 68       	ori	r24, 0x80	; 128
    4a46:	86 bf       	out	0x36, r24	; 54
	Hint : we could use
	TWCR=(1<<TWINT)|(1<<TWEN)|(1<<TWSTA);
	 */

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4a48:	06 b6       	in	r0, 0x36	; 54
    4a4a:	07 fe       	sbrs	r0, 7
    4a4c:	fd cf       	rjmp	.-6      	; 0x4a48 <TWI_SendStartCondition+0xc>

	/*Check the operation status (Bit Masking) */
	if((TWSR & 0xF8) != START_ACK )
    4a4e:	81 b1       	in	r24, 0x01	; 1
    4a50:	90 e0       	ldi	r25, 0x00	; 0
    4a52:	88 7f       	andi	r24, 0xF8	; 248
    4a54:	88 30       	cpi	r24, 0x08	; 8
    4a56:	09 f0       	breq	.+2      	; 0x4a5a <TWI_SendStartCondition+0x1e>
    4a58:	91 e0       	ldi	r25, 0x01	; 1
	{
		/*Do nothing*/
	}

	return Local_Error;
}
    4a5a:	89 2f       	mov	r24, r25
    4a5c:	08 95       	ret

00004a5e <TWI_SendRepeatedStart>:
TWI_ErrStatus TWI_SendRepeatedStart(void)
{
	TWI_ErrStatus Local_Error= NoError;

	/*Send start condition*/
	SET_BIT(TWCR, TWCR_TWSTA);
    4a5e:	86 b7       	in	r24, 0x36	; 54
    4a60:	80 62       	ori	r24, 0x20	; 32
    4a62:	86 bf       	out	0x36, r24	; 54
	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4a64:	86 b7       	in	r24, 0x36	; 54
    4a66:	80 68       	ori	r24, 0x80	; 128
    4a68:	86 bf       	out	0x36, r24	; 54
	Hint : we could use
	TWCR=(1<<TWINT)|(1<<TWEN)|(1<<TWSTA);
	 */

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4a6a:	86 b7       	in	r24, 0x36	; 54
    4a6c:	84 60       	ori	r24, 0x04	; 4
    4a6e:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4a70:	06 b6       	in	r0, 0x36	; 54
    4a72:	07 fe       	sbrs	r0, 7
    4a74:	fd cf       	rjmp	.-6      	; 0x4a70 <TWI_SendRepeatedStart+0x12>

	/*Check the operation status*/
	if((TWSR & 0xF8) != REP_START_ACK )
    4a76:	81 b1       	in	r24, 0x01	; 1
    4a78:	88 7f       	andi	r24, 0xF8	; 248
    4a7a:	80 31       	cpi	r24, 0x10	; 16
    4a7c:	11 f0       	breq	.+4      	; 0x4a82 <TWI_SendRepeatedStart+0x24>
    4a7e:	82 e0       	ldi	r24, 0x02	; 2
    4a80:	08 95       	ret
    4a82:	80 e0       	ldi	r24, 0x00	; 0
	{
		/*Do nothing*/
	}

	return Local_Error;
}
    4a84:	08 95       	ret

00004a86 <TWI_SendSlaveAddressWithWrite>:
TWI_ErrStatus TWI_SendSlaveAddressWithWrite(u8 Copy_u8SlaveAddress)
{
	TWI_ErrStatus Local_Error= NoError;

	/*send the 7bit slave address to the bus*/
	TWDR = (Copy_u8SlaveAddress<<1) ;
    4a86:	88 0f       	add	r24, r24
    4a88:	83 b9       	out	0x03, r24	; 3
	/*set the write request in the LSB in the data register*/
	CLR_BIT(TWDR,0);
    4a8a:	18 98       	cbi	0x03, 0	; 3

	/*Clear the start condition bit*/
	CLR_BIT(TWCR,TWCR_TWSTA);
    4a8c:	86 b7       	in	r24, 0x36	; 54
    4a8e:	8f 7d       	andi	r24, 0xDF	; 223
    4a90:	86 bf       	out	0x36, r24	; 54

	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4a92:	86 b7       	in	r24, 0x36	; 54
    4a94:	80 68       	ori	r24, 0x80	; 128
    4a96:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4a98:	86 b7       	in	r24, 0x36	; 54
    4a9a:	84 60       	ori	r24, 0x04	; 4
    4a9c:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4a9e:	06 b6       	in	r0, 0x36	; 54
    4aa0:	07 fe       	sbrs	r0, 7
    4aa2:	fd cf       	rjmp	.-6      	; 0x4a9e <TWI_SendSlaveAddressWithWrite+0x18>

	/*Check the operation status*/
	if((TWSR & 0xF8) != SLAVE_ADD_AND_WR_ACK )
    4aa4:	81 b1       	in	r24, 0x01	; 1
    4aa6:	88 7f       	andi	r24, 0xF8	; 248
    4aa8:	88 31       	cpi	r24, 0x18	; 24
    4aaa:	11 f0       	breq	.+4      	; 0x4ab0 <TWI_SendSlaveAddressWithWrite+0x2a>
    4aac:	83 e0       	ldi	r24, 0x03	; 3
    4aae:	08 95       	ret
    4ab0:	80 e0       	ldi	r24, 0x00	; 0
	{
		/*Do nothing*/
	}

	return Local_Error;
}
    4ab2:	08 95       	ret

00004ab4 <TWI_SendSlaveAddressWithRead>:
TWI_ErrStatus TWI_SendSlaveAddressWithRead(u8 Copy_u8SlaveAddress)
{
	TWI_ErrStatus Local_Error= NoError;

	/*send the 7bit slave address to the bus*/
	TWDR = Copy_u8SlaveAddress <<1;
    4ab4:	88 0f       	add	r24, r24
    4ab6:	83 b9       	out	0x03, r24	; 3
	/*set the read request in the LSB in the data register*/
	SET_BIT(TWDR,0);
    4ab8:	18 9a       	sbi	0x03, 0	; 3

	/*Clear the start condition bit*/
	CLR_BIT(TWCR,TWCR_TWSTA);
    4aba:	86 b7       	in	r24, 0x36	; 54
    4abc:	8f 7d       	andi	r24, 0xDF	; 223
    4abe:	86 bf       	out	0x36, r24	; 54

	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4ac0:	86 b7       	in	r24, 0x36	; 54
    4ac2:	80 68       	ori	r24, 0x80	; 128
    4ac4:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4ac6:	86 b7       	in	r24, 0x36	; 54
    4ac8:	84 60       	ori	r24, 0x04	; 4
    4aca:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4acc:	06 b6       	in	r0, 0x36	; 54
    4ace:	07 fe       	sbrs	r0, 7
    4ad0:	fd cf       	rjmp	.-6      	; 0x4acc <TWI_SendSlaveAddressWithRead+0x18>

	/*Check the operation status*/
	if((TWSR & 0xF8) != SLAVE_ADD_AND_RD_ACK )
    4ad2:	81 b1       	in	r24, 0x01	; 1
    4ad4:	88 7f       	andi	r24, 0xF8	; 248
    4ad6:	80 34       	cpi	r24, 0x40	; 64
    4ad8:	11 f0       	breq	.+4      	; 0x4ade <TWI_SendSlaveAddressWithRead+0x2a>
    4ada:	84 e0       	ldi	r24, 0x04	; 4
    4adc:	08 95       	ret
    4ade:	80 e0       	ldi	r24, 0x00	; 0
	{
		/*Do nothing*/
	}

	return Local_Error;
}
    4ae0:	08 95       	ret

00004ae2 <TWI_MasterWriteDataByte>:
TWI_ErrStatus TWI_MasterWriteDataByte(u8 Copy_u8DataByte)
{
	TWI_ErrStatus Local_Error= NoError;

	/*Write the data byte on the bus*/
	TWDR = Copy_u8DataByte;
    4ae2:	83 b9       	out	0x03, r24	; 3

	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4ae4:	86 b7       	in	r24, 0x36	; 54
    4ae6:	80 68       	ori	r24, 0x80	; 128
    4ae8:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4aea:	86 b7       	in	r24, 0x36	; 54
    4aec:	84 60       	ori	r24, 0x04	; 4
    4aee:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4af0:	06 b6       	in	r0, 0x36	; 54
    4af2:	07 fe       	sbrs	r0, 7
    4af4:	fd cf       	rjmp	.-6      	; 0x4af0 <TWI_MasterWriteDataByte+0xe>

	/*Check the operation status*/
	if((TWSR & 0xF8) !=  MSTR_WR_BYTE_ACK)
    4af6:	81 b1       	in	r24, 0x01	; 1
    4af8:	88 7f       	andi	r24, 0xF8	; 248
    4afa:	88 32       	cpi	r24, 0x28	; 40
    4afc:	11 f0       	breq	.+4      	; 0x4b02 <TWI_MasterWriteDataByte+0x20>
    4afe:	85 e0       	ldi	r24, 0x05	; 5
    4b00:	08 95       	ret
    4b02:	80 e0       	ldi	r24, 0x00	; 0
	{
		/*Do nothing*/
	}

	return Local_Error;
}
    4b04:	08 95       	ret

00004b06 <TWI_MasterReadDataByte>:

TWI_ErrStatus TWI_MasterReadDataByte(u8* Copy_pu8DataByte)
{
    4b06:	fc 01       	movw	r30, r24
	TWI_ErrStatus Local_Error= NoError;

	/*Clear the interrupt flag to allow the slave send the data*/
	SET_BIT(TWCR,TWCR_TWINT);
    4b08:	86 b7       	in	r24, 0x36	; 54
    4b0a:	80 68       	ori	r24, 0x80	; 128
    4b0c:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4b0e:	86 b7       	in	r24, 0x36	; 54
    4b10:	84 60       	ori	r24, 0x04	; 4
    4b12:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4b14:	06 b6       	in	r0, 0x36	; 54
    4b16:	07 fe       	sbrs	r0, 7
    4b18:	fd cf       	rjmp	.-6      	; 0x4b14 <TWI_MasterReadDataByte+0xe>

	/*Check the operation status*/
	if((TWSR & 0xF8) !=  MSTR_RD_BYTE_WITH_ACK)
    4b1a:	81 b1       	in	r24, 0x01	; 1
    4b1c:	88 7f       	andi	r24, 0xF8	; 248
    4b1e:	80 35       	cpi	r24, 0x50	; 80
    4b20:	11 f0       	breq	.+4      	; 0x4b26 <TWI_MasterReadDataByte+0x20>
    4b22:	86 e0       	ldi	r24, 0x06	; 6
    4b24:	08 95       	ret
		Local_Error = MasterReadByteErr;
	}
	else
	{
		/*Read the received data*/
		*Copy_pu8DataByte = TWDR;
    4b26:	83 b1       	in	r24, 0x03	; 3
    4b28:	80 83       	st	Z, r24
    4b2a:	80 e0       	ldi	r24, 0x00	; 0
	}

	return Local_Error;
}
    4b2c:	08 95       	ret

00004b2e <TWI_SlaveWriteDataByte>:
TWI_ErrStatus TWI_SlaveWriteDataByte(u8 Copy_u8DataByte)
{
	TWI_ErrStatus Local_Error= NoError;

	/*Write the data byte on the bus*/
	TWDR = Copy_u8DataByte;
    4b2e:	83 b9       	out	0x03, r24	; 3

	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4b30:	86 b7       	in	r24, 0x36	; 54
    4b32:	80 68       	ori	r24, 0x80	; 128
    4b34:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4b36:	86 b7       	in	r24, 0x36	; 54
    4b38:	84 60       	ori	r24, 0x04	; 4
    4b3a:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4b3c:	06 b6       	in	r0, 0x36	; 54
    4b3e:	07 fe       	sbrs	r0, 7
    4b40:	fd cf       	rjmp	.-6      	; 0x4b3c <TWI_SlaveWriteDataByte+0xe>

	/*Check the operation status*/
	if((TWSR & 0xF8) !=  SLAVE_BYTE_TRANSMITTED)
    4b42:	81 b1       	in	r24, 0x01	; 1
    4b44:	88 7f       	andi	r24, 0xF8	; 248
    4b46:	88 3b       	cpi	r24, 0xB8	; 184
    4b48:	11 f0       	breq	.+4      	; 0x4b4e <TWI_SlaveWriteDataByte+0x20>
    4b4a:	87 e0       	ldi	r24, 0x07	; 7
    4b4c:	08 95       	ret
    4b4e:	80 e0       	ldi	r24, 0x00	; 0
	{
		/*Do nothing*/
	}

	return Local_Error;
}
    4b50:	08 95       	ret

00004b52 <TWI_SlaveReadDataByte>:

TWI_ErrStatus TWI_SlaveReadDataByte(u8* Copy_pu8DataByte)
{
    4b52:	fc 01       	movw	r30, r24
	TWI_ErrStatus Local_Error= NoError;

	SET_BIT(TWCR,TWCR_TWINT);
    4b54:	86 b7       	in	r24, 0x36	; 54
    4b56:	80 68       	ori	r24, 0x80	; 128
    4b58:	86 bf       	out	0x36, r24	; 54

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    4b5a:	86 b7       	in	r24, 0x36	; 54
    4b5c:	84 60       	ori	r24, 0x04	; 4
    4b5e:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4b60:	06 b6       	in	r0, 0x36	; 54
    4b62:	07 fe       	sbrs	r0, 7
    4b64:	fd cf       	rjmp	.-6      	; 0x4b60 <TWI_SlaveReadDataByte+0xe>

	/*Check the operation status*/
	if((TWSR & 0xF8) !=  SLAVE_ADD_RCVD_WR_REQ)
    4b66:	81 b1       	in	r24, 0x01	; 1
    4b68:	88 7f       	andi	r24, 0xF8	; 248
    4b6a:	80 36       	cpi	r24, 0x60	; 96
    4b6c:	11 f0       	breq	.+4      	; 0x4b72 <TWI_SlaveReadDataByte+0x20>
    4b6e:	98 e0       	ldi	r25, 0x08	; 8
    4b70:	01 c0       	rjmp	.+2      	; 0x4b74 <TWI_SlaveReadDataByte+0x22>
    4b72:	90 e0       	ldi	r25, 0x00	; 0
	{
		Local_Error = SlaveReadByteErr;
	}

	SET_BIT(TWCR,TWCR_TWINT);
    4b74:	86 b7       	in	r24, 0x36	; 54
    4b76:	80 68       	ori	r24, 0x80	; 128
    4b78:	86 bf       	out	0x36, r24	; 54

	/*wait until the operation finishes and the flag is raised*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    4b7a:	06 b6       	in	r0, 0x36	; 54
    4b7c:	07 fe       	sbrs	r0, 7
    4b7e:	fd cf       	rjmp	.-6      	; 0x4b7a <TWI_SlaveReadDataByte+0x28>
	/*Check the operation status*/
	if((TWSR & 0xF8) !=  SLAVE_DATA_RECEIVED)
    4b80:	81 b1       	in	r24, 0x01	; 1
    4b82:	88 7f       	andi	r24, 0xF8	; 248
    4b84:	80 38       	cpi	r24, 0x80	; 128
    4b86:	11 f0       	breq	.+4      	; 0x4b8c <TWI_SlaveReadDataByte+0x3a>
    4b88:	98 e0       	ldi	r25, 0x08	; 8
    4b8a:	02 c0       	rjmp	.+4      	; 0x4b90 <TWI_SlaveReadDataByte+0x3e>
		Local_Error = SlaveReadByteErr;
	}
	else
	{
		/*Read the received data*/
		*Copy_pu8DataByte = TWDR;
    4b8c:	83 b1       	in	r24, 0x03	; 3
    4b8e:	80 83       	st	Z, r24
	}

	return Local_Error;
}
    4b90:	89 2f       	mov	r24, r25
    4b92:	08 95       	ret

00004b94 <TWI_SendStopCondition>:


void TWI_SendStopCondition(void)
{
	/*Sent a stop condition on the bus*/
	SET_BIT(TWCR,TWCR_TWSTO);
    4b94:	86 b7       	in	r24, 0x36	; 54
    4b96:	80 61       	ori	r24, 0x10	; 16
    4b98:	86 bf       	out	0x36, r24	; 54

	/*Clear the interrupt flag to start the previous operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    4b9a:	86 b7       	in	r24, 0x36	; 54
    4b9c:	80 68       	ori	r24, 0x80	; 128
    4b9e:	86 bf       	out	0x36, r24	; 54

}
    4ba0:	08 95       	ret

00004ba2 <TIMER0_voidInit>:
{
	/*Set Configurable Modes*/
	#if TIMER0_WAVEFORM_GENERATION_MODE == TIMER_NORMAL_MODE

		/*Initialize Waveform Generation Mode as Normal Mode*/
		CLR_BIT(TCCR0 , TCCR0_WGM00) ;
    4ba2:	83 b7       	in	r24, 0x33	; 51
    4ba4:	8f 7b       	andi	r24, 0xBF	; 191
    4ba6:	83 bf       	out	0x33, r24	; 51
		CLR_BIT(TCCR0 , TCCR0_WGM01) ;
    4ba8:	83 b7       	in	r24, 0x33	; 51
    4baa:	87 7f       	andi	r24, 0xF7	; 247
    4bac:	83 bf       	out	0x33, r24	; 51

		/*Set the Required Preload Value*/
		TCNT0 = TIMER0_PRELOAD_VAL ;
    4bae:	12 be       	out	0x32, r1	; 50

		/*Timer0 Overflow Interrupt Enable*/
		#if TIMER0_OVERFLOW_INTERRUPT == DISABLE
			CLR_BIT(TIMSK , TIMSK_TOIE0) ;
		#elif TIMER0_OVERFLOW_INTERRUPT == ENABLE
			SET_BIT(TIMSK , TIMSK_TOIE0) ;
    4bb0:	89 b7       	in	r24, 0x39	; 57
    4bb2:	81 60       	ori	r24, 0x01	; 1
    4bb4:	89 bf       	out	0x39, r24	; 57
	#error "Wrong TIMER0_WAVEFORM_GENERATION_MODE Config"

	#endif

		/*Set the Required Prescaler*/
	TCCR0 &= TIMER_PRESCALER_MASK ;
    4bb6:	83 b7       	in	r24, 0x33	; 51
    4bb8:	88 7f       	andi	r24, 0xF8	; 248
    4bba:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= TIMER0_PRESCALER ;
    4bbc:	83 b7       	in	r24, 0x33	; 51
    4bbe:	84 60       	ori	r24, 0x04	; 4
    4bc0:	83 bf       	out	0x33, r24	; 51
}
    4bc2:	08 95       	ret

00004bc4 <TIMER0_voidSetPreload>:

void TIMER0_voidSetPreload(u8 copy_u8Preload)
{
	TCNT0 = copy_u8Preload ;
    4bc4:	82 bf       	out	0x32, r24	; 50
}
    4bc6:	08 95       	ret

00004bc8 <TIMER0_voidSetCTC>:

void TIMER0_voidSetCTC(u8 copy_u8CTC)
{
	OCR0 = copy_u8CTC ;
    4bc8:	8c bf       	out	0x3c, r24	; 60
}
    4bca:	08 95       	ret

00004bcc <TIMER0_voidSetFastPWM>:
{
	#if TIMER0_WAVEFORM_GENERATION_MODE == TIMER_FAST_PWM_MODE
		/*Set the Required CTC Value*/
		OCR0 = copy_u8PWM ;
	#endif
}
    4bcc:	08 95       	ret

00004bce <TIMER0_voidSetPhaseCorrectPWM>:
{
	#if TIMER0_WAVEFORM_GENERATION_MODE == TIMER_PWM_MODE
		/*Set the Required CTC Value*/
		OCR0 = copy_u8PWM ;
	#endif
}
    4bce:	08 95       	ret

00004bd0 <TIMER0_u8GetTimerCounterValue>:

u8 TIMER0_u8GetTimerCounterValue(void)
{

	return TCNT0 ;
    4bd0:	82 b7       	in	r24, 0x32	; 50
}
    4bd2:	08 95       	ret

00004bd4 <TIMER1_voidInit>:
		SET_BIT(TCCR1A,TCCR1A_WGM10);
		SET_BIT(TCCR1A,TCCR1A_WGM11);
		SET_BIT(TCCR1B,TCCR1B_WGM12);
		SET_BIT(TCCR1B,TCCR1B_WGM13);
	#elif TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
		CLR_BIT(TCCR1A,TCCR1A_WGM10);
    4bd4:	8f b5       	in	r24, 0x2f	; 47
    4bd6:	8e 7f       	andi	r24, 0xFE	; 254
    4bd8:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A,TCCR1A_WGM11);
    4bda:	8f b5       	in	r24, 0x2f	; 47
    4bdc:	82 60       	ori	r24, 0x02	; 2
    4bde:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1B,TCCR1B_WGM12);
    4be0:	8e b5       	in	r24, 0x2e	; 46
    4be2:	88 60       	ori	r24, 0x08	; 8
    4be4:	8e bd       	out	0x2e, r24	; 46
		SET_BIT(TCCR1B,TCCR1B_WGM13);
    4be6:	8e b5       	in	r24, 0x2e	; 46
    4be8:	80 61       	ori	r24, 0x10	; 16
    4bea:	8e bd       	out	0x2e, r24	; 46
	#else
	#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
	#endif

	/*Set the require CTC Values*/
	OCR1AL = (u8)TIMER1_CTCA_VAL ;
    4bec:	84 ef       	ldi	r24, 0xF4	; 244
    4bee:	8a bd       	out	0x2a, r24	; 42
	OCR1AH |= (TIMER1_CTCA_VAL>>8) ;
    4bf0:	8b b5       	in	r24, 0x2b	; 43
    4bf2:	81 60       	ori	r24, 0x01	; 1
    4bf4:	8b bd       	out	0x2b, r24	; 43

	OCR1BL = TIMER1_CTCB_VAL ;
    4bf6:	18 bc       	out	0x28, r1	; 40
	OCR1BH |= (TIMER1_CTCB_VAL>>8) ;
    4bf8:	89 b5       	in	r24, 0x29	; 41
    4bfa:	89 bd       	out	0x29, r24	; 41
		/*Set ICR1*/
	#if TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
		ICR1L = (u8)TIMER1_ICR1_VAL ;
    4bfc:	80 e2       	ldi	r24, 0x20	; 32
    4bfe:	86 bd       	out	0x26, r24	; 38
		ICR1H = (TIMER1_ICR1_VAL>>8) ;
    4c00:	8e e4       	ldi	r24, 0x4E	; 78
    4c02:	87 bd       	out	0x27, r24	; 39
		#if TIMER1_ICR_EDGE == RISING_EDGE
			SET_BIT(TCCR1B , TCCR1B_ICES1) ;
    4c04:	8e b5       	in	r24, 0x2e	; 46
    4c06:	80 64       	ori	r24, 0x40	; 64
    4c08:	8e bd       	out	0x2e, r24	; 46
		/*Set OCR1A mode*/
	#if TIMER1_OCR1A_MODE == TIMER_OC_DISCONNECTED
		CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
		CLR_BIT(TCCR1A , TCCR1A_COM1A1) ;
	#elif TIMER1_OCR1A_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
		CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
    4c0a:	8f b5       	in	r24, 0x2f	; 47
    4c0c:	8f 7b       	andi	r24, 0xBF	; 191
    4c0e:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A , TCCR1A_COM1A1) ;
    4c10:	8f b5       	in	r24, 0x2f	; 47
    4c12:	80 68       	ori	r24, 0x80	; 128
    4c14:	8f bd       	out	0x2f, r24	; 47
		/*Set OCR1B mode*/
	#if TIMER1_OCR1B_MODE == TIMER_OC_DISCONNECTED
		CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
		CLR_BIT(TCCR1A , TCCR1A_COM1B1) ;
	#elif TIMER1_OCR1B_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
		CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
    4c16:	8f b5       	in	r24, 0x2f	; 47
    4c18:	8f 7e       	andi	r24, 0xEF	; 239
    4c1a:	8f bd       	out	0x2f, r24	; 47
		SET_BIT(TCCR1A , TCCR1A_COM1B1) ;
    4c1c:	8f b5       	in	r24, 0x2f	; 47
    4c1e:	80 62       	ori	r24, 0x20	; 32
    4c20:	8f bd       	out	0x2f, r24	; 47
	#error "Wrong TIMER1_OCR1B_MODE Config"
	#endif

		/*Timer1 PWM Interrupt Enable*/
	#if TIMER1_OVERFLOW_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_TOIE1) ;
    4c22:	89 b7       	in	r24, 0x39	; 57
    4c24:	8b 7f       	andi	r24, 0xFB	; 251
    4c26:	89 bf       	out	0x39, r24	; 57
	#else
	#error "Wrong TIMER1_OVERFLOW_INTERRUPT Config"
	#endif

	#if TIMER1_CTCA_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_OCIE1A) ;
    4c28:	89 b7       	in	r24, 0x39	; 57
    4c2a:	8f 7e       	andi	r24, 0xEF	; 239
    4c2c:	89 bf       	out	0x39, r24	; 57
	#else
	#error "Wrong TIMER1_CTCA_INTERRUPT Config"
	#endif

	#if TIMER1_CTCB_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_OCIE1B) ;
    4c2e:	89 b7       	in	r24, 0x39	; 57
    4c30:	87 7f       	andi	r24, 0xF7	; 247
    4c32:	89 bf       	out	0x39, r24	; 57
	#else
	#error "Wrong TIMER1_CTCB_INTERRUPT Config"
	#endif

	#if TIMER1_ICR_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_TICIE1) ;
    4c34:	89 b7       	in	r24, 0x39	; 57
    4c36:	8f 7d       	andi	r24, 0xDF	; 223
    4c38:	89 bf       	out	0x39, r24	; 57
#else
#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
#endif

	/*Set the Required Prescaler*/
	TCCR1B &= TIMER_PRESCALER_MASK ;
    4c3a:	8e b5       	in	r24, 0x2e	; 46
    4c3c:	88 7f       	andi	r24, 0xF8	; 248
    4c3e:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= TIMER1_PRESCALER ;
    4c40:	8e b5       	in	r24, 0x2e	; 46
    4c42:	82 60       	ori	r24, 0x02	; 2
    4c44:	8e bd       	out	0x2e, r24	; 46
}
    4c46:	08 95       	ret

00004c48 <TIMER1_voidSetPreload>:

void TIMER1_voidSetPreload(u16 copy_u8Preload)
{
	TCNT1L = copy_u8Preload ;
    4c48:	8c bd       	out	0x2c, r24	; 44
	TCNT1H |= (copy_u8Preload>>8) ;
    4c4a:	8d b5       	in	r24, 0x2d	; 45
    4c4c:	89 2b       	or	r24, r25
    4c4e:	8d bd       	out	0x2d, r24	; 45
}
    4c50:	08 95       	ret

00004c52 <TIMER1_voidSetCTCA>:

void TIMER1_voidSetCTCA(u16 copy_u8CTCA)
{
	OCR1AL = copy_u8CTCA ;
    4c52:	8a bd       	out	0x2a, r24	; 42
	OCR1AH |= (copy_u8CTCA>>8) ;
    4c54:	8b b5       	in	r24, 0x2b	; 43
    4c56:	89 2b       	or	r24, r25
    4c58:	8b bd       	out	0x2b, r24	; 43
}
    4c5a:	08 95       	ret

00004c5c <TIMER1_voidSetCTCB>:

void TIMER1_voidSetCTCB(u16 copy_u8CTCB)
{
	OCR1BL = copy_u8CTCB ;
    4c5c:	88 bd       	out	0x28, r24	; 40
	OCR1BH |= (copy_u8CTCB>>8) ;
    4c5e:	89 b5       	in	r24, 0x29	; 41
    4c60:	89 2b       	or	r24, r25
    4c62:	89 bd       	out	0x29, r24	; 41
}
    4c64:	08 95       	ret

00004c66 <TIMER1_u8GetTimerCounterValue>:

u16 TIMER1_u8GetTimerCounterValue(void)
{
	u16 Local_Var;
	Local_Var = TCNT1L;
    4c66:	2c b5       	in	r18, 0x2c	; 44
    4c68:	30 e0       	ldi	r19, 0x00	; 0
	Local_Var |= (TCNT1H<<8);
    4c6a:	4d b5       	in	r20, 0x2d	; 45
    4c6c:	94 2f       	mov	r25, r20
    4c6e:	80 e0       	ldi	r24, 0x00	; 0
    4c70:	28 2b       	or	r18, r24
    4c72:	39 2b       	or	r19, r25

	return Local_Var;
}
    4c74:	c9 01       	movw	r24, r18
    4c76:	08 95       	ret

00004c78 <TIMER2_voidInit>:
	OCR2 = TIMER2_CTC_VAL ;

#elif TIMER2_WAVEFORM_GENERATION_MODE == TIMER_CTC_MODE

	/*Initialize Waveform Generation Mode as CTC Mode*/
	CLR_BIT(TCCR2 , TCCR2_WGM20) ;
    4c78:	85 b5       	in	r24, 0x25	; 37
    4c7a:	8f 7b       	andi	r24, 0xBF	; 191
    4c7c:	85 bd       	out	0x25, r24	; 37
	SET_BIT(TCCR2 , TCCR2_WGM21) ;
    4c7e:	85 b5       	in	r24, 0x25	; 37
    4c80:	88 60       	ori	r24, 0x08	; 8
    4c82:	85 bd       	out	0x25, r24	; 37

	/*Set the Required CTC Value*/
	OCR2 = TIMER2_CTC_VAL ;
    4c84:	8f ef       	ldi	r24, 0xFF	; 255
    4c86:	83 bd       	out	0x23, r24	; 35

		/*Set CTC PWM MODE*/
	#if TIMER2_OC2_MODE == TIMER_OC_DISCONNECTED
		CLR_BIT(TCCR2 , TCCR2_COM20) ;
    4c88:	85 b5       	in	r24, 0x25	; 37
    4c8a:	8f 7e       	andi	r24, 0xEF	; 239
    4c8c:	85 bd       	out	0x25, r24	; 37
		CLR_BIT(TCCR2 , TCCR2_COM21) ;
    4c8e:	85 b5       	in	r24, 0x25	; 37
    4c90:	8f 7d       	andi	r24, 0xDF	; 223
    4c92:	85 bd       	out	0x25, r24	; 37

		/*Timer2 Compare Match Interrupt Enable*/
	#if TIMER2_CTC_INTERRUPT == DISABLE
		CLR_BIT(TIMSK , TIMSK_OCIE2) ;
	#elif TIMER2_CTC_INTERRUPT == ENABLE
		SET_BIT(TIMSK , TIMSK_OCIE2) ;
    4c94:	89 b7       	in	r24, 0x39	; 57
    4c96:	80 68       	ori	r24, 0x80	; 128
    4c98:	89 bf       	out	0x39, r24	; 57
#error "Wrong TIMER2_WAVEFORM_GENERATION_MODE Config"

#endif

	/*Set the Required Prescaler*/
	TCCR2 &= TIMER_PRESCALER_MASK ;
    4c9a:	85 b5       	in	r24, 0x25	; 37
    4c9c:	88 7f       	andi	r24, 0xF8	; 248
    4c9e:	85 bd       	out	0x25, r24	; 37
	TCCR2 |= TIMER2_PRESCALER ;
    4ca0:	85 b5       	in	r24, 0x25	; 37
    4ca2:	87 60       	ori	r24, 0x07	; 7
    4ca4:	85 bd       	out	0x25, r24	; 37
}
    4ca6:	08 95       	ret

00004ca8 <TIMER2_voidSetPreload>:

void TIMER2_voidSetPreload(u8 copy_u8Preload)
{
	TCNT2 = copy_u8Preload ;
    4ca8:	84 bd       	out	0x24, r24	; 36
}
    4caa:	08 95       	ret

00004cac <TIMER2_voidSetCTC>:
void TIMER2_voidSetCTC(u8 copy_u8CTC)
{
	OCR2 = copy_u8CTC ;
    4cac:	83 bd       	out	0x23, r24	; 35
}
    4cae:	08 95       	ret

00004cb0 <TIMER2_voidSetFastPWM>:
{
#if TIMER2_WAVEFORM_GENERATION_MODE == TIMER_FAST_PWM_MODE
	/*Set the Required CTC Value*/
	OCR2 = copy_u8PWM ;
#endif
}
    4cb0:	08 95       	ret

00004cb2 <TIMER2_voidSetPhaseCorrectPWM>:
{
#if TIMER2_WAVEFORM_GENERATION_MODE == TIMER_PWM_MODE
	/*Set the Required CTC Value*/
	OCR2 = copy_u8PWM ;
#endif
}
    4cb2:	08 95       	ret

00004cb4 <TIMER2_u8GetTimerCounterValue>:

u8 TIMER2_u8GetTimerCounterValue(void)
{
	return TCNT2 ;
    4cb4:	84 b5       	in	r24, 0x24	; 36
}
    4cb6:	08 95       	ret

00004cb8 <TIMER_voidICUInitEnable>:


void TIMER_voidICUInitEnable(void)
{
	#if TIMER_ICP_INIT_STATE == TIMER_ICP_RISING_EDGE
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    4cb8:	8e b5       	in	r24, 0x2e	; 46
    4cba:	80 64       	ori	r24, 0x40	; 64
    4cbc:	8e bd       	out	0x2e, r24	; 46
	#else
		#error "Wrong TIMER_ICP_INIT_STATE Config"
	#endif

	/* Enable interrupt of ICU*/
	SET_BIT(TIMSK,TIMSK_TICIE1);
    4cbe:	89 b7       	in	r24, 0x39	; 57
    4cc0:	80 62       	ori	r24, 0x20	; 32
    4cc2:	89 bf       	out	0x39, r24	; 57

}
    4cc4:	08 95       	ret

00004cc6 <TIMER_voidICUSetTriggerEdge>:

u8 TIMER_voidICUSetTriggerEdge(u8 copy_u8Edge)
{
	u8 Local_u8ErrorStatus = E_OK;
	if(copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
    4cc6:	81 30       	cpi	r24, 0x01	; 1
    4cc8:	11 f0       	breq	.+4      	; 0x4cce <TIMER_voidICUSetTriggerEdge+0x8>
    4cca:	81 e0       	ldi	r24, 0x01	; 1
    4ccc:	08 95       	ret
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    4cce:	8e b5       	in	r24, 0x2e	; 46
    4cd0:	80 64       	ori	r24, 0x40	; 64
    4cd2:	8e bd       	out	0x2e, r24	; 46
    4cd4:	80 e0       	ldi	r24, 0x00	; 0
	{
		Local_u8ErrorStatus = E_NOK;
	}
	return Local_u8ErrorStatus;

}
    4cd6:	08 95       	ret

00004cd8 <TIMER_voidICUEnableInterrupt>:

void TIMER_voidICUEnableInterrupt(void)
{
	SET_BIT(TIMSK,TIMSK_TICIE1);
    4cd8:	89 b7       	in	r24, 0x39	; 57
    4cda:	80 62       	ori	r24, 0x20	; 32
    4cdc:	89 bf       	out	0x39, r24	; 57
}
    4cde:	08 95       	ret

00004ce0 <TIMER_voidICUDisableInterrupt>:

void TIMER_voidICUDisableInterrupt(void)
{
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    4ce0:	89 b7       	in	r24, 0x39	; 57
    4ce2:	8f 7d       	andi	r24, 0xDF	; 223
    4ce4:	89 bf       	out	0x39, r24	; 57
}
    4ce6:	08 95       	ret

00004ce8 <TIMER_u16GetICR>:

u16 TIMER_u16GetICR(void)
{
	u16 Local_u16ICRValue;
	Local_u16ICRValue = ICR1L;
    4ce8:	26 b5       	in	r18, 0x26	; 38
    4cea:	30 e0       	ldi	r19, 0x00	; 0
	Local_u16ICRValue |= (ICR1H<<8);
    4cec:	47 b5       	in	r20, 0x27	; 39
    4cee:	94 2f       	mov	r25, r20
    4cf0:	80 e0       	ldi	r24, 0x00	; 0
    4cf2:	28 2b       	or	r18, r24
    4cf4:	39 2b       	or	r19, r25


	return Local_u16ICRValue;

}
    4cf6:	c9 01       	movw	r24, r18
    4cf8:	08 95       	ret

00004cfa <TIMER_voidWDTSleep>:
//----------------------------------------------------------------------------------------------------------------------------------------------------
/* Hint : prebuild config  */
void TIMER_voidWDTSleep(void)
{
	/* CLear The Prescaler bits  */
	WDTCR &= WDT_PS_MASKING ;
    4cfa:	81 b5       	in	r24, 0x21	; 33
    4cfc:	88 7f       	andi	r24, 0xF8	; 248
    4cfe:	81 bd       	out	0x21, r24	; 33
	/* Set The required prescaller */
	WDTCR |= WDT_PRESCALER ;
    4d00:	81 b5       	in	r24, 0x21	; 33
    4d02:	86 60       	ori	r24, 0x06	; 6
    4d04:	81 bd       	out	0x21, r24	; 33
}
    4d06:	08 95       	ret

00004d08 <TIMER_voidWDTEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTEnable (void)
{
	SET_BIT (WDTCR , WDTCR_WDE);
    4d08:	81 b5       	in	r24, 0x21	; 33
    4d0a:	88 60       	ori	r24, 0x08	; 8
    4d0c:	81 bd       	out	0x21, r24	; 33
}
    4d0e:	08 95       	ret

00004d10 <TIMER_voidWDTDisable>:
//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTDisable (void)
{
	/* Set Bit 3&4 at the same CLK cycle  */
	WDTCR |= 0b00011000 ;
    4d10:	81 b5       	in	r24, 0x21	; 33
    4d12:	88 61       	ori	r24, 0x18	; 24
    4d14:	81 bd       	out	0x21, r24	; 33
	/* WDTCR_WDE = 0 */
	/* I don't care for any value in this Reg Cuz I want to Disable */
	WDTCR = 0 ;
    4d16:	11 bc       	out	0x21, r1	; 33
}
    4d18:	08 95       	ret

00004d1a <TIMER_u8SetCallBack>:

/*****************************************************************************************************/
u8 TIMER_u8SetCallBack(void(*copy_ptfCallBackFunc)(void),u8 copy_u8VectorID)
{
	u8 Local_u8ErrorState = E_OK;
	if((copy_u8VectorID<=TIMER0_OVF_VECTOR_ID) && (copy_u8VectorID>=TIMER2_CTC_VECTOR_ID))
    4d1a:	64 50       	subi	r22, 0x04	; 4
    4d1c:	68 30       	cpi	r22, 0x08	; 8
    4d1e:	10 f0       	brcs	.+4      	; 0x4d24 <TIMER_u8SetCallBack+0xa>
    4d20:	83 e0       	ldi	r24, 0x03	; 3
    4d22:	08 95       	ret
	{
		u8 Local_u8ArrayIndex = copy_u8VectorID - CBF_OFFSET ;
		if(copy_ptfCallBackFunc!= NULL)
    4d24:	00 97       	sbiw	r24, 0x00	; 0
    4d26:	11 f4       	brne	.+4      	; 0x4d2c <TIMER_u8SetCallBack+0x12>
    4d28:	82 e0       	ldi	r24, 0x02	; 2
    4d2a:	08 95       	ret
		{
			TIMERS_ptfCallBackFuncArr[Local_u8ArrayIndex]= copy_ptfCallBackFunc;
    4d2c:	e6 2f       	mov	r30, r22
    4d2e:	f0 e0       	ldi	r31, 0x00	; 0
    4d30:	ee 0f       	add	r30, r30
    4d32:	ff 1f       	adc	r31, r31
    4d34:	e5 5e       	subi	r30, 0xE5	; 229
    4d36:	fd 4f       	sbci	r31, 0xFD	; 253
    4d38:	91 83       	std	Z+1, r25	; 0x01
    4d3a:	80 83       	st	Z, r24
    4d3c:	80 e0       	ldi	r24, 0x00	; 0
	{
		Local_u8ErrorState = E_NOK_OUT_OF_RANGE;
	}

	return Local_u8ErrorState;
}
    4d3e:	08 95       	ret

00004d40 <__vector_11>:


/***************TIMER0 OVF************************/
void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
    4d40:	1f 92       	push	r1
    4d42:	0f 92       	push	r0
    4d44:	0f b6       	in	r0, 0x3f	; 63
    4d46:	0f 92       	push	r0
    4d48:	11 24       	eor	r1, r1
    4d4a:	2f 93       	push	r18
    4d4c:	3f 93       	push	r19
    4d4e:	4f 93       	push	r20
    4d50:	5f 93       	push	r21
    4d52:	6f 93       	push	r22
    4d54:	7f 93       	push	r23
    4d56:	8f 93       	push	r24
    4d58:	9f 93       	push	r25
    4d5a:	af 93       	push	r26
    4d5c:	bf 93       	push	r27
    4d5e:	ef 93       	push	r30
    4d60:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER0_OVF_VECTOR_ID - CBF_OFFSET] != NULL)
    4d62:	e0 91 29 02 	lds	r30, 0x0229
    4d66:	f0 91 2a 02 	lds	r31, 0x022A
    4d6a:	30 97       	sbiw	r30, 0x00	; 0
    4d6c:	09 f0       	breq	.+2      	; 0x4d70 <__vector_11+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER0_OVF_VECTOR_ID - CBF_OFFSET]();
    4d6e:	09 95       	icall
	}
}
    4d70:	ff 91       	pop	r31
    4d72:	ef 91       	pop	r30
    4d74:	bf 91       	pop	r27
    4d76:	af 91       	pop	r26
    4d78:	9f 91       	pop	r25
    4d7a:	8f 91       	pop	r24
    4d7c:	7f 91       	pop	r23
    4d7e:	6f 91       	pop	r22
    4d80:	5f 91       	pop	r21
    4d82:	4f 91       	pop	r20
    4d84:	3f 91       	pop	r19
    4d86:	2f 91       	pop	r18
    4d88:	0f 90       	pop	r0
    4d8a:	0f be       	out	0x3f, r0	; 63
    4d8c:	0f 90       	pop	r0
    4d8e:	1f 90       	pop	r1
    4d90:	18 95       	reti

00004d92 <__vector_10>:


/***************TIMER0 CTC************************/
void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
    4d92:	1f 92       	push	r1
    4d94:	0f 92       	push	r0
    4d96:	0f b6       	in	r0, 0x3f	; 63
    4d98:	0f 92       	push	r0
    4d9a:	11 24       	eor	r1, r1
    4d9c:	2f 93       	push	r18
    4d9e:	3f 93       	push	r19
    4da0:	4f 93       	push	r20
    4da2:	5f 93       	push	r21
    4da4:	6f 93       	push	r22
    4da6:	7f 93       	push	r23
    4da8:	8f 93       	push	r24
    4daa:	9f 93       	push	r25
    4dac:	af 93       	push	r26
    4dae:	bf 93       	push	r27
    4db0:	ef 93       	push	r30
    4db2:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER0_CTC_VECTOR_ID - CBF_OFFSET] != NULL)
    4db4:	e0 91 27 02 	lds	r30, 0x0227
    4db8:	f0 91 28 02 	lds	r31, 0x0228
    4dbc:	30 97       	sbiw	r30, 0x00	; 0
    4dbe:	09 f0       	breq	.+2      	; 0x4dc2 <__vector_10+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER0_CTC_VECTOR_ID - CBF_OFFSET]();
    4dc0:	09 95       	icall
	}
}
    4dc2:	ff 91       	pop	r31
    4dc4:	ef 91       	pop	r30
    4dc6:	bf 91       	pop	r27
    4dc8:	af 91       	pop	r26
    4dca:	9f 91       	pop	r25
    4dcc:	8f 91       	pop	r24
    4dce:	7f 91       	pop	r23
    4dd0:	6f 91       	pop	r22
    4dd2:	5f 91       	pop	r21
    4dd4:	4f 91       	pop	r20
    4dd6:	3f 91       	pop	r19
    4dd8:	2f 91       	pop	r18
    4dda:	0f 90       	pop	r0
    4ddc:	0f be       	out	0x3f, r0	; 63
    4dde:	0f 90       	pop	r0
    4de0:	1f 90       	pop	r1
    4de2:	18 95       	reti

00004de4 <__vector_9>:


/***************TIMER1 OVF************************/
void __vector_9(void) __attribute__((signal));
void __vector_9(void)
{
    4de4:	1f 92       	push	r1
    4de6:	0f 92       	push	r0
    4de8:	0f b6       	in	r0, 0x3f	; 63
    4dea:	0f 92       	push	r0
    4dec:	11 24       	eor	r1, r1
    4dee:	2f 93       	push	r18
    4df0:	3f 93       	push	r19
    4df2:	4f 93       	push	r20
    4df4:	5f 93       	push	r21
    4df6:	6f 93       	push	r22
    4df8:	7f 93       	push	r23
    4dfa:	8f 93       	push	r24
    4dfc:	9f 93       	push	r25
    4dfe:	af 93       	push	r26
    4e00:	bf 93       	push	r27
    4e02:	ef 93       	push	r30
    4e04:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER1_OVF_VECTOR_ID - CBF_OFFSET] != NULL)
    4e06:	e0 91 25 02 	lds	r30, 0x0225
    4e0a:	f0 91 26 02 	lds	r31, 0x0226
    4e0e:	30 97       	sbiw	r30, 0x00	; 0
    4e10:	09 f0       	breq	.+2      	; 0x4e14 <__vector_9+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER1_OVF_VECTOR_ID - CBF_OFFSET]();
    4e12:	09 95       	icall
	}
}
    4e14:	ff 91       	pop	r31
    4e16:	ef 91       	pop	r30
    4e18:	bf 91       	pop	r27
    4e1a:	af 91       	pop	r26
    4e1c:	9f 91       	pop	r25
    4e1e:	8f 91       	pop	r24
    4e20:	7f 91       	pop	r23
    4e22:	6f 91       	pop	r22
    4e24:	5f 91       	pop	r21
    4e26:	4f 91       	pop	r20
    4e28:	3f 91       	pop	r19
    4e2a:	2f 91       	pop	r18
    4e2c:	0f 90       	pop	r0
    4e2e:	0f be       	out	0x3f, r0	; 63
    4e30:	0f 90       	pop	r0
    4e32:	1f 90       	pop	r1
    4e34:	18 95       	reti

00004e36 <__vector_8>:


/***************TIMER1 CTCB***********************/
void __vector_8(void) __attribute__((signal));
void __vector_8(void)
{
    4e36:	1f 92       	push	r1
    4e38:	0f 92       	push	r0
    4e3a:	0f b6       	in	r0, 0x3f	; 63
    4e3c:	0f 92       	push	r0
    4e3e:	11 24       	eor	r1, r1
    4e40:	2f 93       	push	r18
    4e42:	3f 93       	push	r19
    4e44:	4f 93       	push	r20
    4e46:	5f 93       	push	r21
    4e48:	6f 93       	push	r22
    4e4a:	7f 93       	push	r23
    4e4c:	8f 93       	push	r24
    4e4e:	9f 93       	push	r25
    4e50:	af 93       	push	r26
    4e52:	bf 93       	push	r27
    4e54:	ef 93       	push	r30
    4e56:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER1_CTCB_VECTOR_ID - CBF_OFFSET] != NULL)
    4e58:	e0 91 23 02 	lds	r30, 0x0223
    4e5c:	f0 91 24 02 	lds	r31, 0x0224
    4e60:	30 97       	sbiw	r30, 0x00	; 0
    4e62:	09 f0       	breq	.+2      	; 0x4e66 <__vector_8+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER1_CTCB_VECTOR_ID - CBF_OFFSET]();
    4e64:	09 95       	icall
	}
}
    4e66:	ff 91       	pop	r31
    4e68:	ef 91       	pop	r30
    4e6a:	bf 91       	pop	r27
    4e6c:	af 91       	pop	r26
    4e6e:	9f 91       	pop	r25
    4e70:	8f 91       	pop	r24
    4e72:	7f 91       	pop	r23
    4e74:	6f 91       	pop	r22
    4e76:	5f 91       	pop	r21
    4e78:	4f 91       	pop	r20
    4e7a:	3f 91       	pop	r19
    4e7c:	2f 91       	pop	r18
    4e7e:	0f 90       	pop	r0
    4e80:	0f be       	out	0x3f, r0	; 63
    4e82:	0f 90       	pop	r0
    4e84:	1f 90       	pop	r1
    4e86:	18 95       	reti

00004e88 <__vector_7>:


/***************TIMER1 CTCA***********************/
void __vector_7(void) __attribute__((signal));
void __vector_7(void)
{
    4e88:	1f 92       	push	r1
    4e8a:	0f 92       	push	r0
    4e8c:	0f b6       	in	r0, 0x3f	; 63
    4e8e:	0f 92       	push	r0
    4e90:	11 24       	eor	r1, r1
    4e92:	2f 93       	push	r18
    4e94:	3f 93       	push	r19
    4e96:	4f 93       	push	r20
    4e98:	5f 93       	push	r21
    4e9a:	6f 93       	push	r22
    4e9c:	7f 93       	push	r23
    4e9e:	8f 93       	push	r24
    4ea0:	9f 93       	push	r25
    4ea2:	af 93       	push	r26
    4ea4:	bf 93       	push	r27
    4ea6:	ef 93       	push	r30
    4ea8:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER1_CTCA_VECTOR_ID - CBF_OFFSET] != NULL)
    4eaa:	e0 91 21 02 	lds	r30, 0x0221
    4eae:	f0 91 22 02 	lds	r31, 0x0222
    4eb2:	30 97       	sbiw	r30, 0x00	; 0
    4eb4:	09 f0       	breq	.+2      	; 0x4eb8 <__vector_7+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER1_CTCA_VECTOR_ID - CBF_OFFSET]();
    4eb6:	09 95       	icall
	}
}
    4eb8:	ff 91       	pop	r31
    4eba:	ef 91       	pop	r30
    4ebc:	bf 91       	pop	r27
    4ebe:	af 91       	pop	r26
    4ec0:	9f 91       	pop	r25
    4ec2:	8f 91       	pop	r24
    4ec4:	7f 91       	pop	r23
    4ec6:	6f 91       	pop	r22
    4ec8:	5f 91       	pop	r21
    4eca:	4f 91       	pop	r20
    4ecc:	3f 91       	pop	r19
    4ece:	2f 91       	pop	r18
    4ed0:	0f 90       	pop	r0
    4ed2:	0f be       	out	0x3f, r0	; 63
    4ed4:	0f 90       	pop	r0
    4ed6:	1f 90       	pop	r1
    4ed8:	18 95       	reti

00004eda <__vector_6>:


/***************TIMER1 ICU************************/
void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
    4eda:	1f 92       	push	r1
    4edc:	0f 92       	push	r0
    4ede:	0f b6       	in	r0, 0x3f	; 63
    4ee0:	0f 92       	push	r0
    4ee2:	11 24       	eor	r1, r1
    4ee4:	2f 93       	push	r18
    4ee6:	3f 93       	push	r19
    4ee8:	4f 93       	push	r20
    4eea:	5f 93       	push	r21
    4eec:	6f 93       	push	r22
    4eee:	7f 93       	push	r23
    4ef0:	8f 93       	push	r24
    4ef2:	9f 93       	push	r25
    4ef4:	af 93       	push	r26
    4ef6:	bf 93       	push	r27
    4ef8:	ef 93       	push	r30
    4efa:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER1_ICU_VECTOR_ID - CBF_OFFSET] != NULL)
    4efc:	e0 91 1f 02 	lds	r30, 0x021F
    4f00:	f0 91 20 02 	lds	r31, 0x0220
    4f04:	30 97       	sbiw	r30, 0x00	; 0
    4f06:	09 f0       	breq	.+2      	; 0x4f0a <__vector_6+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER1_ICU_VECTOR_ID - CBF_OFFSET]();
    4f08:	09 95       	icall
	}
}
    4f0a:	ff 91       	pop	r31
    4f0c:	ef 91       	pop	r30
    4f0e:	bf 91       	pop	r27
    4f10:	af 91       	pop	r26
    4f12:	9f 91       	pop	r25
    4f14:	8f 91       	pop	r24
    4f16:	7f 91       	pop	r23
    4f18:	6f 91       	pop	r22
    4f1a:	5f 91       	pop	r21
    4f1c:	4f 91       	pop	r20
    4f1e:	3f 91       	pop	r19
    4f20:	2f 91       	pop	r18
    4f22:	0f 90       	pop	r0
    4f24:	0f be       	out	0x3f, r0	; 63
    4f26:	0f 90       	pop	r0
    4f28:	1f 90       	pop	r1
    4f2a:	18 95       	reti

00004f2c <__vector_5>:

/***************TIMER2 OVF************************/
void __vector_5(void) __attribute__((signal));
void __vector_5(void)
{
    4f2c:	1f 92       	push	r1
    4f2e:	0f 92       	push	r0
    4f30:	0f b6       	in	r0, 0x3f	; 63
    4f32:	0f 92       	push	r0
    4f34:	11 24       	eor	r1, r1
    4f36:	2f 93       	push	r18
    4f38:	3f 93       	push	r19
    4f3a:	4f 93       	push	r20
    4f3c:	5f 93       	push	r21
    4f3e:	6f 93       	push	r22
    4f40:	7f 93       	push	r23
    4f42:	8f 93       	push	r24
    4f44:	9f 93       	push	r25
    4f46:	af 93       	push	r26
    4f48:	bf 93       	push	r27
    4f4a:	ef 93       	push	r30
    4f4c:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER2_OVF_VECTOR_ID - CBF_OFFSET] != NULL)
    4f4e:	e0 91 1d 02 	lds	r30, 0x021D
    4f52:	f0 91 1e 02 	lds	r31, 0x021E
    4f56:	30 97       	sbiw	r30, 0x00	; 0
    4f58:	09 f0       	breq	.+2      	; 0x4f5c <__vector_5+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER2_OVF_VECTOR_ID - CBF_OFFSET]();
    4f5a:	09 95       	icall
	}
}
    4f5c:	ff 91       	pop	r31
    4f5e:	ef 91       	pop	r30
    4f60:	bf 91       	pop	r27
    4f62:	af 91       	pop	r26
    4f64:	9f 91       	pop	r25
    4f66:	8f 91       	pop	r24
    4f68:	7f 91       	pop	r23
    4f6a:	6f 91       	pop	r22
    4f6c:	5f 91       	pop	r21
    4f6e:	4f 91       	pop	r20
    4f70:	3f 91       	pop	r19
    4f72:	2f 91       	pop	r18
    4f74:	0f 90       	pop	r0
    4f76:	0f be       	out	0x3f, r0	; 63
    4f78:	0f 90       	pop	r0
    4f7a:	1f 90       	pop	r1
    4f7c:	18 95       	reti

00004f7e <__vector_4>:


/***************TIMER2 CTC************************/
void __vector_4(void) __attribute__((signal));
void __vector_4(void)
{
    4f7e:	1f 92       	push	r1
    4f80:	0f 92       	push	r0
    4f82:	0f b6       	in	r0, 0x3f	; 63
    4f84:	0f 92       	push	r0
    4f86:	11 24       	eor	r1, r1
    4f88:	2f 93       	push	r18
    4f8a:	3f 93       	push	r19
    4f8c:	4f 93       	push	r20
    4f8e:	5f 93       	push	r21
    4f90:	6f 93       	push	r22
    4f92:	7f 93       	push	r23
    4f94:	8f 93       	push	r24
    4f96:	9f 93       	push	r25
    4f98:	af 93       	push	r26
    4f9a:	bf 93       	push	r27
    4f9c:	ef 93       	push	r30
    4f9e:	ff 93       	push	r31
	if(TIMERS_ptfCallBackFuncArr[TIMER2_CTC_VECTOR_ID - CBF_OFFSET] != NULL)
    4fa0:	e0 91 1b 02 	lds	r30, 0x021B
    4fa4:	f0 91 1c 02 	lds	r31, 0x021C
    4fa8:	30 97       	sbiw	r30, 0x00	; 0
    4faa:	09 f0       	breq	.+2      	; 0x4fae <__vector_4+0x30>
	{
		TIMERS_ptfCallBackFuncArr[TIMER2_CTC_VECTOR_ID - CBF_OFFSET]();
    4fac:	09 95       	icall
	}
}
    4fae:	ff 91       	pop	r31
    4fb0:	ef 91       	pop	r30
    4fb2:	bf 91       	pop	r27
    4fb4:	af 91       	pop	r26
    4fb6:	9f 91       	pop	r25
    4fb8:	8f 91       	pop	r24
    4fba:	7f 91       	pop	r23
    4fbc:	6f 91       	pop	r22
    4fbe:	5f 91       	pop	r21
    4fc0:	4f 91       	pop	r20
    4fc2:	3f 91       	pop	r19
    4fc4:	2f 91       	pop	r18
    4fc6:	0f 90       	pop	r0
    4fc8:	0f be       	out	0x3f, r0	; 63
    4fca:	0f 90       	pop	r0
    4fcc:	1f 90       	pop	r1
    4fce:	18 95       	reti

00004fd0 <SPI_VoidInit>:
{
	/*Data Order*/
	#if SPI_DATA_ORDER == SPI_DATA_LSB_FIRST
		SET_BIT(SPCR , SPCR_DORD) ;
	#elif SPI_DATA_ORDER == SPI_DATA_MSP_FIRST
		CLR_BIT(SPCR , SPCR_DORD) ;
    4fd0:	6d 98       	cbi	0x0d, 5	; 13
		#error "wrong SPI_DATA_ORDER config"
	#endif

	/*Master/Slave Select*/
	#if SPI_MASTER_SLAVE_SELECT == SPI_MASTER
		SET_BIT(SPCR , SPCR_MSTR) ;
    4fd2:	6c 9a       	sbi	0x0d, 4	; 13
		#error "wrong SPI_MASTER_SLAVE_SELECT config"
	#endif

	/*Clock Polarity*/
	#if SPI_CLOCK_POLARITY == SPI_RISING_LEADING_FALLING_TRAILING
		CLR_BIT(SPCR , SPCR_CPOL) ;
    4fd4:	6b 98       	cbi	0x0d, 3	; 13
		#error "wrong SPI_CLOCK_POLARITY config"
	#endif

	/*Clock Phase*/
	#if SPI_CLOCK_PHASE == SPI_SAMPLE_LEADING_SETUP_TRAILING
		CLR_BIT(SPCR , SPCR_CPHA) ;
    4fd6:	6a 98       	cbi	0x0d, 2	; 13
	#elif SPI_CLOCK_RATE == SPI_FREQ_DIVIDED_BY_8
		SET_BIT(SPCR , SPCR_SPR0) ;
		CLR_BIT(SPCR , SPCR_SPR1) ;
		SET_BIT(SPSR , SPSR_SPI2X) ;
	#elif SPI_CLOCK_RATE == SPI_FREQ_DIVIDED_BY_16
		SET_BIT(SPCR , SPCR_SPR0) ;
    4fd8:	68 9a       	sbi	0x0d, 0	; 13
		CLR_BIT(SPCR , SPCR_SPR1) ;
    4fda:	69 98       	cbi	0x0d, 1	; 13
		CLR_BIT(SPSR , SPSR_SPI2X) ;
    4fdc:	70 98       	cbi	0x0e, 0	; 14
		#error "wrong SPI_CLOCK_RATE config"
	#endif

	/*SPI Interrupt Enable*/
	#if SPI_INTERRUPT_ENABLE_MODE == SPI_INTERRUPT_DISABLE
		CLR_BIT(SPCR , SPCR_SPIE) ;
    4fde:	6f 98       	cbi	0x0d, 7	; 13

	/*SPI Enable*/
	#if SPI_ENABLE_MODE == SPI_DISABLE
		CLR_BIT(SPCR , SPCR_SPE) ;
	#elif SPI_ENABLE_MODE == SPI_ENABLE
		SET_BIT(SPCR , SPCR_SPE) ;
    4fe0:	6e 9a       	sbi	0x0d, 6	; 13
	#else
		#error "wrong SPI_ENABLE_MODE config"
	#endif

}
    4fe2:	08 95       	ret

00004fe4 <SPI_u8InitConfig>:


*/

u8 SPI_u8InitConfig (SPI_CONFIG * spi)
{
    4fe4:	fc 01       	movw	r30, r24
	u8 Local_u8ErrorState = E_OK ;

	if ((spi != NULL) && (spi->SPI_u8ClockPhase != 0) && (spi->SPI_u8ClockPolarity != 0) && (spi->SPI_u8ClockRate != 0) && (spi->SPI_u8DataOrder != 0) && (spi->SPI_u8InterruptEnable != 0) && (spi->SPI_u8MasterSlaveSelect != 0) && (spi->SPI_u8SPIEnable != 0))
    4fe6:	00 97       	sbiw	r24, 0x00	; 0
    4fe8:	09 f4       	brne	.+2      	; 0x4fec <SPI_u8InitConfig+0x8>
    4fea:	78 c0       	rjmp	.+240    	; 0x50dc <SPI_u8InitConfig+0xf8>
    4fec:	35 81       	ldd	r19, Z+5	; 0x05
    4fee:	33 23       	and	r19, r19
    4ff0:	09 f4       	brne	.+2      	; 0x4ff4 <SPI_u8InitConfig+0x10>
    4ff2:	74 c0       	rjmp	.+232    	; 0x50dc <SPI_u8InitConfig+0xf8>
    4ff4:	44 81       	ldd	r20, Z+4	; 0x04
    4ff6:	44 23       	and	r20, r20
    4ff8:	09 f4       	brne	.+2      	; 0x4ffc <SPI_u8InitConfig+0x18>
    4ffa:	70 c0       	rjmp	.+224    	; 0x50dc <SPI_u8InitConfig+0xf8>
    4ffc:	26 81       	ldd	r18, Z+6	; 0x06
    4ffe:	22 23       	and	r18, r18
    5000:	09 f4       	brne	.+2      	; 0x5004 <SPI_u8InitConfig+0x20>
    5002:	6c c0       	rjmp	.+216    	; 0x50dc <SPI_u8InitConfig+0xf8>
    5004:	52 81       	ldd	r21, Z+2	; 0x02
    5006:	55 23       	and	r21, r21
    5008:	09 f4       	brne	.+2      	; 0x500c <SPI_u8InitConfig+0x28>
    500a:	68 c0       	rjmp	.+208    	; 0x50dc <SPI_u8InitConfig+0xf8>
    500c:	70 81       	ld	r23, Z
    500e:	77 23       	and	r23, r23
    5010:	09 f4       	brne	.+2      	; 0x5014 <SPI_u8InitConfig+0x30>
    5012:	64 c0       	rjmp	.+200    	; 0x50dc <SPI_u8InitConfig+0xf8>
    5014:	63 81       	ldd	r22, Z+3	; 0x03
    5016:	66 23       	and	r22, r22
    5018:	09 f4       	brne	.+2      	; 0x501c <SPI_u8InitConfig+0x38>
    501a:	60 c0       	rjmp	.+192    	; 0x50dc <SPI_u8InitConfig+0xf8>
    501c:	91 81       	ldd	r25, Z+1	; 0x01
    501e:	99 23       	and	r25, r25
    5020:	09 f4       	brne	.+2      	; 0x5024 <SPI_u8InitConfig+0x40>
    5022:	5c c0       	rjmp	.+184    	; 0x50dc <SPI_u8InitConfig+0xf8>
	{
		switch (spi->SPI_u8ClockPhase)
    5024:	31 30       	cpi	r19, 0x01	; 1
    5026:	21 f0       	breq	.+8      	; 0x5030 <SPI_u8InitConfig+0x4c>
    5028:	32 30       	cpi	r19, 0x02	; 2
    502a:	21 f0       	breq	.+8      	; 0x5034 <SPI_u8InitConfig+0x50>
    502c:	81 e0       	ldi	r24, 0x01	; 1
    502e:	04 c0       	rjmp	.+8      	; 0x5038 <SPI_u8InitConfig+0x54>
		{
		case SPI_SAMPLE_LEADING_SETUP_TRAILING: CLR_BIT(SPCR,SPCR_CPHA) ; break ;
    5030:	6a 98       	cbi	0x0d, 2	; 13
    5032:	01 c0       	rjmp	.+2      	; 0x5036 <SPI_u8InitConfig+0x52>
		case SPI_SETUP_LEADING_SAMPLE_TRAILING: SET_BIT(SPCR,SPCR_CPHA) ; break ;
    5034:	6a 9a       	sbi	0x0d, 2	; 13
    5036:	80 e0       	ldi	r24, 0x00	; 0
		default: 								Local_u8ErrorState = E_NOK ; break ;
		}
		switch (spi->SPI_u8ClockPolarity)
    5038:	41 30       	cpi	r20, 0x01	; 1
    503a:	21 f0       	breq	.+8      	; 0x5044 <SPI_u8InitConfig+0x60>
    503c:	42 30       	cpi	r20, 0x02	; 2
    503e:	21 f0       	breq	.+8      	; 0x5048 <SPI_u8InitConfig+0x64>
    5040:	81 e0       	ldi	r24, 0x01	; 1
    5042:	03 c0       	rjmp	.+6      	; 0x504a <SPI_u8InitConfig+0x66>
		{
		case SPI_RISING_LEADING_FALLING_TRAILING: CLR_BIT(SPCR , SPCR_CPOL) ; break ;
    5044:	6b 98       	cbi	0x0d, 3	; 13
    5046:	01 c0       	rjmp	.+2      	; 0x504a <SPI_u8InitConfig+0x66>
		case SPI_FALLING_LEADING_RISING_TRAILING: SET_BIT(SPCR , SPCR_CPOL) ; break ;
    5048:	6b 9a       	sbi	0x0d, 3	; 13
		default:								  Local_u8ErrorState = E_NOK ; break ;
		}
		switch (spi->SPI_u8ClockRate)
    504a:	23 30       	cpi	r18, 0x03	; 3
    504c:	b9 f0       	breq	.+46     	; 0x507c <SPI_u8InitConfig+0x98>
    504e:	24 30       	cpi	r18, 0x04	; 4
    5050:	28 f4       	brcc	.+10     	; 0x505c <SPI_u8InitConfig+0x78>
    5052:	21 30       	cpi	r18, 0x01	; 1
    5054:	69 f0       	breq	.+26     	; 0x5070 <SPI_u8InitConfig+0x8c>
    5056:	22 30       	cpi	r18, 0x02	; 2
    5058:	68 f4       	brcc	.+26     	; 0x5074 <SPI_u8InitConfig+0x90>
    505a:	08 c0       	rjmp	.+16     	; 0x506c <SPI_u8InitConfig+0x88>
    505c:	25 30       	cpi	r18, 0x05	; 5
    505e:	a1 f0       	breq	.+40     	; 0x5088 <SPI_u8InitConfig+0xa4>
    5060:	25 30       	cpi	r18, 0x05	; 5
    5062:	78 f0       	brcs	.+30     	; 0x5082 <SPI_u8InitConfig+0x9e>
    5064:	26 30       	cpi	r18, 0x06	; 6
    5066:	91 f0       	breq	.+36     	; 0x508c <SPI_u8InitConfig+0xa8>
    5068:	81 e0       	ldi	r24, 0x01	; 1
    506a:	13 c0       	rjmp	.+38     	; 0x5092 <SPI_u8InitConfig+0xae>
		{
		case SPI_FREQ_DIVIDED_BY_2:
			CLR_BIT(SPCR , SPCR_SPR0) ;
    506c:	68 98       	cbi	0x0d, 0	; 13
    506e:	03 c0       	rjmp	.+6      	; 0x5076 <SPI_u8InitConfig+0x92>
			CLR_BIT(SPCR , SPCR_SPR1) ;
			SET_BIT(SPSR , SPSR_SPI2X) ;
			break ;
		case SPI_FREQ_DIVIDED_BY_4:
			CLR_BIT(SPCR , SPCR_SPR0) ;
    5070:	68 98       	cbi	0x0d, 0	; 13
    5072:	05 c0       	rjmp	.+10     	; 0x507e <SPI_u8InitConfig+0x9a>
			CLR_BIT(SPCR , SPCR_SPR1) ;
			CLR_BIT(SPSR , SPSR_SPI2X) ;
			break ;
		case SPI_FREQ_DIVIDED_BY_8:
			SET_BIT(SPCR , SPCR_SPR0) ;
    5074:	68 9a       	sbi	0x0d, 0	; 13
			CLR_BIT(SPCR , SPCR_SPR1) ;
    5076:	69 98       	cbi	0x0d, 1	; 13
			SET_BIT(SPSR , SPSR_SPI2X) ;
    5078:	70 9a       	sbi	0x0e, 0	; 14
    507a:	0b c0       	rjmp	.+22     	; 0x5092 <SPI_u8InitConfig+0xae>
			break ;
		case SPI_FREQ_DIVIDED_BY_16:
			SET_BIT(SPCR , SPCR_SPR0) ;
    507c:	68 9a       	sbi	0x0d, 0	; 13
			CLR_BIT(SPCR , SPCR_SPR1) ;
    507e:	69 98       	cbi	0x0d, 1	; 13
    5080:	07 c0       	rjmp	.+14     	; 0x5090 <SPI_u8InitConfig+0xac>
			CLR_BIT(SPSR , SPSR_SPI2X) ;
			break ;
		case SPI_FREQ_DIVIDED_BY_32:
			CLR_BIT(SPCR , SPCR_SPR0) ;
    5082:	68 98       	cbi	0x0d, 0	; 13
			SET_BIT(SPCR , SPCR_SPR1) ;
    5084:	69 9a       	sbi	0x0d, 1	; 13
    5086:	f8 cf       	rjmp	.-16     	; 0x5078 <SPI_u8InitConfig+0x94>
			SET_BIT(SPSR , SPSR_SPI2X) ;
			break ;
		case SPI_FREQ_DIVIDED_BY_64:
			CLR_BIT(SPCR , SPCR_SPR0) ;
    5088:	68 98       	cbi	0x0d, 0	; 13
    508a:	01 c0       	rjmp	.+2      	; 0x508e <SPI_u8InitConfig+0xaa>
			SET_BIT(SPCR , SPCR_SPR1) ;
			CLR_BIT(SPSR , SPSR_SPI2X) ;
			break ;
		case SPI_FREQ_DIVIDED_BY_128:
			SET_BIT(SPCR , SPCR_SPR0) ;
    508c:	68 9a       	sbi	0x0d, 0	; 13
			SET_BIT(SPCR , SPCR_SPR1) ;
    508e:	69 9a       	sbi	0x0d, 1	; 13
			CLR_BIT(SPSR , SPSR_SPI2X) ;
    5090:	70 98       	cbi	0x0e, 0	; 14
			break ;
		default:
			Local_u8ErrorState = E_NOK ;
			break ;
		}
		switch (spi->SPI_u8DataOrder)
    5092:	51 30       	cpi	r21, 0x01	; 1
    5094:	31 f0       	breq	.+12     	; 0x50a2 <SPI_u8InitConfig+0xbe>
    5096:	52 30       	cpi	r21, 0x02	; 2
    5098:	11 f0       	breq	.+4      	; 0x509e <SPI_u8InitConfig+0xba>
    509a:	81 e0       	ldi	r24, 0x01	; 1
    509c:	03 c0       	rjmp	.+6      	; 0x50a4 <SPI_u8InitConfig+0xc0>
		{
		case SPI_DATA_MSP_FIRST: CLR_BIT(SPCR , SPCR_DORD) ; break ;
    509e:	6d 98       	cbi	0x0d, 5	; 13
    50a0:	01 c0       	rjmp	.+2      	; 0x50a4 <SPI_u8InitConfig+0xc0>
		case SPI_DATA_LSB_FIRST: SET_BIT(SPCR , SPCR_DORD) ; break ;
    50a2:	6d 9a       	sbi	0x0d, 5	; 13
		default:				 Local_u8ErrorState = E_NOK ; break ;
		}
		switch (spi->SPI_u8MasterSlaveSelect)
    50a4:	61 30       	cpi	r22, 0x01	; 1
    50a6:	21 f0       	breq	.+8      	; 0x50b0 <SPI_u8InitConfig+0xcc>
    50a8:	62 30       	cpi	r22, 0x02	; 2
    50aa:	21 f0       	breq	.+8      	; 0x50b4 <SPI_u8InitConfig+0xd0>
    50ac:	81 e0       	ldi	r24, 0x01	; 1
    50ae:	03 c0       	rjmp	.+6      	; 0x50b6 <SPI_u8InitConfig+0xd2>
		{
		case SPI_MASTER: SET_BIT(SPCR , SPCR_MSTR) ; break ;
    50b0:	6c 9a       	sbi	0x0d, 4	; 13
    50b2:	01 c0       	rjmp	.+2      	; 0x50b6 <SPI_u8InitConfig+0xd2>
		case SPI_SLAVE:  CLR_BIT(SPCR , SPCR_MSTR) ; break ;
    50b4:	6c 98       	cbi	0x0d, 4	; 13
		default:		 Local_u8ErrorState = E_NOK ; break ;
		}
		switch (spi->SPI_u8InterruptEnable)
    50b6:	71 30       	cpi	r23, 0x01	; 1
    50b8:	21 f0       	breq	.+8      	; 0x50c2 <SPI_u8InitConfig+0xde>
    50ba:	72 30       	cpi	r23, 0x02	; 2
    50bc:	21 f0       	breq	.+8      	; 0x50c6 <SPI_u8InitConfig+0xe2>
    50be:	81 e0       	ldi	r24, 0x01	; 1
    50c0:	03 c0       	rjmp	.+6      	; 0x50c8 <SPI_u8InitConfig+0xe4>
		{
		case SPI_INTERRUPT_DISABLE: CLR_BIT(SPCR , SPCR_SPIE) ; break ;
    50c2:	6f 98       	cbi	0x0d, 7	; 13
    50c4:	01 c0       	rjmp	.+2      	; 0x50c8 <SPI_u8InitConfig+0xe4>
		case SPI_INTERRUPT_ENABLE:  SET_BIT(SPCR , SPCR_SPIE) ; break ;
    50c6:	6f 9a       	sbi	0x0d, 7	; 13
		default:		 			Local_u8ErrorState = E_NOK ; break ;
		}
		switch (spi->SPI_u8SPIEnable)
    50c8:	91 30       	cpi	r25, 0x01	; 1
    50ca:	21 f0       	breq	.+8      	; 0x50d4 <SPI_u8InitConfig+0xf0>
    50cc:	92 30       	cpi	r25, 0x02	; 2
    50ce:	21 f0       	breq	.+8      	; 0x50d8 <SPI_u8InitConfig+0xf4>
    50d0:	81 e0       	ldi	r24, 0x01	; 1
    50d2:	08 95       	ret
		{
		case SPI_DISABLE: CLR_BIT(SPCR , SPCR_SPE) ; break ;
    50d4:	6e 98       	cbi	0x0d, 6	; 13
    50d6:	08 95       	ret
		case SPI_ENABLE:  SET_BIT(SPCR , SPCR_SPE) ; break ;
    50d8:	6e 9a       	sbi	0x0d, 6	; 13
    50da:	08 95       	ret
    50dc:	82 e0       	ldi	r24, 0x02	; 2
	else
	{
		Local_u8ErrorState = E_NOK_NULL_PTR ;
	}
	return Local_u8ErrorState ;
}
    50de:	08 95       	ret

000050e0 <SPI_u8Tranceive>:

//-------------------------------------------------------------------------------------------------------------------------------

u8 SPI_u8Tranceive (u8 Copy_u8TData , u8 * Copy_u8RData)
{
    50e0:	98 2f       	mov	r25, r24
    50e2:	fb 01       	movw	r30, r22
	u8 Local_u8ErrorState = E_OK ;
	u32 Local_uint32TimeoutCounter = 0 ;

	if (SPI_u8State == IDLE)
    50e4:	80 91 2d 02 	lds	r24, 0x022D
    50e8:	88 23       	and	r24, r24
    50ea:	11 f0       	breq	.+4      	; 0x50f0 <SPI_u8Tranceive+0x10>
    50ec:	81 e0       	ldi	r24, 0x01	; 1
    50ee:	08 95       	ret
	{
		SPI_u8State = BUSY ;

		SPDR = Copy_u8TData ;
    50f0:	9f b9       	out	0x0f, r25	; 15

		while (((GET_BIT(SPSR , SPSR_SPIF)) == 0) && (Local_uint32TimeoutCounter < SPI_uint32TIMEOUT))
    50f2:	77 9b       	sbis	0x0e, 7	; 14
    50f4:	fe cf       	rjmp	.-4      	; 0x50f2 <SPI_u8Tranceive+0x12>
		{
			Local_u8ErrorState = E_NOK ;
		}
		else
		{
			* Copy_u8RData = SPDR ;
    50f6:	8f b1       	in	r24, 0x0f	; 15
    50f8:	80 83       	st	Z, r24
		}
		SPI_u8State = IDLE ;
    50fa:	10 92 2d 02 	sts	0x022D, r1
    50fe:	80 e0       	ldi	r24, 0x00	; 0
	{
		Local_u8ErrorState = E_NOK ;
	}

	return Local_u8ErrorState ;
}
    5100:	08 95       	ret

00005102 <SPI_u8BufferTranceiverSynch>:

//-------------------------------------------------------------------------------------------------------------------------------

u8 SPI_u8BufferTranceiverSynch (u8 * Copy_u8TData , u8 * Copy_u8RData , u8 Copy_u8BufferSize)
{
    5102:	df 92       	push	r13
    5104:	ef 92       	push	r14
    5106:	ff 92       	push	r15
    5108:	0f 93       	push	r16
    510a:	1f 93       	push	r17
    510c:	cf 93       	push	r28
    510e:	df 93       	push	r29
    5110:	7b 01       	movw	r14, r22
    5112:	d4 2e       	mov	r13, r20
	u8 Local_u8ErrorState = E_OK ;
	u8 Local_u8Counter = 0 ;
	if ((Copy_u8TData != NULL) && (Copy_u8RData != NULL))
    5114:	00 97       	sbiw	r24, 0x00	; 0
    5116:	a1 f0       	breq	.+40     	; 0x5140 <SPI_u8BufferTranceiverSynch+0x3e>
    5118:	61 15       	cp	r22, r1
    511a:	71 05       	cpc	r23, r1
    511c:	89 f0       	breq	.+34     	; 0x5140 <SPI_u8BufferTranceiverSynch+0x3e>
    511e:	8c 01       	movw	r16, r24
    5120:	c0 e0       	ldi	r28, 0x00	; 0
    5122:	d0 e0       	ldi	r29, 0x00	; 0
    5124:	09 c0       	rjmp	.+18     	; 0x5138 <SPI_u8BufferTranceiverSynch+0x36>
	{
		while (Local_u8Counter < Copy_u8BufferSize)
		{
			SPI_u8Tranceive(Copy_u8TData[Local_u8Counter] , &Copy_u8RData[Local_u8Counter]) ;
    5126:	b7 01       	movw	r22, r14
    5128:	6c 0f       	add	r22, r28
    512a:	7d 1f       	adc	r23, r29
    512c:	f8 01       	movw	r30, r16
    512e:	81 91       	ld	r24, Z+
    5130:	8f 01       	movw	r16, r30
    5132:	0e 94 70 28 	call	0x50e0	; 0x50e0 <SPI_u8Tranceive>
    5136:	21 96       	adiw	r28, 0x01	; 1
{
	u8 Local_u8ErrorState = E_OK ;
	u8 Local_u8Counter = 0 ;
	if ((Copy_u8TData != NULL) && (Copy_u8RData != NULL))
	{
		while (Local_u8Counter < Copy_u8BufferSize)
    5138:	cd 15       	cp	r28, r13
    513a:	a8 f3       	brcs	.-22     	; 0x5126 <SPI_u8BufferTranceiverSynch+0x24>
    513c:	80 e0       	ldi	r24, 0x00	; 0
    513e:	01 c0       	rjmp	.+2      	; 0x5142 <SPI_u8BufferTranceiverSynch+0x40>
    5140:	82 e0       	ldi	r24, 0x02	; 2
	else
	{
		Local_u8ErrorState = E_NOK_NULL_PTR ;
	}
	return Local_u8ErrorState ;
}
    5142:	df 91       	pop	r29
    5144:	cf 91       	pop	r28
    5146:	1f 91       	pop	r17
    5148:	0f 91       	pop	r16
    514a:	ff 90       	pop	r15
    514c:	ef 90       	pop	r14
    514e:	df 90       	pop	r13
    5150:	08 95       	ret

00005152 <SPI_u8BufferTranceiverAsynch>:

//-------------------------------------------------------------------------------------------------------------------------------

u8 SPI_u8BufferTranceiverAsynch (SPI_BUFFER * spi_buffer)
{
    5152:	fc 01       	movw	r30, r24
	u8 Local_u8ErrorState = E_OK ;

	if (SPI_u8State == IDLE)
    5154:	80 91 2d 02 	lds	r24, 0x022D
    5158:	88 23       	and	r24, r24
    515a:	11 f0       	breq	.+4      	; 0x5160 <SPI_u8BufferTranceiverAsynch+0xe>
    515c:	81 e0       	ldi	r24, 0x01	; 1
    515e:	08 95       	ret
	{
		if ((spi_buffer != NULL) && (spi_buffer->Copy_u8TData != NULL) && (spi_buffer->Copy_u8RData != NULL) && (spi_buffer->NotificationFuncn != NULL))
    5160:	30 97       	sbiw	r30, 0x00	; 0
    5162:	39 f1       	breq	.+78     	; 0x51b2 <SPI_u8BufferTranceiverAsynch+0x60>
    5164:	a0 81       	ld	r26, Z
    5166:	b1 81       	ldd	r27, Z+1	; 0x01
    5168:	10 97       	sbiw	r26, 0x00	; 0
    516a:	19 f1       	breq	.+70     	; 0x51b2 <SPI_u8BufferTranceiverAsynch+0x60>
    516c:	42 81       	ldd	r20, Z+2	; 0x02
    516e:	53 81       	ldd	r21, Z+3	; 0x03
    5170:	41 15       	cp	r20, r1
    5172:	51 05       	cpc	r21, r1
    5174:	f1 f0       	breq	.+60     	; 0x51b2 <SPI_u8BufferTranceiverAsynch+0x60>
    5176:	25 81       	ldd	r18, Z+5	; 0x05
    5178:	36 81       	ldd	r19, Z+6	; 0x06
    517a:	21 15       	cp	r18, r1
    517c:	31 05       	cpc	r19, r1
    517e:	c9 f0       	breq	.+50     	; 0x51b2 <SPI_u8BufferTranceiverAsynch+0x60>
		{
			/*SPI is now Busy*/
			SPI_u8State = BUSY ;
    5180:	81 e0       	ldi	r24, 0x01	; 1
    5182:	80 93 2d 02 	sts	0x022D, r24

			/*Assign the SPI data globally*/
			SPI_pu8TData = spi_buffer->Copy_u8TData ;
    5186:	b0 93 31 02 	sts	0x0231, r27
    518a:	a0 93 30 02 	sts	0x0230, r26
			SPI_pu8RData = spi_buffer->Copy_u8RData ;
    518e:	50 93 2c 02 	sts	0x022C, r21
    5192:	40 93 2b 02 	sts	0x022B, r20
			SPI_u8BufferSize = spi_buffer->Copy_u8BufferSize ;
    5196:	84 81       	ldd	r24, Z+4	; 0x04
    5198:	80 93 32 02 	sts	0x0232, r24
			SPI_pvNotificationFunc = spi_buffer->NotificationFuncn ;
    519c:	30 93 2f 02 	sts	0x022F, r19
    51a0:	20 93 2e 02 	sts	0x022E, r18

			/*Set Index to first element*/
			SPI_u8Index = 0 ;
    51a4:	10 92 33 02 	sts	0x0233, r1

			/*Transmit first Data */
			SPDR = SPI_pu8TData[SPI_u8Index] ;
    51a8:	8c 91       	ld	r24, X
    51aa:	8f b9       	out	0x0f, r24	; 15

			/*SPI Interrupt Enable*/
			SET_BIT(SPCR , SPCR_SPIE) ;
    51ac:	6f 9a       	sbi	0x0d, 7	; 13
    51ae:	80 e0       	ldi	r24, 0x00	; 0
    51b0:	08 95       	ret
{
	u8 Local_u8ErrorState = E_OK ;

	if (SPI_u8State == IDLE)
	{
		if ((spi_buffer != NULL) && (spi_buffer->Copy_u8TData != NULL) && (spi_buffer->Copy_u8RData != NULL) && (spi_buffer->NotificationFuncn != NULL))
    51b2:	82 e0       	ldi	r24, 0x02	; 2
	else
	{
		Local_u8ErrorState = E_NOK ;
	}
	return Local_u8ErrorState ;
}
    51b4:	08 95       	ret

000051b6 <__vector_12>:

//-------------------------------------------------------------------------------------------------------------------------------

void __vector_12 (void)		__attribute__ ((signal)) ;
void __vector_12 (void)
{
    51b6:	1f 92       	push	r1
    51b8:	0f 92       	push	r0
    51ba:	0f b6       	in	r0, 0x3f	; 63
    51bc:	0f 92       	push	r0
    51be:	11 24       	eor	r1, r1
    51c0:	2f 93       	push	r18
    51c2:	3f 93       	push	r19
    51c4:	4f 93       	push	r20
    51c6:	5f 93       	push	r21
    51c8:	6f 93       	push	r22
    51ca:	7f 93       	push	r23
    51cc:	8f 93       	push	r24
    51ce:	9f 93       	push	r25
    51d0:	af 93       	push	r26
    51d2:	bf 93       	push	r27
    51d4:	ef 93       	push	r30
    51d6:	ff 93       	push	r31
	/*Receive Data*/
	SPI_pu8RData[SPI_u8Index] = SPDR ;
    51d8:	90 91 33 02 	lds	r25, 0x0233
    51dc:	8f b1       	in	r24, 0x0f	; 15
    51de:	e0 91 2b 02 	lds	r30, 0x022B
    51e2:	f0 91 2c 02 	lds	r31, 0x022C
    51e6:	e9 0f       	add	r30, r25
    51e8:	f1 1d       	adc	r31, r1
    51ea:	80 83       	st	Z, r24

	/*Increment Data index of the buffer*/
	SPI_u8Index++ ;
    51ec:	9f 5f       	subi	r25, 0xFF	; 255
    51ee:	90 93 33 02 	sts	0x0233, r25

	if (SPI_u8Index == SPI_u8BufferSize)
    51f2:	80 91 32 02 	lds	r24, 0x0232
    51f6:	98 17       	cp	r25, r24
    51f8:	49 f4       	brne	.+18     	; 0x520c <__vector_12+0x56>
	{
		/*Buffer Complete*/

		/*SPI is now IDLE*/
		SPI_u8State = IDLE ;
    51fa:	10 92 2d 02 	sts	0x022D, r1

		/*SPI Interrupt Disable*/
		CLR_BIT(SPCR , SPCR_SPIE) ;
    51fe:	6f 98       	cbi	0x0d, 7	; 13

		/*Call Notification Function*/
		SPI_pvNotificationFunc() ;
    5200:	e0 91 2e 02 	lds	r30, 0x022E
    5204:	f0 91 2f 02 	lds	r31, 0x022F
    5208:	09 95       	icall
    520a:	08 c0       	rjmp	.+16     	; 0x521c <__vector_12+0x66>
	else
	{
		/*Buffer not Complete*/

		/*Transmit next Data*/
		SPDR = SPI_pu8TData[SPI_u8Index] ;
    520c:	e0 91 30 02 	lds	r30, 0x0230
    5210:	f0 91 31 02 	lds	r31, 0x0231
    5214:	e9 0f       	add	r30, r25
    5216:	f1 1d       	adc	r31, r1
    5218:	80 81       	ld	r24, Z
    521a:	8f b9       	out	0x0f, r24	; 15
	}
}
    521c:	ff 91       	pop	r31
    521e:	ef 91       	pop	r30
    5220:	bf 91       	pop	r27
    5222:	af 91       	pop	r26
    5224:	9f 91       	pop	r25
    5226:	8f 91       	pop	r24
    5228:	7f 91       	pop	r23
    522a:	6f 91       	pop	r22
    522c:	5f 91       	pop	r21
    522e:	4f 91       	pop	r20
    5230:	3f 91       	pop	r19
    5232:	2f 91       	pop	r18
    5234:	0f 90       	pop	r0
    5236:	0f be       	out	0x3f, r0	; 63
    5238:	0f 90       	pop	r0
    523a:	1f 90       	pop	r1
    523c:	18 95       	reti

0000523e <GIE_voidEnable>:
#include "GIE_Interface.h"


void GIE_voidEnable(void)
{
	SET_BIT(SREG,SREG_I_BIT);
    523e:	8f b7       	in	r24, 0x3f	; 63
    5240:	80 68       	ori	r24, 0x80	; 128
    5242:	8f bf       	out	0x3f, r24	; 63
}
    5244:	08 95       	ret

00005246 <GIE_voidDisable>:
void GIE_voidDisable(void)
{
	CLR_BIT(SREG,SREG_I_BIT);
    5246:	8f b7       	in	r24, 0x3f	; 63
    5248:	8f 77       	andi	r24, 0x7F	; 127
    524a:	8f bf       	out	0x3f, r24	; 63
}
    524c:	08 95       	ret

0000524e <EXTI_voidInit>:
void EXTI_voidInit(void)
{
/***************** EXTI 0 *******************/
	#if	EXTI_INT0_ENABLE == ENABLE

		SET_BIT(GICR,GICR_INT0);
    524e:	8b b7       	in	r24, 0x3b	; 59
    5250:	80 64       	ori	r24, 0x40	; 64
    5252:	8b bf       	out	0x3b, r24	; 59

		#if EXTI_INT0_SC == FALLING_EDGE
			CLR_BIT(MCUCR,MCUCR_ISC00);
    5254:	85 b7       	in	r24, 0x35	; 53
    5256:	8e 7f       	andi	r24, 0xFE	; 254
    5258:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,MCUCR_ISC01);
    525a:	85 b7       	in	r24, 0x35	; 53
    525c:	82 60       	ori	r24, 0x02	; 2
    525e:	85 bf       	out	0x35, r24	; 53
		#error "EXTI_INT0_ENABLE Error Configuration Parameter"
	#endif

/***************** EXTI 1 *******************/
	#if	EXTI_INT1_ENABLE == ENABLE
		SET_BIT(GICR,GICR_INT1);
    5260:	8b b7       	in	r24, 0x3b	; 59
    5262:	80 68       	ori	r24, 0x80	; 128
    5264:	8b bf       	out	0x3b, r24	; 59
		#if EXTI_INT1_SC == FALLING_EDGE
			CLR_BIT(MCUCR,MCUCR_ISC10);
    5266:	85 b7       	in	r24, 0x35	; 53
    5268:	8b 7f       	andi	r24, 0xFB	; 251
    526a:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,MCUCR_ISC11);
    526c:	85 b7       	in	r24, 0x35	; 53
    526e:	88 60       	ori	r24, 0x08	; 8
    5270:	85 bf       	out	0x35, r24	; 53
		#error "EXTI_INT1_ENABLE Error Configuration Parameter"
	#endif

/***************** EXTI 2 *******************/
	#if	EXTI_INT2_ENABLE == ENABLE
		SET_BIT(GICR,GICR_INT2);
    5272:	8b b7       	in	r24, 0x3b	; 59
    5274:	80 62       	ori	r24, 0x20	; 32
    5276:	8b bf       	out	0x3b, r24	; 59
		#if EXTI_INT2_SC == FALLING_EDGE
			CLR_BIT(MCUCSR,MCUCSR_ISC2);
    5278:	84 b7       	in	r24, 0x34	; 52
    527a:	8f 7b       	andi	r24, 0xBF	; 191
    527c:	84 bf       	out	0x34, r24	; 52
			CLR_BIT(GICR,GICR_INT2);
	#else
		#error "EXTI_INT2_ENABLE Error Configuration Parameter"
	#endif

}
    527e:	08 95       	ret

00005280 <EXTI_u8SetInt0SC>:

u8 EXTI_u8SetInt0SC(u8 copy_u8SenseControl)
{
	u8 Local_u8ErrorStatus = E_OK;
	switch(copy_u8SenseControl)
    5280:	82 30       	cpi	r24, 0x02	; 2
    5282:	71 f0       	breq	.+28     	; 0x52a0 <EXTI_u8SetInt0SC+0x20>
    5284:	83 30       	cpi	r24, 0x03	; 3
    5286:	18 f4       	brcc	.+6      	; 0x528e <EXTI_u8SetInt0SC+0xe>
    5288:	81 30       	cpi	r24, 0x01	; 1
    528a:	29 f4       	brne	.+10     	; 0x5296 <EXTI_u8SetInt0SC+0x16>
    528c:	06 c0       	rjmp	.+12     	; 0x529a <EXTI_u8SetInt0SC+0x1a>
    528e:	83 30       	cpi	r24, 0x03	; 3
    5290:	81 f0       	breq	.+32     	; 0x52b2 <EXTI_u8SetInt0SC+0x32>
    5292:	84 30       	cpi	r24, 0x04	; 4
    5294:	59 f0       	breq	.+22     	; 0x52ac <EXTI_u8SetInt0SC+0x2c>
    5296:	91 e0       	ldi	r25, 0x01	; 1
    5298:	13 c0       	rjmp	.+38     	; 0x52c0 <EXTI_u8SetInt0SC+0x40>
	{
		case FALLING_EDGE:
			CLR_BIT(MCUCR,MCUCR_ISC00);
    529a:	85 b7       	in	r24, 0x35	; 53
    529c:	8e 7f       	andi	r24, 0xFE	; 254
    529e:	02 c0       	rjmp	.+4      	; 0x52a4 <EXTI_u8SetInt0SC+0x24>
			SET_BIT(MCUCR,MCUCR_ISC01);
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
    52a0:	85 b7       	in	r24, 0x35	; 53
    52a2:	81 60       	ori	r24, 0x01	; 1
    52a4:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,MCUCR_ISC01);
    52a6:	85 b7       	in	r24, 0x35	; 53
    52a8:	82 60       	ori	r24, 0x02	; 2
    52aa:	08 c0       	rjmp	.+16     	; 0x52bc <EXTI_u8SetInt0SC+0x3c>
			break;
		case ON_CHANGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
    52ac:	85 b7       	in	r24, 0x35	; 53
    52ae:	81 60       	ori	r24, 0x01	; 1
    52b0:	02 c0       	rjmp	.+4      	; 0x52b6 <EXTI_u8SetInt0SC+0x36>
			CLR_BIT(MCUCR,MCUCR_ISC01);
			break;
		case LOW_LEVEL:
			CLR_BIT(MCUCR,MCUCR_ISC00);
    52b2:	85 b7       	in	r24, 0x35	; 53
    52b4:	8e 7f       	andi	r24, 0xFE	; 254
    52b6:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,MCUCR_ISC01);
    52b8:	85 b7       	in	r24, 0x35	; 53
    52ba:	8d 7f       	andi	r24, 0xFD	; 253
    52bc:	85 bf       	out	0x35, r24	; 53
    52be:	90 e0       	ldi	r25, 0x00	; 0
			break;
		default:
			Local_u8ErrorStatus = E_NOK;
			break;
	}
	SET_BIT(GICR,GICR_INT0);
    52c0:	8b b7       	in	r24, 0x3b	; 59
    52c2:	80 64       	ori	r24, 0x40	; 64
    52c4:	8b bf       	out	0x3b, r24	; 59
	return Local_u8ErrorStatus;
}
    52c6:	89 2f       	mov	r24, r25
    52c8:	08 95       	ret

000052ca <EXTI_u8SetInt1SC>:

u8 EXTI_u8SetInt1SC(u8 copy_u8SenseControl)
{
	u8 Local_u8ErrorStatus = E_OK;
	switch(copy_u8SenseControl)
    52ca:	82 30       	cpi	r24, 0x02	; 2
    52cc:	71 f0       	breq	.+28     	; 0x52ea <EXTI_u8SetInt1SC+0x20>
    52ce:	83 30       	cpi	r24, 0x03	; 3
    52d0:	18 f4       	brcc	.+6      	; 0x52d8 <EXTI_u8SetInt1SC+0xe>
    52d2:	81 30       	cpi	r24, 0x01	; 1
    52d4:	29 f4       	brne	.+10     	; 0x52e0 <EXTI_u8SetInt1SC+0x16>
    52d6:	06 c0       	rjmp	.+12     	; 0x52e4 <EXTI_u8SetInt1SC+0x1a>
    52d8:	83 30       	cpi	r24, 0x03	; 3
    52da:	81 f0       	breq	.+32     	; 0x52fc <EXTI_u8SetInt1SC+0x32>
    52dc:	84 30       	cpi	r24, 0x04	; 4
    52de:	59 f0       	breq	.+22     	; 0x52f6 <EXTI_u8SetInt1SC+0x2c>
    52e0:	91 e0       	ldi	r25, 0x01	; 1
    52e2:	13 c0       	rjmp	.+38     	; 0x530a <EXTI_u8SetInt1SC+0x40>
	{
		case FALLING_EDGE:
			CLR_BIT(MCUCR,MCUCR_ISC10);
    52e4:	85 b7       	in	r24, 0x35	; 53
    52e6:	8b 7f       	andi	r24, 0xFB	; 251
    52e8:	02 c0       	rjmp	.+4      	; 0x52ee <EXTI_u8SetInt1SC+0x24>
			SET_BIT(MCUCR,MCUCR_ISC11);
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,MCUCR_ISC10);
    52ea:	85 b7       	in	r24, 0x35	; 53
    52ec:	84 60       	ori	r24, 0x04	; 4
    52ee:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,MCUCR_ISC11);
    52f0:	85 b7       	in	r24, 0x35	; 53
    52f2:	88 60       	ori	r24, 0x08	; 8
    52f4:	08 c0       	rjmp	.+16     	; 0x5306 <EXTI_u8SetInt1SC+0x3c>
			break;
		case ON_CHANGE:
			SET_BIT(MCUCR,MCUCR_ISC10);
    52f6:	85 b7       	in	r24, 0x35	; 53
    52f8:	84 60       	ori	r24, 0x04	; 4
    52fa:	02 c0       	rjmp	.+4      	; 0x5300 <EXTI_u8SetInt1SC+0x36>
			CLR_BIT(MCUCR,MCUCR_ISC11);
			break;
		case LOW_LEVEL:
			CLR_BIT(MCUCR,MCUCR_ISC10);
    52fc:	85 b7       	in	r24, 0x35	; 53
    52fe:	8b 7f       	andi	r24, 0xFB	; 251
    5300:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,MCUCR_ISC11);
    5302:	85 b7       	in	r24, 0x35	; 53
    5304:	87 7f       	andi	r24, 0xF7	; 247
    5306:	85 bf       	out	0x35, r24	; 53
    5308:	90 e0       	ldi	r25, 0x00	; 0
			break;
		default:
			Local_u8ErrorStatus = E_NOK;
			break;
	}
	SET_BIT(GICR,GICR_INT1);
    530a:	8b b7       	in	r24, 0x3b	; 59
    530c:	80 68       	ori	r24, 0x80	; 128
    530e:	8b bf       	out	0x3b, r24	; 59
	return Local_u8ErrorStatus;


}
    5310:	89 2f       	mov	r24, r25
    5312:	08 95       	ret

00005314 <EXTI_u8SetInt2SC>:

u8 EXTI_u8SetInt2SC(u8 copy_u8SenseControl)
{
	u8 Local_u8ErrorStatus = E_OK;
	switch(copy_u8SenseControl)
    5314:	81 30       	cpi	r24, 0x01	; 1
    5316:	21 f0       	breq	.+8      	; 0x5320 <EXTI_u8SetInt2SC+0xc>
    5318:	82 30       	cpi	r24, 0x02	; 2
    531a:	29 f0       	breq	.+10     	; 0x5326 <EXTI_u8SetInt2SC+0x12>
    531c:	91 e0       	ldi	r25, 0x01	; 1
    531e:	07 c0       	rjmp	.+14     	; 0x532e <EXTI_u8SetInt2SC+0x1a>
	{
		case FALLING_EDGE:
			CLR_BIT(MCUCSR,MCUCSR_ISC2);
    5320:	84 b7       	in	r24, 0x34	; 52
    5322:	8f 7b       	andi	r24, 0xBF	; 191
    5324:	02 c0       	rjmp	.+4      	; 0x532a <EXTI_u8SetInt2SC+0x16>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCSR,MCUCSR_ISC2);
    5326:	84 b7       	in	r24, 0x34	; 52
    5328:	80 64       	ori	r24, 0x40	; 64
    532a:	84 bf       	out	0x34, r24	; 52
    532c:	90 e0       	ldi	r25, 0x00	; 0
			break;
		default:
			Local_u8ErrorStatus = E_NOK;
			break;
	}
	SET_BIT(GICR,GICR_INT2);
    532e:	8b b7       	in	r24, 0x3b	; 59
    5330:	80 62       	ori	r24, 0x20	; 32
    5332:	8b bf       	out	0x3b, r24	; 59
	return Local_u8ErrorStatus;
}
    5334:	89 2f       	mov	r24, r25
    5336:	08 95       	ret

00005338 <EXTI_u8INT0SetCallBack>:

u8 EXTI_u8INT0SetCallBack(void(*copy_ptrToFunction)(void))
{
	u8 Local_u8ErrorStatus = E_OK;
	if(copy_ptrToFunction != NULL)
    5338:	00 97       	sbiw	r24, 0x00	; 0
    533a:	11 f4       	brne	.+4      	; 0x5340 <EXTI_u8INT0SetCallBack+0x8>
    533c:	81 e0       	ldi	r24, 0x01	; 1
    533e:	08 95       	ret
	{
		GLOBAL_ptrToFuncEXTI0 = copy_ptrToFunction;
    5340:	90 93 39 02 	sts	0x0239, r25
    5344:	80 93 38 02 	sts	0x0238, r24
    5348:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		Local_u8ErrorStatus = E_NOK;
	}
	return Local_u8ErrorStatus;
}
    534a:	08 95       	ret

0000534c <EXTI_voidClearInt0Flag>:

void EXTI_voidClearInt0Flag(void)
{
	SET_BIT(GIFR,GIFR_INTF0);
    534c:	8a b7       	in	r24, 0x3a	; 58
    534e:	80 64       	ori	r24, 0x40	; 64
    5350:	8a bf       	out	0x3a, r24	; 58

}
    5352:	08 95       	ret

00005354 <EXTI_voidClearInt1Flag>:
void EXTI_voidClearInt1Flag(void)
{
	SET_BIT(GIFR,GIFR_INTF1);
    5354:	8a b7       	in	r24, 0x3a	; 58
    5356:	80 68       	ori	r24, 0x80	; 128
    5358:	8a bf       	out	0x3a, r24	; 58
}
    535a:	08 95       	ret

0000535c <EXTI_voidClearInt2Flag>:
void EXTI_voidClearInt2Flag(void)
{
	SET_BIT(GIFR,GIFR_INTF2);
    535c:	8a b7       	in	r24, 0x3a	; 58
    535e:	80 62       	ori	r24, 0x20	; 32
    5360:	8a bf       	out	0x3a, r24	; 58
}
    5362:	08 95       	ret

00005364 <EXTI_u8INT1SetCallBack>:

u8 EXTI_u8INT1SetCallBack(void(*copy_ptrToFunction)(void))
{
	u8 Local_u8ErrorStatus = E_OK;
	if(copy_ptrToFunction != NULL)
    5364:	00 97       	sbiw	r24, 0x00	; 0
    5366:	11 f4       	brne	.+4      	; 0x536c <EXTI_u8INT1SetCallBack+0x8>
    5368:	81 e0       	ldi	r24, 0x01	; 1
    536a:	08 95       	ret
	{
		GLOBAL_ptrToFuncEXTI1 = copy_ptrToFunction;
    536c:	90 93 37 02 	sts	0x0237, r25
    5370:	80 93 36 02 	sts	0x0236, r24
    5374:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		Local_u8ErrorStatus = E_NOK;
	}
	return Local_u8ErrorStatus;
}
    5376:	08 95       	ret

00005378 <EXTI_u8INT2SetCallBack>:

u8 EXTI_u8INT2SetCallBack(void(*copy_ptrToFunction)(void))
{
	u8 Local_u8ErrorStatus = E_OK;
	if(copy_ptrToFunction != NULL)
    5378:	00 97       	sbiw	r24, 0x00	; 0
    537a:	11 f4       	brne	.+4      	; 0x5380 <EXTI_u8INT2SetCallBack+0x8>
    537c:	81 e0       	ldi	r24, 0x01	; 1
    537e:	08 95       	ret
	{
		GLOBAL_ptrToFuncEXTI2 = copy_ptrToFunction;
    5380:	90 93 35 02 	sts	0x0235, r25
    5384:	80 93 34 02 	sts	0x0234, r24
    5388:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		Local_u8ErrorStatus = E_NOK;
	}
	return Local_u8ErrorStatus;
}
    538a:	08 95       	ret

0000538c <__vector_1>:

/*********** ISR **************************/
/****ISR EXTI0*****/
void __vector_1 (void) __attribute__((signal));
void __vector_1 (void)
{
    538c:	1f 92       	push	r1
    538e:	0f 92       	push	r0
    5390:	0f b6       	in	r0, 0x3f	; 63
    5392:	0f 92       	push	r0
    5394:	11 24       	eor	r1, r1
    5396:	2f 93       	push	r18
    5398:	3f 93       	push	r19
    539a:	4f 93       	push	r20
    539c:	5f 93       	push	r21
    539e:	6f 93       	push	r22
    53a0:	7f 93       	push	r23
    53a2:	8f 93       	push	r24
    53a4:	9f 93       	push	r25
    53a6:	af 93       	push	r26
    53a8:	bf 93       	push	r27
    53aa:	ef 93       	push	r30
    53ac:	ff 93       	push	r31
	if(GLOBAL_ptrToFuncEXTI0 != NULL)
    53ae:	e0 91 38 02 	lds	r30, 0x0238
    53b2:	f0 91 39 02 	lds	r31, 0x0239
    53b6:	30 97       	sbiw	r30, 0x00	; 0
    53b8:	09 f0       	breq	.+2      	; 0x53bc <__vector_1+0x30>
	{
		GLOBAL_ptrToFuncEXTI0();
    53ba:	09 95       	icall
	else
	{

	}

}
    53bc:	ff 91       	pop	r31
    53be:	ef 91       	pop	r30
    53c0:	bf 91       	pop	r27
    53c2:	af 91       	pop	r26
    53c4:	9f 91       	pop	r25
    53c6:	8f 91       	pop	r24
    53c8:	7f 91       	pop	r23
    53ca:	6f 91       	pop	r22
    53cc:	5f 91       	pop	r21
    53ce:	4f 91       	pop	r20
    53d0:	3f 91       	pop	r19
    53d2:	2f 91       	pop	r18
    53d4:	0f 90       	pop	r0
    53d6:	0f be       	out	0x3f, r0	; 63
    53d8:	0f 90       	pop	r0
    53da:	1f 90       	pop	r1
    53dc:	18 95       	reti

000053de <__vector_2>:

/****ISR EXTI1*****/
void __vector_2 (void) __attribute__((signal));
void __vector_2 (void)
{
    53de:	1f 92       	push	r1
    53e0:	0f 92       	push	r0
    53e2:	0f b6       	in	r0, 0x3f	; 63
    53e4:	0f 92       	push	r0
    53e6:	11 24       	eor	r1, r1
    53e8:	2f 93       	push	r18
    53ea:	3f 93       	push	r19
    53ec:	4f 93       	push	r20
    53ee:	5f 93       	push	r21
    53f0:	6f 93       	push	r22
    53f2:	7f 93       	push	r23
    53f4:	8f 93       	push	r24
    53f6:	9f 93       	push	r25
    53f8:	af 93       	push	r26
    53fa:	bf 93       	push	r27
    53fc:	ef 93       	push	r30
    53fe:	ff 93       	push	r31
	if(GLOBAL_ptrToFuncEXTI1 != NULL)
    5400:	e0 91 36 02 	lds	r30, 0x0236
    5404:	f0 91 37 02 	lds	r31, 0x0237
    5408:	30 97       	sbiw	r30, 0x00	; 0
    540a:	09 f0       	breq	.+2      	; 0x540e <__vector_2+0x30>
	{
		GLOBAL_ptrToFuncEXTI1();
    540c:	09 95       	icall
	else
	{

	}

}
    540e:	ff 91       	pop	r31
    5410:	ef 91       	pop	r30
    5412:	bf 91       	pop	r27
    5414:	af 91       	pop	r26
    5416:	9f 91       	pop	r25
    5418:	8f 91       	pop	r24
    541a:	7f 91       	pop	r23
    541c:	6f 91       	pop	r22
    541e:	5f 91       	pop	r21
    5420:	4f 91       	pop	r20
    5422:	3f 91       	pop	r19
    5424:	2f 91       	pop	r18
    5426:	0f 90       	pop	r0
    5428:	0f be       	out	0x3f, r0	; 63
    542a:	0f 90       	pop	r0
    542c:	1f 90       	pop	r1
    542e:	18 95       	reti

00005430 <__vector_3>:

/****ISR EXTI2*****/
void __vector_3 (void) __attribute__((signal));
void __vector_3 (void)
{
    5430:	1f 92       	push	r1
    5432:	0f 92       	push	r0
    5434:	0f b6       	in	r0, 0x3f	; 63
    5436:	0f 92       	push	r0
    5438:	11 24       	eor	r1, r1
    543a:	2f 93       	push	r18
    543c:	3f 93       	push	r19
    543e:	4f 93       	push	r20
    5440:	5f 93       	push	r21
    5442:	6f 93       	push	r22
    5444:	7f 93       	push	r23
    5446:	8f 93       	push	r24
    5448:	9f 93       	push	r25
    544a:	af 93       	push	r26
    544c:	bf 93       	push	r27
    544e:	ef 93       	push	r30
    5450:	ff 93       	push	r31
	if(GLOBAL_ptrToFuncEXTI2 != NULL)
    5452:	e0 91 34 02 	lds	r30, 0x0234
    5456:	f0 91 35 02 	lds	r31, 0x0235
    545a:	30 97       	sbiw	r30, 0x00	; 0
    545c:	09 f0       	breq	.+2      	; 0x5460 <__vector_3+0x30>
	{
		GLOBAL_ptrToFuncEXTI2();
    545e:	09 95       	icall
	else
	{

	}

}
    5460:	ff 91       	pop	r31
    5462:	ef 91       	pop	r30
    5464:	bf 91       	pop	r27
    5466:	af 91       	pop	r26
    5468:	9f 91       	pop	r25
    546a:	8f 91       	pop	r24
    546c:	7f 91       	pop	r23
    546e:	6f 91       	pop	r22
    5470:	5f 91       	pop	r21
    5472:	4f 91       	pop	r20
    5474:	3f 91       	pop	r19
    5476:	2f 91       	pop	r18
    5478:	0f 90       	pop	r0
    547a:	0f be       	out	0x3f, r0	; 63
    547c:	0f 90       	pop	r0
    547e:	1f 90       	pop	r1
    5480:	18 95       	reti

00005482 <DIO_u8SetPortValue>:

/********************************** FUNCTION Implementation ****************************************/
ReturnType_State_t DIO_u8SetPortValue(u8 copy_u8Port , u8 copy_u8Value)
{
	ReturnType_State_t Local_u8State = E_OK;
	switch(copy_u8Port){
    5482:	81 30       	cpi	r24, 0x01	; 1
    5484:	51 f0       	breq	.+20     	; 0x549a <DIO_u8SetPortValue+0x18>
    5486:	81 30       	cpi	r24, 0x01	; 1
    5488:	30 f0       	brcs	.+12     	; 0x5496 <DIO_u8SetPortValue+0x14>
    548a:	82 30       	cpi	r24, 0x02	; 2
    548c:	41 f0       	breq	.+16     	; 0x549e <DIO_u8SetPortValue+0x1c>
    548e:	83 30       	cpi	r24, 0x03	; 3
    5490:	49 f0       	breq	.+18     	; 0x54a4 <DIO_u8SetPortValue+0x22>
    5492:	81 e0       	ldi	r24, 0x01	; 1
    5494:	08 95       	ret
	case DIO_PORTA:
		PORTA = copy_u8Value;
    5496:	6b bb       	out	0x1b, r22	; 27
    5498:	03 c0       	rjmp	.+6      	; 0x54a0 <DIO_u8SetPortValue+0x1e>
	break;
	case DIO_PORTB:
		PORTB = copy_u8Value;
    549a:	68 bb       	out	0x18, r22	; 24
    549c:	01 c0       	rjmp	.+2      	; 0x54a0 <DIO_u8SetPortValue+0x1e>
	break;
	case DIO_PORTC:
		PORTC = copy_u8Value;
    549e:	65 bb       	out	0x15, r22	; 21
    54a0:	80 e0       	ldi	r24, 0x00	; 0
    54a2:	08 95       	ret
	break;
	case DIO_PORTD:
		PORTD = copy_u8Value;
    54a4:	62 bb       	out	0x12, r22	; 18
    54a6:	80 e0       	ldi	r24, 0x00	; 0
	default:
		Local_u8State = E_NOK;
		break;
	}
	return Local_u8State;
}
    54a8:	08 95       	ret

000054aa <DIO_u8SetPortDirection>:

ReturnType_State_t DIO_u8SetPortDirection(u8 copy_u8Port , u8 copy_u8Direction)
{
	ReturnType_State_t Local_u8State = E_OK;
	switch(copy_u8Port){
    54aa:	81 30       	cpi	r24, 0x01	; 1
    54ac:	51 f0       	breq	.+20     	; 0x54c2 <DIO_u8SetPortDirection+0x18>
    54ae:	81 30       	cpi	r24, 0x01	; 1
    54b0:	30 f0       	brcs	.+12     	; 0x54be <DIO_u8SetPortDirection+0x14>
    54b2:	82 30       	cpi	r24, 0x02	; 2
    54b4:	41 f0       	breq	.+16     	; 0x54c6 <DIO_u8SetPortDirection+0x1c>
    54b6:	83 30       	cpi	r24, 0x03	; 3
    54b8:	49 f0       	breq	.+18     	; 0x54cc <DIO_u8SetPortDirection+0x22>
    54ba:	81 e0       	ldi	r24, 0x01	; 1
    54bc:	08 95       	ret
	case DIO_PORTA:
		DDRA = copy_u8Direction;
    54be:	6a bb       	out	0x1a, r22	; 26
    54c0:	03 c0       	rjmp	.+6      	; 0x54c8 <DIO_u8SetPortDirection+0x1e>
	break;
	case DIO_PORTB:
		DDRB = copy_u8Direction;
    54c2:	67 bb       	out	0x17, r22	; 23
    54c4:	01 c0       	rjmp	.+2      	; 0x54c8 <DIO_u8SetPortDirection+0x1e>
	break;
	case DIO_PORTC:
		DDRC = copy_u8Direction;
    54c6:	64 bb       	out	0x14, r22	; 20
    54c8:	80 e0       	ldi	r24, 0x00	; 0
    54ca:	08 95       	ret
	break;
	case DIO_PORTD:
		DDRD = copy_u8Direction;
    54cc:	61 bb       	out	0x11, r22	; 17
    54ce:	80 e0       	ldi	r24, 0x00	; 0
	default:
		Local_u8State = E_NOK;
		break;
	}
	return Local_u8State;
}
    54d0:	08 95       	ret

000054d2 <DIO_u8GetPortValue>:

ReturnType_State_t DIO_u8GetPortValue(u8 copy_u8Port , u8 *copy_u8Variable)
{
    54d2:	fb 01       	movw	r30, r22
	ReturnType_State_t Local_u8State = E_OK;
	if(copy_u8Variable != NULL)
    54d4:	61 15       	cp	r22, r1
    54d6:	71 05       	cpc	r23, r1
    54d8:	11 f4       	brne	.+4      	; 0x54de <DIO_u8GetPortValue+0xc>
    54da:	82 e0       	ldi	r24, 0x02	; 2
    54dc:	08 95       	ret
	{
		switch(copy_u8Port){
    54de:	81 30       	cpi	r24, 0x01	; 1
    54e0:	51 f0       	breq	.+20     	; 0x54f6 <DIO_u8GetPortValue+0x24>
    54e2:	81 30       	cpi	r24, 0x01	; 1
    54e4:	30 f0       	brcs	.+12     	; 0x54f2 <DIO_u8GetPortValue+0x20>
    54e6:	82 30       	cpi	r24, 0x02	; 2
    54e8:	41 f0       	breq	.+16     	; 0x54fa <DIO_u8GetPortValue+0x28>
    54ea:	83 30       	cpi	r24, 0x03	; 3
    54ec:	51 f0       	breq	.+20     	; 0x5502 <DIO_u8GetPortValue+0x30>
    54ee:	81 e0       	ldi	r24, 0x01	; 1
    54f0:	08 95       	ret
		case DIO_PORTA:
			*copy_u8Variable = PINA;
    54f2:	89 b3       	in	r24, 0x19	; 25
    54f4:	03 c0       	rjmp	.+6      	; 0x54fc <DIO_u8GetPortValue+0x2a>
		break;
		case DIO_PORTB:
			*copy_u8Variable = PINB;
    54f6:	86 b3       	in	r24, 0x16	; 22
    54f8:	01 c0       	rjmp	.+2      	; 0x54fc <DIO_u8GetPortValue+0x2a>
		break;
		case DIO_PORTC:
			*copy_u8Variable = PINC;
    54fa:	83 b3       	in	r24, 0x13	; 19
    54fc:	80 83       	st	Z, r24
    54fe:	80 e0       	ldi	r24, 0x00	; 0
    5500:	08 95       	ret
		break;
		case DIO_PORTD:
			*copy_u8Variable = PIND;
    5502:	80 b3       	in	r24, 0x10	; 16
    5504:	80 83       	st	Z, r24
    5506:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		Local_u8State = E_NOK_NULL_PTR;
	}
	return Local_u8State;
}
    5508:	08 95       	ret

0000550a <DIO_u8SetPinValue>:

ReturnType_State_t DIO_u8SetPinValue(u8 copy_u8Port , u8 copy_u8Pin , u8 copy_u8Value)
{
	ReturnType_State_t Local_u8State = E_OK;

	if((copy_u8Pin >= DIO_PIN0) && (copy_u8Pin <= DIO_PIN7))
    550a:	68 30       	cpi	r22, 0x08	; 8
    550c:	08 f0       	brcs	.+2      	; 0x5510 <DIO_u8SetPinValue+0x6>
    550e:	74 c0       	rjmp	.+232    	; 0x55f8 <DIO_u8SetPinValue+0xee>
	{
		if(copy_u8Value == DIO_PIN_LOW)
    5510:	44 23       	and	r20, r20
    5512:	d1 f5       	brne	.+116    	; 0x5588 <DIO_u8SetPinValue+0x7e>
		{
			switch(copy_u8Port)
    5514:	81 30       	cpi	r24, 0x01	; 1
    5516:	a1 f0       	breq	.+40     	; 0x5540 <DIO_u8SetPinValue+0x36>
    5518:	81 30       	cpi	r24, 0x01	; 1
    551a:	30 f0       	brcs	.+12     	; 0x5528 <DIO_u8SetPinValue+0x1e>
    551c:	82 30       	cpi	r24, 0x02	; 2
    551e:	e1 f0       	breq	.+56     	; 0x5558 <DIO_u8SetPinValue+0x4e>
    5520:	83 30       	cpi	r24, 0x03	; 3
    5522:	09 f0       	breq	.+2      	; 0x5526 <DIO_u8SetPinValue+0x1c>
    5524:	69 c0       	rjmp	.+210    	; 0x55f8 <DIO_u8SetPinValue+0xee>
    5526:	24 c0       	rjmp	.+72     	; 0x5570 <DIO_u8SetPinValue+0x66>
			{
			case DIO_PORTA:
				CLR_BIT(PORTA,copy_u8Pin);
    5528:	2b b3       	in	r18, 0x1b	; 27
    552a:	81 e0       	ldi	r24, 0x01	; 1
    552c:	90 e0       	ldi	r25, 0x00	; 0
    552e:	02 c0       	rjmp	.+4      	; 0x5534 <DIO_u8SetPinValue+0x2a>
    5530:	88 0f       	add	r24, r24
    5532:	99 1f       	adc	r25, r25
    5534:	6a 95       	dec	r22
    5536:	e2 f7       	brpl	.-8      	; 0x5530 <DIO_u8SetPinValue+0x26>
    5538:	80 95       	com	r24
    553a:	82 23       	and	r24, r18
    553c:	8b bb       	out	0x1b, r24	; 27
    553e:	5a c0       	rjmp	.+180    	; 0x55f4 <DIO_u8SetPinValue+0xea>
			break;
			case DIO_PORTB:
				CLR_BIT(PORTB,copy_u8Pin);
    5540:	28 b3       	in	r18, 0x18	; 24
    5542:	81 e0       	ldi	r24, 0x01	; 1
    5544:	90 e0       	ldi	r25, 0x00	; 0
    5546:	02 c0       	rjmp	.+4      	; 0x554c <DIO_u8SetPinValue+0x42>
    5548:	88 0f       	add	r24, r24
    554a:	99 1f       	adc	r25, r25
    554c:	6a 95       	dec	r22
    554e:	e2 f7       	brpl	.-8      	; 0x5548 <DIO_u8SetPinValue+0x3e>
    5550:	80 95       	com	r24
    5552:	82 23       	and	r24, r18
    5554:	88 bb       	out	0x18, r24	; 24
    5556:	4e c0       	rjmp	.+156    	; 0x55f4 <DIO_u8SetPinValue+0xea>
			break;
			case DIO_PORTC:
				CLR_BIT(PORTC,copy_u8Pin);
    5558:	25 b3       	in	r18, 0x15	; 21
    555a:	81 e0       	ldi	r24, 0x01	; 1
    555c:	90 e0       	ldi	r25, 0x00	; 0
    555e:	02 c0       	rjmp	.+4      	; 0x5564 <DIO_u8SetPinValue+0x5a>
    5560:	88 0f       	add	r24, r24
    5562:	99 1f       	adc	r25, r25
    5564:	6a 95       	dec	r22
    5566:	e2 f7       	brpl	.-8      	; 0x5560 <DIO_u8SetPinValue+0x56>
    5568:	80 95       	com	r24
    556a:	82 23       	and	r24, r18
    556c:	85 bb       	out	0x15, r24	; 21
    556e:	42 c0       	rjmp	.+132    	; 0x55f4 <DIO_u8SetPinValue+0xea>
			break;
			case DIO_PORTD:
				CLR_BIT(PORTD,copy_u8Pin);
    5570:	22 b3       	in	r18, 0x12	; 18
    5572:	81 e0       	ldi	r24, 0x01	; 1
    5574:	90 e0       	ldi	r25, 0x00	; 0
    5576:	02 c0       	rjmp	.+4      	; 0x557c <DIO_u8SetPinValue+0x72>
    5578:	88 0f       	add	r24, r24
    557a:	99 1f       	adc	r25, r25
    557c:	6a 95       	dec	r22
    557e:	e2 f7       	brpl	.-8      	; 0x5578 <DIO_u8SetPinValue+0x6e>
    5580:	80 95       	com	r24
    5582:	82 23       	and	r24, r18
    5584:	82 bb       	out	0x12, r24	; 18
    5586:	36 c0       	rjmp	.+108    	; 0x55f4 <DIO_u8SetPinValue+0xea>
			default:
			Local_u8State = E_NOK;
			break;
			}
		}
		else if(copy_u8Value == DIO_PIN_HIGH)
    5588:	41 30       	cpi	r20, 0x01	; 1
    558a:	a1 f5       	brne	.+104    	; 0x55f4 <DIO_u8SetPinValue+0xea>
		{
			switch(copy_u8Port)
    558c:	81 30       	cpi	r24, 0x01	; 1
    558e:	91 f0       	breq	.+36     	; 0x55b4 <DIO_u8SetPinValue+0xaa>
    5590:	81 30       	cpi	r24, 0x01	; 1
    5592:	28 f0       	brcs	.+10     	; 0x559e <DIO_u8SetPinValue+0x94>
    5594:	82 30       	cpi	r24, 0x02	; 2
    5596:	c9 f0       	breq	.+50     	; 0x55ca <DIO_u8SetPinValue+0xc0>
    5598:	83 30       	cpi	r24, 0x03	; 3
    559a:	71 f5       	brne	.+92     	; 0x55f8 <DIO_u8SetPinValue+0xee>
    559c:	21 c0       	rjmp	.+66     	; 0x55e0 <DIO_u8SetPinValue+0xd6>
			{
			case DIO_PORTA:
				SET_BIT(PORTA,copy_u8Pin);
    559e:	2b b3       	in	r18, 0x1b	; 27
    55a0:	81 e0       	ldi	r24, 0x01	; 1
    55a2:	90 e0       	ldi	r25, 0x00	; 0
    55a4:	02 c0       	rjmp	.+4      	; 0x55aa <DIO_u8SetPinValue+0xa0>
    55a6:	88 0f       	add	r24, r24
    55a8:	99 1f       	adc	r25, r25
    55aa:	6a 95       	dec	r22
    55ac:	e2 f7       	brpl	.-8      	; 0x55a6 <DIO_u8SetPinValue+0x9c>
    55ae:	28 2b       	or	r18, r24
    55b0:	2b bb       	out	0x1b, r18	; 27
    55b2:	20 c0       	rjmp	.+64     	; 0x55f4 <DIO_u8SetPinValue+0xea>
			break;
			case DIO_PORTB:
				SET_BIT(PORTB,copy_u8Pin);
    55b4:	28 b3       	in	r18, 0x18	; 24
    55b6:	81 e0       	ldi	r24, 0x01	; 1
    55b8:	90 e0       	ldi	r25, 0x00	; 0
    55ba:	02 c0       	rjmp	.+4      	; 0x55c0 <DIO_u8SetPinValue+0xb6>
    55bc:	88 0f       	add	r24, r24
    55be:	99 1f       	adc	r25, r25
    55c0:	6a 95       	dec	r22
    55c2:	e2 f7       	brpl	.-8      	; 0x55bc <DIO_u8SetPinValue+0xb2>
    55c4:	28 2b       	or	r18, r24
    55c6:	28 bb       	out	0x18, r18	; 24
    55c8:	15 c0       	rjmp	.+42     	; 0x55f4 <DIO_u8SetPinValue+0xea>
			break;
			case DIO_PORTC:
				SET_BIT(PORTC,copy_u8Pin);
    55ca:	25 b3       	in	r18, 0x15	; 21
    55cc:	81 e0       	ldi	r24, 0x01	; 1
    55ce:	90 e0       	ldi	r25, 0x00	; 0
    55d0:	02 c0       	rjmp	.+4      	; 0x55d6 <DIO_u8SetPinValue+0xcc>
    55d2:	88 0f       	add	r24, r24
    55d4:	99 1f       	adc	r25, r25
    55d6:	6a 95       	dec	r22
    55d8:	e2 f7       	brpl	.-8      	; 0x55d2 <DIO_u8SetPinValue+0xc8>
    55da:	28 2b       	or	r18, r24
    55dc:	25 bb       	out	0x15, r18	; 21
    55de:	0a c0       	rjmp	.+20     	; 0x55f4 <DIO_u8SetPinValue+0xea>
			break;
			case DIO_PORTD:
				SET_BIT(PORTD,copy_u8Pin);
    55e0:	22 b3       	in	r18, 0x12	; 18
    55e2:	81 e0       	ldi	r24, 0x01	; 1
    55e4:	90 e0       	ldi	r25, 0x00	; 0
    55e6:	02 c0       	rjmp	.+4      	; 0x55ec <DIO_u8SetPinValue+0xe2>
    55e8:	88 0f       	add	r24, r24
    55ea:	99 1f       	adc	r25, r25
    55ec:	6a 95       	dec	r22
    55ee:	e2 f7       	brpl	.-8      	; 0x55e8 <DIO_u8SetPinValue+0xde>
    55f0:	28 2b       	or	r18, r24
    55f2:	22 bb       	out	0x12, r18	; 18
    55f4:	80 e0       	ldi	r24, 0x00	; 0
    55f6:	08 95       	ret
			break;
    55f8:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
		Local_u8State = E_NOK;
	}
	return Local_u8State;
}
    55fa:	08 95       	ret

000055fc <DIO_u8SetPinDirection>:

ReturnType_State_t DIO_u8SetPinDirection(u8 copy_u8Port , u8 copy_u8Pin , u8 copy_u8Direction)
{
	ReturnType_State_t Local_u8State = E_OK;

	if((copy_u8Pin >= DIO_PIN0) && (copy_u8Pin <= DIO_PIN7))
    55fc:	68 30       	cpi	r22, 0x08	; 8
    55fe:	08 f0       	brcs	.+2      	; 0x5602 <DIO_u8SetPinDirection+0x6>
    5600:	74 c0       	rjmp	.+232    	; 0x56ea <DIO_u8SetPinDirection+0xee>
	{
		if(copy_u8Direction == DIO_PIN_INPUT)
    5602:	44 23       	and	r20, r20
    5604:	d1 f5       	brne	.+116    	; 0x567a <DIO_u8SetPinDirection+0x7e>
		{
			switch(copy_u8Port)
    5606:	81 30       	cpi	r24, 0x01	; 1
    5608:	a1 f0       	breq	.+40     	; 0x5632 <DIO_u8SetPinDirection+0x36>
    560a:	81 30       	cpi	r24, 0x01	; 1
    560c:	30 f0       	brcs	.+12     	; 0x561a <DIO_u8SetPinDirection+0x1e>
    560e:	82 30       	cpi	r24, 0x02	; 2
    5610:	e1 f0       	breq	.+56     	; 0x564a <DIO_u8SetPinDirection+0x4e>
    5612:	83 30       	cpi	r24, 0x03	; 3
    5614:	09 f0       	breq	.+2      	; 0x5618 <DIO_u8SetPinDirection+0x1c>
    5616:	69 c0       	rjmp	.+210    	; 0x56ea <DIO_u8SetPinDirection+0xee>
    5618:	24 c0       	rjmp	.+72     	; 0x5662 <DIO_u8SetPinDirection+0x66>
			{
			case DIO_PORTA:
				CLR_BIT(DDRA,copy_u8Pin);
    561a:	2a b3       	in	r18, 0x1a	; 26
    561c:	81 e0       	ldi	r24, 0x01	; 1
    561e:	90 e0       	ldi	r25, 0x00	; 0
    5620:	02 c0       	rjmp	.+4      	; 0x5626 <DIO_u8SetPinDirection+0x2a>
    5622:	88 0f       	add	r24, r24
    5624:	99 1f       	adc	r25, r25
    5626:	6a 95       	dec	r22
    5628:	e2 f7       	brpl	.-8      	; 0x5622 <DIO_u8SetPinDirection+0x26>
    562a:	80 95       	com	r24
    562c:	82 23       	and	r24, r18
    562e:	8a bb       	out	0x1a, r24	; 26
    5630:	5a c0       	rjmp	.+180    	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			break;
			case DIO_PORTB:
				CLR_BIT(DDRB,copy_u8Pin);
    5632:	27 b3       	in	r18, 0x17	; 23
    5634:	81 e0       	ldi	r24, 0x01	; 1
    5636:	90 e0       	ldi	r25, 0x00	; 0
    5638:	02 c0       	rjmp	.+4      	; 0x563e <DIO_u8SetPinDirection+0x42>
    563a:	88 0f       	add	r24, r24
    563c:	99 1f       	adc	r25, r25
    563e:	6a 95       	dec	r22
    5640:	e2 f7       	brpl	.-8      	; 0x563a <DIO_u8SetPinDirection+0x3e>
    5642:	80 95       	com	r24
    5644:	82 23       	and	r24, r18
    5646:	87 bb       	out	0x17, r24	; 23
    5648:	4e c0       	rjmp	.+156    	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			break;
			case DIO_PORTC:
				CLR_BIT(DDRC,copy_u8Pin);
    564a:	24 b3       	in	r18, 0x14	; 20
    564c:	81 e0       	ldi	r24, 0x01	; 1
    564e:	90 e0       	ldi	r25, 0x00	; 0
    5650:	02 c0       	rjmp	.+4      	; 0x5656 <DIO_u8SetPinDirection+0x5a>
    5652:	88 0f       	add	r24, r24
    5654:	99 1f       	adc	r25, r25
    5656:	6a 95       	dec	r22
    5658:	e2 f7       	brpl	.-8      	; 0x5652 <DIO_u8SetPinDirection+0x56>
    565a:	80 95       	com	r24
    565c:	82 23       	and	r24, r18
    565e:	84 bb       	out	0x14, r24	; 20
    5660:	42 c0       	rjmp	.+132    	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			break;
			case DIO_PORTD:
				CLR_BIT(DDRD,copy_u8Pin);
    5662:	21 b3       	in	r18, 0x11	; 17
    5664:	81 e0       	ldi	r24, 0x01	; 1
    5666:	90 e0       	ldi	r25, 0x00	; 0
    5668:	02 c0       	rjmp	.+4      	; 0x566e <DIO_u8SetPinDirection+0x72>
    566a:	88 0f       	add	r24, r24
    566c:	99 1f       	adc	r25, r25
    566e:	6a 95       	dec	r22
    5670:	e2 f7       	brpl	.-8      	; 0x566a <DIO_u8SetPinDirection+0x6e>
    5672:	80 95       	com	r24
    5674:	82 23       	and	r24, r18
    5676:	81 bb       	out	0x11, r24	; 17
    5678:	36 c0       	rjmp	.+108    	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			default:
			Local_u8State = E_NOK;
			break;
			}
		}
		else if(copy_u8Direction == DIO_PIN_OUTPUT)
    567a:	41 30       	cpi	r20, 0x01	; 1
    567c:	a1 f5       	brne	.+104    	; 0x56e6 <DIO_u8SetPinDirection+0xea>
		{
			switch(copy_u8Port)
    567e:	81 30       	cpi	r24, 0x01	; 1
    5680:	91 f0       	breq	.+36     	; 0x56a6 <DIO_u8SetPinDirection+0xaa>
    5682:	81 30       	cpi	r24, 0x01	; 1
    5684:	28 f0       	brcs	.+10     	; 0x5690 <DIO_u8SetPinDirection+0x94>
    5686:	82 30       	cpi	r24, 0x02	; 2
    5688:	c9 f0       	breq	.+50     	; 0x56bc <DIO_u8SetPinDirection+0xc0>
    568a:	83 30       	cpi	r24, 0x03	; 3
    568c:	71 f5       	brne	.+92     	; 0x56ea <DIO_u8SetPinDirection+0xee>
    568e:	21 c0       	rjmp	.+66     	; 0x56d2 <DIO_u8SetPinDirection+0xd6>
			{
			case DIO_PORTA:
				SET_BIT(DDRA,copy_u8Pin);
    5690:	2a b3       	in	r18, 0x1a	; 26
    5692:	81 e0       	ldi	r24, 0x01	; 1
    5694:	90 e0       	ldi	r25, 0x00	; 0
    5696:	02 c0       	rjmp	.+4      	; 0x569c <DIO_u8SetPinDirection+0xa0>
    5698:	88 0f       	add	r24, r24
    569a:	99 1f       	adc	r25, r25
    569c:	6a 95       	dec	r22
    569e:	e2 f7       	brpl	.-8      	; 0x5698 <DIO_u8SetPinDirection+0x9c>
    56a0:	28 2b       	or	r18, r24
    56a2:	2a bb       	out	0x1a, r18	; 26
    56a4:	20 c0       	rjmp	.+64     	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			break;
			case DIO_PORTB:
				SET_BIT(DDRB,copy_u8Pin);
    56a6:	27 b3       	in	r18, 0x17	; 23
    56a8:	81 e0       	ldi	r24, 0x01	; 1
    56aa:	90 e0       	ldi	r25, 0x00	; 0
    56ac:	02 c0       	rjmp	.+4      	; 0x56b2 <DIO_u8SetPinDirection+0xb6>
    56ae:	88 0f       	add	r24, r24
    56b0:	99 1f       	adc	r25, r25
    56b2:	6a 95       	dec	r22
    56b4:	e2 f7       	brpl	.-8      	; 0x56ae <DIO_u8SetPinDirection+0xb2>
    56b6:	28 2b       	or	r18, r24
    56b8:	27 bb       	out	0x17, r18	; 23
    56ba:	15 c0       	rjmp	.+42     	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			break;
			case DIO_PORTC:
				SET_BIT(DDRC,copy_u8Pin);
    56bc:	24 b3       	in	r18, 0x14	; 20
    56be:	81 e0       	ldi	r24, 0x01	; 1
    56c0:	90 e0       	ldi	r25, 0x00	; 0
    56c2:	02 c0       	rjmp	.+4      	; 0x56c8 <DIO_u8SetPinDirection+0xcc>
    56c4:	88 0f       	add	r24, r24
    56c6:	99 1f       	adc	r25, r25
    56c8:	6a 95       	dec	r22
    56ca:	e2 f7       	brpl	.-8      	; 0x56c4 <DIO_u8SetPinDirection+0xc8>
    56cc:	28 2b       	or	r18, r24
    56ce:	24 bb       	out	0x14, r18	; 20
    56d0:	0a c0       	rjmp	.+20     	; 0x56e6 <DIO_u8SetPinDirection+0xea>
			break;
			case DIO_PORTD:
				SET_BIT(DDRD,copy_u8Pin);
    56d2:	21 b3       	in	r18, 0x11	; 17
    56d4:	81 e0       	ldi	r24, 0x01	; 1
    56d6:	90 e0       	ldi	r25, 0x00	; 0
    56d8:	02 c0       	rjmp	.+4      	; 0x56de <DIO_u8SetPinDirection+0xe2>
    56da:	88 0f       	add	r24, r24
    56dc:	99 1f       	adc	r25, r25
    56de:	6a 95       	dec	r22
    56e0:	e2 f7       	brpl	.-8      	; 0x56da <DIO_u8SetPinDirection+0xde>
    56e2:	28 2b       	or	r18, r24
    56e4:	21 bb       	out	0x11, r18	; 17
    56e6:	80 e0       	ldi	r24, 0x00	; 0
    56e8:	08 95       	ret
			break;
    56ea:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
		Local_u8State = E_NOK;
	}
	return Local_u8State;
}
    56ec:	08 95       	ret

000056ee <DIO_u8GetPinValue>:

ReturnType_State_t DIO_u8GetPinValue(u8 copy_u8Port , u8 copy_u8Pin , u8 *copy_u8Variable)
{
    56ee:	fa 01       	movw	r30, r20
	ReturnType_State_t Local_u8State = E_OK;

	if((copy_u8Pin >= DIO_PIN0) && (copy_u8Pin <= DIO_PIN7))
    56f0:	68 30       	cpi	r22, 0x08	; 8
    56f2:	d0 f4       	brcc	.+52     	; 0x5728 <DIO_u8GetPinValue+0x3a>
	{
			switch(copy_u8Port)
    56f4:	81 30       	cpi	r24, 0x01	; 1
    56f6:	49 f0       	breq	.+18     	; 0x570a <DIO_u8GetPinValue+0x1c>
    56f8:	81 30       	cpi	r24, 0x01	; 1
    56fa:	28 f0       	brcs	.+10     	; 0x5706 <DIO_u8GetPinValue+0x18>
    56fc:	82 30       	cpi	r24, 0x02	; 2
    56fe:	39 f0       	breq	.+14     	; 0x570e <DIO_u8GetPinValue+0x20>
    5700:	83 30       	cpi	r24, 0x03	; 3
    5702:	91 f4       	brne	.+36     	; 0x5728 <DIO_u8GetPinValue+0x3a>
    5704:	06 c0       	rjmp	.+12     	; 0x5712 <DIO_u8GetPinValue+0x24>
			{
			case DIO_PORTA:
				*copy_u8Variable = GET_BIT(PINA,copy_u8Pin);
    5706:	89 b3       	in	r24, 0x19	; 25
    5708:	05 c0       	rjmp	.+10     	; 0x5714 <DIO_u8GetPinValue+0x26>
			break;
			case DIO_PORTB:
				*copy_u8Variable = GET_BIT(PINB,copy_u8Pin);
    570a:	86 b3       	in	r24, 0x16	; 22
    570c:	03 c0       	rjmp	.+6      	; 0x5714 <DIO_u8GetPinValue+0x26>
			break;
			case DIO_PORTC:
				*copy_u8Variable = GET_BIT(PINC,copy_u8Pin);
    570e:	83 b3       	in	r24, 0x13	; 19
    5710:	01 c0       	rjmp	.+2      	; 0x5714 <DIO_u8GetPinValue+0x26>
			break;
			case DIO_PORTD:
				*copy_u8Variable = GET_BIT(PIND,copy_u8Pin);
    5712:	80 b3       	in	r24, 0x10	; 16
    5714:	90 e0       	ldi	r25, 0x00	; 0
    5716:	02 c0       	rjmp	.+4      	; 0x571c <DIO_u8GetPinValue+0x2e>
    5718:	95 95       	asr	r25
    571a:	87 95       	ror	r24
    571c:	6a 95       	dec	r22
    571e:	e2 f7       	brpl	.-8      	; 0x5718 <DIO_u8GetPinValue+0x2a>
    5720:	81 70       	andi	r24, 0x01	; 1
    5722:	80 83       	st	Z, r24
    5724:	80 e0       	ldi	r24, 0x00	; 0
    5726:	08 95       	ret
			break;
    5728:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
		Local_u8State = E_NOK;
	}
	return Local_u8State;
}
    572a:	08 95       	ret

0000572c <DIO_u8ConnectPullUP>:

ReturnType_State_t DIO_u8ConnectPullUP(u8 copy_u8Port , u8 copy_u8Pin , u8 copy_u8ConnectPullUp)
{
    572c:	98 2f       	mov	r25, r24
	ReturnType_State_t Local_u8State = E_OK;

	if((copy_u8Port <= DIO_PORTD) && (copy_u8Pin <= DIO_PIN7) )
    572e:	84 30       	cpi	r24, 0x04	; 4
    5730:	08 f0       	brcs	.+2      	; 0x5734 <DIO_u8ConnectPullUP+0x8>
    5732:	86 c0       	rjmp	.+268    	; 0x5840 <DIO_u8ConnectPullUP+0x114>
    5734:	68 30       	cpi	r22, 0x08	; 8
    5736:	08 f0       	brcs	.+2      	; 0x573a <DIO_u8ConnectPullUP+0xe>
    5738:	83 c0       	rjmp	.+262    	; 0x5840 <DIO_u8ConnectPullUP+0x114>
	{
		CLR_BIT(SFIOR,PUD);
    573a:	80 b7       	in	r24, 0x30	; 48
    573c:	8b 7f       	andi	r24, 0xFB	; 251
    573e:	80 bf       	out	0x30, r24	; 48
		switch(copy_u8Port)
    5740:	91 30       	cpi	r25, 0x01	; 1
    5742:	31 f1       	breq	.+76     	; 0x5790 <DIO_u8ConnectPullUP+0x64>
    5744:	91 30       	cpi	r25, 0x01	; 1
    5746:	38 f0       	brcs	.+14     	; 0x5756 <DIO_u8ConnectPullUP+0x2a>
    5748:	92 30       	cpi	r25, 0x02	; 2
    574a:	09 f4       	brne	.+2      	; 0x574e <DIO_u8ConnectPullUP+0x22>
    574c:	3e c0       	rjmp	.+124    	; 0x57ca <DIO_u8ConnectPullUP+0x9e>
    574e:	93 30       	cpi	r25, 0x03	; 3
    5750:	09 f0       	breq	.+2      	; 0x5754 <DIO_u8ConnectPullUP+0x28>
    5752:	74 c0       	rjmp	.+232    	; 0x583c <DIO_u8ConnectPullUP+0x110>
    5754:	57 c0       	rjmp	.+174    	; 0x5804 <DIO_u8ConnectPullUP+0xd8>
		{
		case DIO_PORTA:
			if(copy_u8ConnectPullUp == DIO_PIN_HIGH)
    5756:	41 30       	cpi	r20, 0x01	; 1
    5758:	79 f4       	brne	.+30     	; 0x5778 <DIO_u8ConnectPullUP+0x4c>
			{
				CLR_BIT(DDRA,copy_u8Pin);
    575a:	3a b3       	in	r19, 0x1a	; 26
    575c:	81 e0       	ldi	r24, 0x01	; 1
    575e:	90 e0       	ldi	r25, 0x00	; 0
    5760:	02 c0       	rjmp	.+4      	; 0x5766 <DIO_u8ConnectPullUP+0x3a>
    5762:	88 0f       	add	r24, r24
    5764:	99 1f       	adc	r25, r25
    5766:	6a 95       	dec	r22
    5768:	e2 f7       	brpl	.-8      	; 0x5762 <DIO_u8ConnectPullUP+0x36>
    576a:	28 2f       	mov	r18, r24
    576c:	20 95       	com	r18
    576e:	23 23       	and	r18, r19
    5770:	2a bb       	out	0x1a, r18	; 26
				SET_BIT(PORTA,copy_u8Pin);
    5772:	2b b3       	in	r18, 0x1b	; 27
    5774:	82 2b       	or	r24, r18
    5776:	0a c0       	rjmp	.+20     	; 0x578c <DIO_u8ConnectPullUP+0x60>
			}
			else
			{
				CLR_BIT(PORTA,copy_u8Pin);
    5778:	2b b3       	in	r18, 0x1b	; 27
    577a:	81 e0       	ldi	r24, 0x01	; 1
    577c:	90 e0       	ldi	r25, 0x00	; 0
    577e:	02 c0       	rjmp	.+4      	; 0x5784 <DIO_u8ConnectPullUP+0x58>
    5780:	88 0f       	add	r24, r24
    5782:	99 1f       	adc	r25, r25
    5784:	6a 95       	dec	r22
    5786:	e2 f7       	brpl	.-8      	; 0x5780 <DIO_u8ConnectPullUP+0x54>
    5788:	80 95       	com	r24
    578a:	82 23       	and	r24, r18
    578c:	8b bb       	out	0x1b, r24	; 27
    578e:	56 c0       	rjmp	.+172    	; 0x583c <DIO_u8ConnectPullUP+0x110>
			}
		break;

		case DIO_PORTB:
			if(copy_u8ConnectPullUp == DIO_PIN_HIGH)
    5790:	41 30       	cpi	r20, 0x01	; 1
    5792:	79 f4       	brne	.+30     	; 0x57b2 <DIO_u8ConnectPullUP+0x86>
			{
				CLR_BIT(DDRB,copy_u8Pin);
    5794:	37 b3       	in	r19, 0x17	; 23
    5796:	81 e0       	ldi	r24, 0x01	; 1
    5798:	90 e0       	ldi	r25, 0x00	; 0
    579a:	02 c0       	rjmp	.+4      	; 0x57a0 <DIO_u8ConnectPullUP+0x74>
    579c:	88 0f       	add	r24, r24
    579e:	99 1f       	adc	r25, r25
    57a0:	6a 95       	dec	r22
    57a2:	e2 f7       	brpl	.-8      	; 0x579c <DIO_u8ConnectPullUP+0x70>
    57a4:	28 2f       	mov	r18, r24
    57a6:	20 95       	com	r18
    57a8:	23 23       	and	r18, r19
    57aa:	27 bb       	out	0x17, r18	; 23
				SET_BIT(PORTB,copy_u8Pin);
    57ac:	28 b3       	in	r18, 0x18	; 24
    57ae:	82 2b       	or	r24, r18
    57b0:	0a c0       	rjmp	.+20     	; 0x57c6 <DIO_u8ConnectPullUP+0x9a>
			}
			else
			{
				CLR_BIT(PORTB,copy_u8Pin);
    57b2:	28 b3       	in	r18, 0x18	; 24
    57b4:	81 e0       	ldi	r24, 0x01	; 1
    57b6:	90 e0       	ldi	r25, 0x00	; 0
    57b8:	02 c0       	rjmp	.+4      	; 0x57be <DIO_u8ConnectPullUP+0x92>
    57ba:	88 0f       	add	r24, r24
    57bc:	99 1f       	adc	r25, r25
    57be:	6a 95       	dec	r22
    57c0:	e2 f7       	brpl	.-8      	; 0x57ba <DIO_u8ConnectPullUP+0x8e>
    57c2:	80 95       	com	r24
    57c4:	82 23       	and	r24, r18
    57c6:	88 bb       	out	0x18, r24	; 24
    57c8:	39 c0       	rjmp	.+114    	; 0x583c <DIO_u8ConnectPullUP+0x110>
			}
		break;

		case DIO_PORTC:
			if(copy_u8ConnectPullUp == DIO_PIN_HIGH)
    57ca:	41 30       	cpi	r20, 0x01	; 1
    57cc:	79 f4       	brne	.+30     	; 0x57ec <DIO_u8ConnectPullUP+0xc0>
			{
				CLR_BIT(DDRC,copy_u8Pin);
    57ce:	34 b3       	in	r19, 0x14	; 20
    57d0:	81 e0       	ldi	r24, 0x01	; 1
    57d2:	90 e0       	ldi	r25, 0x00	; 0
    57d4:	02 c0       	rjmp	.+4      	; 0x57da <DIO_u8ConnectPullUP+0xae>
    57d6:	88 0f       	add	r24, r24
    57d8:	99 1f       	adc	r25, r25
    57da:	6a 95       	dec	r22
    57dc:	e2 f7       	brpl	.-8      	; 0x57d6 <DIO_u8ConnectPullUP+0xaa>
    57de:	28 2f       	mov	r18, r24
    57e0:	20 95       	com	r18
    57e2:	23 23       	and	r18, r19
    57e4:	24 bb       	out	0x14, r18	; 20
				SET_BIT(PORTC,copy_u8Pin);
    57e6:	25 b3       	in	r18, 0x15	; 21
    57e8:	82 2b       	or	r24, r18
    57ea:	0a c0       	rjmp	.+20     	; 0x5800 <DIO_u8ConnectPullUP+0xd4>
			}
			else
			{
				CLR_BIT(PORTC,copy_u8Pin);
    57ec:	25 b3       	in	r18, 0x15	; 21
    57ee:	81 e0       	ldi	r24, 0x01	; 1
    57f0:	90 e0       	ldi	r25, 0x00	; 0
    57f2:	02 c0       	rjmp	.+4      	; 0x57f8 <DIO_u8ConnectPullUP+0xcc>
    57f4:	88 0f       	add	r24, r24
    57f6:	99 1f       	adc	r25, r25
    57f8:	6a 95       	dec	r22
    57fa:	e2 f7       	brpl	.-8      	; 0x57f4 <DIO_u8ConnectPullUP+0xc8>
    57fc:	80 95       	com	r24
    57fe:	82 23       	and	r24, r18
    5800:	85 bb       	out	0x15, r24	; 21
    5802:	1c c0       	rjmp	.+56     	; 0x583c <DIO_u8ConnectPullUP+0x110>
			}
		break;

		case DIO_PORTD:
			if(copy_u8ConnectPullUp == DIO_PIN_HIGH)
    5804:	41 30       	cpi	r20, 0x01	; 1
    5806:	79 f4       	brne	.+30     	; 0x5826 <DIO_u8ConnectPullUP+0xfa>
			{
				CLR_BIT(DDRD,copy_u8Pin);
    5808:	31 b3       	in	r19, 0x11	; 17
    580a:	81 e0       	ldi	r24, 0x01	; 1
    580c:	90 e0       	ldi	r25, 0x00	; 0
    580e:	02 c0       	rjmp	.+4      	; 0x5814 <DIO_u8ConnectPullUP+0xe8>
    5810:	88 0f       	add	r24, r24
    5812:	99 1f       	adc	r25, r25
    5814:	6a 95       	dec	r22
    5816:	e2 f7       	brpl	.-8      	; 0x5810 <DIO_u8ConnectPullUP+0xe4>
    5818:	28 2f       	mov	r18, r24
    581a:	20 95       	com	r18
    581c:	23 23       	and	r18, r19
    581e:	21 bb       	out	0x11, r18	; 17
				SET_BIT(PORTD,copy_u8Pin);
    5820:	22 b3       	in	r18, 0x12	; 18
    5822:	82 2b       	or	r24, r18
    5824:	0a c0       	rjmp	.+20     	; 0x583a <DIO_u8ConnectPullUP+0x10e>
			}
			else
			{
				CLR_BIT(PORTD,copy_u8Pin);
    5826:	22 b3       	in	r18, 0x12	; 18
    5828:	81 e0       	ldi	r24, 0x01	; 1
    582a:	90 e0       	ldi	r25, 0x00	; 0
    582c:	02 c0       	rjmp	.+4      	; 0x5832 <DIO_u8ConnectPullUP+0x106>
    582e:	88 0f       	add	r24, r24
    5830:	99 1f       	adc	r25, r25
    5832:	6a 95       	dec	r22
    5834:	e2 f7       	brpl	.-8      	; 0x582e <DIO_u8ConnectPullUP+0x102>
    5836:	80 95       	com	r24
    5838:	82 23       	and	r24, r18
    583a:	82 bb       	out	0x12, r24	; 18
    583c:	80 e0       	ldi	r24, 0x00	; 0
    583e:	08 95       	ret
    5840:	81 e0       	ldi	r24, 0x01	; 1
	{
		Local_u8State = E_NOK;
	}

	return Local_u8State;
}
    5842:	08 95       	ret

00005844 <DIO_u8TogglePinValue>:

ReturnType_State_t DIO_u8TogglePinValue(u8 copy_u8Port , u8 copy_u8Pin)
{
	ReturnType_State_t Local_u8State = E_OK;

	if((copy_u8Pin >= DIO_PIN0) && (copy_u8Pin <= DIO_PIN7))
    5844:	68 30       	cpi	r22, 0x08	; 8
    5846:	b0 f5       	brcc	.+108    	; 0x58b4 <DIO_u8TogglePinValue+0x70>
	{
			switch(copy_u8Port)
    5848:	81 30       	cpi	r24, 0x01	; 1
    584a:	91 f0       	breq	.+36     	; 0x5870 <DIO_u8TogglePinValue+0x2c>
    584c:	81 30       	cpi	r24, 0x01	; 1
    584e:	28 f0       	brcs	.+10     	; 0x585a <DIO_u8TogglePinValue+0x16>
    5850:	82 30       	cpi	r24, 0x02	; 2
    5852:	c9 f0       	breq	.+50     	; 0x5886 <DIO_u8TogglePinValue+0x42>
    5854:	83 30       	cpi	r24, 0x03	; 3
    5856:	71 f5       	brne	.+92     	; 0x58b4 <DIO_u8TogglePinValue+0x70>
    5858:	21 c0       	rjmp	.+66     	; 0x589c <DIO_u8TogglePinValue+0x58>
			{
			case DIO_PORTA:
				TOG_BIT(PORTA,copy_u8Pin);
    585a:	2b b3       	in	r18, 0x1b	; 27
    585c:	81 e0       	ldi	r24, 0x01	; 1
    585e:	90 e0       	ldi	r25, 0x00	; 0
    5860:	02 c0       	rjmp	.+4      	; 0x5866 <DIO_u8TogglePinValue+0x22>
    5862:	88 0f       	add	r24, r24
    5864:	99 1f       	adc	r25, r25
    5866:	6a 95       	dec	r22
    5868:	e2 f7       	brpl	.-8      	; 0x5862 <DIO_u8TogglePinValue+0x1e>
    586a:	28 27       	eor	r18, r24
    586c:	2b bb       	out	0x1b, r18	; 27
    586e:	20 c0       	rjmp	.+64     	; 0x58b0 <DIO_u8TogglePinValue+0x6c>
			break;
			case DIO_PORTB:
				TOG_BIT(PORTB,copy_u8Pin);
    5870:	28 b3       	in	r18, 0x18	; 24
    5872:	81 e0       	ldi	r24, 0x01	; 1
    5874:	90 e0       	ldi	r25, 0x00	; 0
    5876:	02 c0       	rjmp	.+4      	; 0x587c <DIO_u8TogglePinValue+0x38>
    5878:	88 0f       	add	r24, r24
    587a:	99 1f       	adc	r25, r25
    587c:	6a 95       	dec	r22
    587e:	e2 f7       	brpl	.-8      	; 0x5878 <DIO_u8TogglePinValue+0x34>
    5880:	28 27       	eor	r18, r24
    5882:	28 bb       	out	0x18, r18	; 24
    5884:	15 c0       	rjmp	.+42     	; 0x58b0 <DIO_u8TogglePinValue+0x6c>
			break;
			case DIO_PORTC:
				TOG_BIT(PORTC,copy_u8Pin);
    5886:	25 b3       	in	r18, 0x15	; 21
    5888:	81 e0       	ldi	r24, 0x01	; 1
    588a:	90 e0       	ldi	r25, 0x00	; 0
    588c:	02 c0       	rjmp	.+4      	; 0x5892 <DIO_u8TogglePinValue+0x4e>
    588e:	88 0f       	add	r24, r24
    5890:	99 1f       	adc	r25, r25
    5892:	6a 95       	dec	r22
    5894:	e2 f7       	brpl	.-8      	; 0x588e <DIO_u8TogglePinValue+0x4a>
    5896:	28 27       	eor	r18, r24
    5898:	25 bb       	out	0x15, r18	; 21
    589a:	0a c0       	rjmp	.+20     	; 0x58b0 <DIO_u8TogglePinValue+0x6c>
			break;
			case DIO_PORTD:
				TOG_BIT(PORTD,copy_u8Pin);
    589c:	22 b3       	in	r18, 0x12	; 18
    589e:	81 e0       	ldi	r24, 0x01	; 1
    58a0:	90 e0       	ldi	r25, 0x00	; 0
    58a2:	02 c0       	rjmp	.+4      	; 0x58a8 <DIO_u8TogglePinValue+0x64>
    58a4:	88 0f       	add	r24, r24
    58a6:	99 1f       	adc	r25, r25
    58a8:	6a 95       	dec	r22
    58aa:	e2 f7       	brpl	.-8      	; 0x58a4 <DIO_u8TogglePinValue+0x60>
    58ac:	28 27       	eor	r18, r24
    58ae:	22 bb       	out	0x12, r18	; 18
    58b0:	80 e0       	ldi	r24, 0x00	; 0
    58b2:	08 95       	ret
			break;
    58b4:	81 e0       	ldi	r24, 0x01	; 1
		else
		{
			Local_u8State = E_NOK;
		}
		return Local_u8State;
}
    58b6:	08 95       	ret

000058b8 <ADC_voidInit>:
	#elif ADC_REF_SELECTION == AVCC
		SET_BIT(ADMUX,REFS0);
		CLR_BIT(ADMUX,REFS1);

	#elif ADC_REF_SELECTION == VOLT_2_56
		SET_BIT(ADMUX,REFS0);
    58b8:	3e 9a       	sbi	0x07, 6	; 7
		SET_BIT(ADMUX,REFS1);
    58ba:	3f 9a       	sbi	0x07, 7	; 7
	#endif

	#if ADC_ADJUSMENT == LEFT_ADJUSMENT
		SET_BIT(ADMUX,ADLAR);
	#elif ADC_ADJUSMENT == RIGHT_ADJUSMENT
		CLR_BIT(ADMUX,ADLAR);
    58bc:	3d 98       	cbi	0x07, 5	; 7
	#else
		#error "ADC_ADJUSMENT error Configuration Parameter"
	#endif

	#if AUTO_TRIGGER == DISABLE
		CLR_BIT(ADCSRA,ADATE);
    58be:	35 98       	cbi	0x06, 5	; 6
	#else
		#error "AUTO_TRIGGER error Configuration Parameter"
	#endif

	#if ADC_INTERRUPT == DISABLE
		CLR_BIT(ADCSRA,ADIE);
    58c0:	33 98       	cbi	0x06, 3	; 6
	#elif ADC_PRESCALER == PRESCALER_4
		CLR_BIT(ADCSRA,ADPS0);
		SET_BIT(ADCSRA,ADPS1);
		CLR_BIT(ADCSRA,ADPS2);
	#elif ADC_PRESCALER == PRESCALER_8
		CLR_BIT(ADCSRA,ADPS0);
    58c2:	30 98       	cbi	0x06, 0	; 6
		SET_BIT(ADCSRA,ADPS1);
    58c4:	31 9a       	sbi	0x06, 1	; 6
		SET_BIT(ADCSRA,ADPS2);
    58c6:	32 9a       	sbi	0x06, 2	; 6
		SET_BIT(ADCSRA,ADPS2);
	#else
		#error "ADC_PRESCALER error Configuration Parameter"
	#endif

	SET_BIT(ADCSRA,ADEN);
    58c8:	37 9a       	sbi	0x06, 7	; 6

}
    58ca:	08 95       	ret

000058cc <ADC_u16GetConversionReading>:

u16 ADC_u16GetConversionReading(u8 copy_u8Channel)
{
	u16 ADC_data =0;

	if (copy_u8Channel == CHANNEL0)
    58cc:	88 23       	and	r24, r24
    58ce:	11 f4       	brne	.+4      	; 0x58d4 <ADC_u16GetConversionReading+0x8>
	{
		/** Select input channel to pin PA0 */
		CLR_BIT(ADMUX,MUX0);
    58d0:	38 98       	cbi	0x07, 0	; 7
    58d2:	03 c0       	rjmp	.+6      	; 0x58da <ADC_u16GetConversionReading+0xe>
		CLR_BIT(ADMUX,MUX1);
		CLR_BIT(ADMUX,MUX2);
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL1)
    58d4:	81 30       	cpi	r24, 0x01	; 1
    58d6:	21 f4       	brne	.+8      	; 0x58e0 <ADC_u16GetConversionReading+0x14>
	{
		/** Select input channel to pin PA1 */
		SET_BIT(ADMUX,MUX0);
    58d8:	38 9a       	sbi	0x07, 0	; 7
		CLR_BIT(ADMUX,MUX1);
    58da:	39 98       	cbi	0x07, 1	; 7
		CLR_BIT(ADMUX,MUX2);
    58dc:	3a 98       	cbi	0x07, 2	; 7
    58de:	1b c0       	rjmp	.+54     	; 0x5916 <ADC_u16GetConversionReading+0x4a>
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL2)
    58e0:	82 30       	cpi	r24, 0x02	; 2
    58e2:	11 f4       	brne	.+4      	; 0x58e8 <ADC_u16GetConversionReading+0x1c>
	{
		/** Select input channel to pin PA2 */
		CLR_BIT(ADMUX,MUX0);
    58e4:	38 98       	cbi	0x07, 0	; 7
    58e6:	03 c0       	rjmp	.+6      	; 0x58ee <ADC_u16GetConversionReading+0x22>
		SET_BIT(ADMUX,MUX1);
		CLR_BIT(ADMUX,MUX2);
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL3)
    58e8:	83 30       	cpi	r24, 0x03	; 3
    58ea:	19 f4       	brne	.+6      	; 0x58f2 <ADC_u16GetConversionReading+0x26>
	{
		/** Select input channel to pin PA3 */
		SET_BIT(ADMUX,MUX0);
    58ec:	38 9a       	sbi	0x07, 0	; 7
		SET_BIT(ADMUX,MUX1);
    58ee:	39 9a       	sbi	0x07, 1	; 7
    58f0:	f5 cf       	rjmp	.-22     	; 0x58dc <ADC_u16GetConversionReading+0x10>
		CLR_BIT(ADMUX,MUX2);
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL4)
    58f2:	84 30       	cpi	r24, 0x04	; 4
    58f4:	11 f4       	brne	.+4      	; 0x58fa <ADC_u16GetConversionReading+0x2e>
	{
		/** Select input channel to pin PA4 */
		CLR_BIT(ADMUX,MUX0);
    58f6:	38 98       	cbi	0x07, 0	; 7
    58f8:	03 c0       	rjmp	.+6      	; 0x5900 <ADC_u16GetConversionReading+0x34>
		CLR_BIT(ADMUX,MUX1);
		SET_BIT(ADMUX,MUX2);
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL5)
    58fa:	85 30       	cpi	r24, 0x05	; 5
    58fc:	19 f4       	brne	.+6      	; 0x5904 <ADC_u16GetConversionReading+0x38>
	{
		/** Select input channel to pin PA5 */
		SET_BIT(ADMUX,MUX0);
    58fe:	38 9a       	sbi	0x07, 0	; 7
		CLR_BIT(ADMUX,MUX1);
    5900:	39 98       	cbi	0x07, 1	; 7
    5902:	08 c0       	rjmp	.+16     	; 0x5914 <ADC_u16GetConversionReading+0x48>
		SET_BIT(ADMUX,MUX2);
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL6)
    5904:	86 30       	cpi	r24, 0x06	; 6
    5906:	11 f4       	brne	.+4      	; 0x590c <ADC_u16GetConversionReading+0x40>
	{
		/** Select input channel to pin PA6 */
		CLR_BIT(ADMUX,MUX0);
    5908:	38 98       	cbi	0x07, 0	; 7
    590a:	03 c0       	rjmp	.+6      	; 0x5912 <ADC_u16GetConversionReading+0x46>
		SET_BIT(ADMUX,MUX1);
		SET_BIT(ADMUX,MUX2);
		CLR_BIT(ADMUX,MUX3);
		CLR_BIT(ADMUX,MUX4);
	}
	else if(copy_u8Channel == CHANNEL7)
    590c:	87 30       	cpi	r24, 0x07	; 7
    590e:	29 f4       	brne	.+10     	; 0x591a <ADC_u16GetConversionReading+0x4e>
	{
		/** Select input channel to pin PA7 */
		SET_BIT(ADMUX,MUX0);
    5910:	38 9a       	sbi	0x07, 0	; 7
		SET_BIT(ADMUX,MUX1);
    5912:	39 9a       	sbi	0x07, 1	; 7
		SET_BIT(ADMUX,MUX2);
    5914:	3a 9a       	sbi	0x07, 2	; 7
		CLR_BIT(ADMUX,MUX3);
    5916:	3b 98       	cbi	0x07, 3	; 7
		CLR_BIT(ADMUX,MUX4);
    5918:	3c 98       	cbi	0x07, 4	; 7
	{

	}

	/* Start Converstion */
	SET_BIT(ADCSRA,ADSC);
    591a:	36 9a       	sbi	0x06, 6	; 6

	/* Wait until conversion complete */
	while(GET_BIT(ADCSRA,ADSC));
    591c:	36 99       	sbic	0x06, 6	; 6
    591e:	fe cf       	rjmp	.-4      	; 0x591c <ADC_u16GetConversionReading+0x50>


	#if ADC_ADJUSMENT == RIGHT_ADJUSMENT
	/* After Conversion is finished Read data from ADCL then ADCH */
		ADC_data = ADCL;
    5920:	24 b1       	in	r18, 0x04	; 4
    5922:	30 e0       	ldi	r19, 0x00	; 0
		ADC_data |= (ADCH << 8);
    5924:	45 b1       	in	r20, 0x05	; 5
    5926:	94 2f       	mov	r25, r20
    5928:	80 e0       	ldi	r24, 0x00	; 0
    592a:	28 2b       	or	r18, r24
    592c:	39 2b       	or	r19, r25
		ADC_data = (ADCL>>6);
		ADC_data |= (ADCH << 2);
	#endif

	return ADC_data;
}
    592e:	c9 01       	movw	r24, r18
    5930:	08 95       	ret

00005932 <STEPPER_voidRotate>:
	DIO_u8SetPinDirection(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_OUTPUT);
	DIO_u8SetPinDirection(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_OUTPUT);
}

void STEPPER_voidRotate(u8 copy_u8Direction){
	switch(copy_u8Direction)
    5932:	82 30       	cpi	r24, 0x02	; 2
    5934:	d1 f1       	breq	.+116    	; 0x59aa <STEPPER_voidRotate+0x78>
    5936:	83 30       	cpi	r24, 0x03	; 3
    5938:	30 f4       	brcc	.+12     	; 0x5946 <STEPPER_voidRotate+0x14>
    593a:	88 23       	and	r24, r24
    593c:	61 f0       	breq	.+24     	; 0x5956 <STEPPER_voidRotate+0x24>
    593e:	81 30       	cpi	r24, 0x01	; 1
    5940:	09 f0       	breq	.+2      	; 0x5944 <STEPPER_voidRotate+0x12>
    5942:	5c c0       	rjmp	.+184    	; 0x59fc <STEPPER_voidRotate+0xca>
    5944:	1b c0       	rjmp	.+54     	; 0x597c <STEPPER_voidRotate+0x4a>
    5946:	84 30       	cpi	r24, 0x04	; 4
    5948:	81 f1       	breq	.+96     	; 0x59aa <STEPPER_voidRotate+0x78>
    594a:	84 30       	cpi	r24, 0x04	; 4
    594c:	28 f1       	brcs	.+74     	; 0x5998 <STEPPER_voidRotate+0x66>
    594e:	85 30       	cpi	r24, 0x05	; 5
    5950:	09 f0       	breq	.+2      	; 0x5954 <STEPPER_voidRotate+0x22>
    5952:	54 c0       	rjmp	.+168    	; 0x59fc <STEPPER_voidRotate+0xca>
    5954:	3f c0       	rjmp	.+126    	; 0x59d4 <STEPPER_voidRotate+0xa2>
	{
	case NORTH:
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_BLUE_PIN,DIO_PIN_HIGH);
    5956:	80 e0       	ldi	r24, 0x00	; 0
    5958:	60 e0       	ldi	r22, 0x00	; 0
    595a:	41 e0       	ldi	r20, 0x01	; 1
    595c:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_PINK_PIN,DIO_PIN_LOW);
    5960:	80 e0       	ldi	r24, 0x00	; 0
    5962:	61 e0       	ldi	r22, 0x01	; 1
    5964:	40 e0       	ldi	r20, 0x00	; 0
    5966:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_LOW);
    596a:	80 e0       	ldi	r24, 0x00	; 0
    596c:	62 e0       	ldi	r22, 0x02	; 2
    596e:	40 e0       	ldi	r20, 0x00	; 0
    5970:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_HIGH);
    5974:	80 e0       	ldi	r24, 0x00	; 0
    5976:	63 e0       	ldi	r22, 0x03	; 3
    5978:	41 e0       	ldi	r20, 0x01	; 1
    597a:	29 c0       	rjmp	.+82     	; 0x59ce <STEPPER_voidRotate+0x9c>
		break;

	case EASTERN_NORTH:
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_BLUE_PIN,DIO_PIN_HIGH);
    597c:	80 e0       	ldi	r24, 0x00	; 0
    597e:	60 e0       	ldi	r22, 0x00	; 0
    5980:	41 e0       	ldi	r20, 0x01	; 1
    5982:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_PINK_PIN,DIO_PIN_LOW);
    5986:	80 e0       	ldi	r24, 0x00	; 0
    5988:	61 e0       	ldi	r22, 0x01	; 1
    598a:	40 e0       	ldi	r20, 0x00	; 0
    598c:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_LOW);
    5990:	80 e0       	ldi	r24, 0x00	; 0
    5992:	62 e0       	ldi	r22, 0x02	; 2
    5994:	40 e0       	ldi	r20, 0x00	; 0
    5996:	16 c0       	rjmp	.+44     	; 0x59c4 <STEPPER_voidRotate+0x92>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_HIGH);
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_LOW);
		break;

	case EASTERN_SOUTH:
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_BLUE_PIN,DIO_PIN_LOW);
    5998:	80 e0       	ldi	r24, 0x00	; 0
    599a:	60 e0       	ldi	r22, 0x00	; 0
    599c:	40 e0       	ldi	r20, 0x00	; 0
    599e:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_PINK_PIN,DIO_PIN_LOW);
    59a2:	80 e0       	ldi	r24, 0x00	; 0
    59a4:	61 e0       	ldi	r22, 0x01	; 1
    59a6:	40 e0       	ldi	r20, 0x00	; 0
    59a8:	08 c0       	rjmp	.+16     	; 0x59ba <STEPPER_voidRotate+0x88>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_HIGH);
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_LOW);
		break;

	case SOUTH:
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_BLUE_PIN,DIO_PIN_LOW);
    59aa:	80 e0       	ldi	r24, 0x00	; 0
    59ac:	60 e0       	ldi	r22, 0x00	; 0
    59ae:	40 e0       	ldi	r20, 0x00	; 0
    59b0:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_PINK_PIN,DIO_PIN_HIGH);
    59b4:	80 e0       	ldi	r24, 0x00	; 0
    59b6:	61 e0       	ldi	r22, 0x01	; 1
    59b8:	41 e0       	ldi	r20, 0x01	; 1
    59ba:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_HIGH);
    59be:	80 e0       	ldi	r24, 0x00	; 0
    59c0:	62 e0       	ldi	r22, 0x02	; 2
    59c2:	41 e0       	ldi	r20, 0x01	; 1
    59c4:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_LOW);
    59c8:	80 e0       	ldi	r24, 0x00	; 0
    59ca:	63 e0       	ldi	r22, 0x03	; 3
    59cc:	40 e0       	ldi	r20, 0x00	; 0
    59ce:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
    59d2:	08 95       	ret
		break;

	case WESTERN_SOUTH:
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_BLUE_PIN,DIO_PIN_LOW);
    59d4:	80 e0       	ldi	r24, 0x00	; 0
    59d6:	60 e0       	ldi	r22, 0x00	; 0
    59d8:	40 e0       	ldi	r20, 0x00	; 0
    59da:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_PINK_PIN,DIO_PIN_HIGH);
    59de:	80 e0       	ldi	r24, 0x00	; 0
    59e0:	61 e0       	ldi	r22, 0x01	; 1
    59e2:	41 e0       	ldi	r20, 0x01	; 1
    59e4:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_LOW);
    59e8:	80 e0       	ldi	r24, 0x00	; 0
    59ea:	62 e0       	ldi	r22, 0x02	; 2
    59ec:	40 e0       	ldi	r20, 0x00	; 0
    59ee:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_LOW);
    59f2:	80 e0       	ldi	r24, 0x00	; 0
    59f4:	63 e0       	ldi	r22, 0x03	; 3
    59f6:	40 e0       	ldi	r20, 0x00	; 0
    59f8:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
    59fc:	08 95       	ret

000059fe <STEPPER_voidInit>:
#include "avr/delay.h"

/****************** Functions Implementation ************/

void STEPPER_voidInit(void){
	DIO_u8SetPinDirection(STEPPER_PORT,STEPPER_BLUE_PIN,DIO_PIN_OUTPUT);
    59fe:	80 e0       	ldi	r24, 0x00	; 0
    5a00:	60 e0       	ldi	r22, 0x00	; 0
    5a02:	41 e0       	ldi	r20, 0x01	; 1
    5a04:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(STEPPER_PORT,STEPPER_PINK_PIN,DIO_PIN_OUTPUT);
    5a08:	80 e0       	ldi	r24, 0x00	; 0
    5a0a:	61 e0       	ldi	r22, 0x01	; 1
    5a0c:	41 e0       	ldi	r20, 0x01	; 1
    5a0e:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(STEPPER_PORT,STEPPER_YELLOW_PIN,DIO_PIN_OUTPUT);
    5a12:	80 e0       	ldi	r24, 0x00	; 0
    5a14:	62 e0       	ldi	r22, 0x02	; 2
    5a16:	41 e0       	ldi	r20, 0x01	; 1
    5a18:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(STEPPER_PORT,STEPPER_ORANGE_PIN,DIO_PIN_OUTPUT);
    5a1c:	80 e0       	ldi	r24, 0x00	; 0
    5a1e:	63 e0       	ldi	r22, 0x03	; 3
    5a20:	41 e0       	ldi	r20, 0x01	; 1
    5a22:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
}
    5a26:	08 95       	ret

00005a28 <LM35_u16GetTempReading>:
}

u16 LM35_u16GetTempReading(u8 copy_u8Channel)
{
	u16 Local_u16TempValueAnalog=0, Local_u16TempValueDigital=0;
	Local_u16TempValueDigital = ADC_u16GetConversionReading(copy_u8Channel);
    5a28:	0e 94 66 2c 	call	0x58cc	; 0x58cc <ADC_u16GetConversionReading>
    5a2c:	a0 e0       	ldi	r26, 0x00	; 0
    5a2e:	b0 e0       	ldi	r27, 0x00	; 0
    5a30:	bc 01       	movw	r22, r24
    5a32:	cd 01       	movw	r24, r26
    5a34:	0e 94 66 21 	call	0x42cc	; 0x42cc <__floatunsisf>
    5a38:	20 e0       	ldi	r18, 0x00	; 0
    5a3a:	30 e0       	ldi	r19, 0x00	; 0
    5a3c:	40 e8       	ldi	r20, 0x80	; 128
    5a3e:	5e e3       	ldi	r21, 0x3E	; 62
    5a40:	0e 94 e8 1f 	call	0x3fd0	; 0x3fd0 <__mulsf3>
    5a44:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
	#else
		#error "ADC_REF_SELECTION error Configuration Parameter"
	#endif

	return Local_u16TempValueAnalog;
}
    5a48:	cb 01       	movw	r24, r22
    5a4a:	08 95       	ret

00005a4c <LM35_voidInit>:
#include "LM35_Interface.h"


void LM35_voidInit(void)
{
	ADC_voidInit();
    5a4c:	0e 94 5c 2c 	call	0x58b8	; 0x58b8 <ADC_voidInit>
}
    5a50:	08 95       	ret

00005a52 <LCD_voidSendData>:
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_LOW);

}

void LCD_voidSendData(u8 copy_u8Data)
{
    5a52:	1f 93       	push	r17
    5a54:	18 2f       	mov	r17, r24
	/*Set the RS pin to be low*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RS_PIN,DIO_PIN_HIGH);
    5a56:	80 e0       	ldi	r24, 0x00	; 0
    5a58:	63 e0       	ldi	r22, 0x03	; 3
    5a5a:	41 e0       	ldi	r20, 0x01	; 1
    5a5c:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

	/*Set the RW pin to be low*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RW_PIN,DIO_PIN_LOW);
    5a60:	80 e0       	ldi	r24, 0x00	; 0
    5a62:	62 e0       	ldi	r22, 0x02	; 2
    5a64:	40 e0       	ldi	r20, 0x00	; 0
    5a66:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

#if LCD_MODE == LCD_EIGHT_BIT
	DIO_u8SetPortValue(LCD_DATA_PORT,copy_u8Data);
    5a6a:	81 e0       	ldi	r24, 0x01	; 1
    5a6c:	61 2f       	mov	r22, r17
    5a6e:	0e 94 41 2a 	call	0x5482	; 0x5482 <DIO_u8SetPortValue>
#else
#error "Wrong LCD_MODE Configuration parameter"
#endif

	/*set the EN pin to high: 1 to read, waiting 2 msec and then make it low again*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_HIGH);
    5a72:	80 e0       	ldi	r24, 0x00	; 0
    5a74:	61 e0       	ldi	r22, 0x01	; 1
    5a76:	41 e0       	ldi	r20, 0x01	; 1
    5a78:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    5a7c:	80 ea       	ldi	r24, 0xA0	; 160
    5a7e:	9f e0       	ldi	r25, 0x0F	; 15
    5a80:	01 97       	sbiw	r24, 0x01	; 1
    5a82:	f1 f7       	brne	.-4      	; 0x5a80 <LCD_voidSendData+0x2e>

	/*Wait 2 msec*/
	_delay_ms(2);
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_LOW);
    5a84:	80 e0       	ldi	r24, 0x00	; 0
    5a86:	61 e0       	ldi	r22, 0x01	; 1
    5a88:	40 e0       	ldi	r20, 0x00	; 0
    5a8a:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

}
    5a8e:	1f 91       	pop	r17
    5a90:	08 95       	ret

00005a92 <LCD_voidSendNumber>:
	SET_BIT(Local_u8Address,7);
	LCD_voidSendCommand(Local_u8Address);
}

void LCD_voidSendNumber(s64 copy_s32Number)
{
    5a92:	2f 92       	push	r2
    5a94:	3f 92       	push	r3
    5a96:	4f 92       	push	r4
    5a98:	5f 92       	push	r5
    5a9a:	6f 92       	push	r6
    5a9c:	7f 92       	push	r7
    5a9e:	8f 92       	push	r8
    5aa0:	9f 92       	push	r9
    5aa2:	af 92       	push	r10
    5aa4:	bf 92       	push	r11
    5aa6:	cf 92       	push	r12
    5aa8:	df 92       	push	r13
    5aaa:	ef 92       	push	r14
    5aac:	ff 92       	push	r15
    5aae:	0f 93       	push	r16
    5ab0:	1f 93       	push	r17
    5ab2:	df 93       	push	r29
    5ab4:	cf 93       	push	r28
    5ab6:	cd b7       	in	r28, 0x3d	; 61
    5ab8:	de b7       	in	r29, 0x3e	; 62
    5aba:	29 97       	sbiw	r28, 0x09	; 9
    5abc:	0f b6       	in	r0, 0x3f	; 63
    5abe:	f8 94       	cli
    5ac0:	de bf       	out	0x3e, r29	; 62
    5ac2:	0f be       	out	0x3f, r0	; 63
    5ac4:	cd bf       	out	0x3d, r28	; 61
    5ac6:	2a 83       	std	Y+2, r18	; 0x02
    5ac8:	3b 83       	std	Y+3, r19	; 0x03
    5aca:	4c 83       	std	Y+4, r20	; 0x04
    5acc:	5d 83       	std	Y+5, r21	; 0x05
    5ace:	6e 83       	std	Y+6, r22	; 0x06
    5ad0:	7f 83       	std	Y+7, r23	; 0x07
    5ad2:	88 87       	std	Y+8, r24	; 0x08
    5ad4:	99 87       	std	Y+9, r25	; 0x09
	u64 reversed = 1;
	if (copy_s32Number == 0)
    5ad6:	82 2f       	mov	r24, r18
    5ad8:	83 2b       	or	r24, r19
    5ada:	84 2b       	or	r24, r20
    5adc:	85 2b       	or	r24, r21
    5ade:	86 2b       	or	r24, r22
    5ae0:	87 2b       	or	r24, r23
    5ae2:	98 85       	ldd	r25, Y+8	; 0x08
    5ae4:	89 2b       	or	r24, r25
    5ae6:	e9 85       	ldd	r30, Y+9	; 0x09
    5ae8:	8e 2b       	or	r24, r30
    5aea:	11 f4       	brne	.+4      	; 0x5af0 <LCD_voidSendNumber+0x5e>
	{
		LCD_voidSendData('0');
    5aec:	80 e3       	ldi	r24, 0x30	; 48
    5aee:	0e c0       	rjmp	.+28     	; 0x5b0c <LCD_voidSendNumber+0x7a>
	}
	else
	{
		if(copy_s32Number <0)
    5af0:	f9 85       	ldd	r31, Y+9	; 0x09
    5af2:	f7 fd       	sbrc	r31, 7
    5af4:	0a c0       	rjmp	.+20     	; 0x5b0a <LCD_voidSendNumber+0x78>
		{
			LCD_voidSendData('-');
    5af6:	22 24       	eor	r2, r2
    5af8:	23 94       	inc	r2
    5afa:	33 24       	eor	r3, r3
    5afc:	44 24       	eor	r4, r4
    5afe:	55 24       	eor	r5, r5
    5b00:	66 24       	eor	r6, r6
    5b02:	77 24       	eor	r7, r7
    5b04:	88 24       	eor	r8, r8
    5b06:	99 24       	eor	r9, r9
    5b08:	04 c0       	rjmp	.+8      	; 0x5b12 <LCD_voidSendNumber+0x80>
    5b0a:	8d e2       	ldi	r24, 0x2D	; 45
    5b0c:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <LCD_voidSendData>
    5b10:	29 c1       	rjmp	.+594    	; 0x5d64 <LCD_voidSendNumber+0x2d2>
		}
		else
		{
			while(copy_s32Number!= 0)
			{
				reversed = (reversed*10) + (copy_s32Number%10);
    5b12:	91 01       	movw	r18, r2
    5b14:	a2 01       	movw	r20, r4
    5b16:	b3 01       	movw	r22, r6
    5b18:	c4 01       	movw	r24, r8
    5b1a:	01 e0       	ldi	r16, 0x01	; 1
    5b1c:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    5b20:	12 2f       	mov	r17, r18
    5b22:	f3 2e       	mov	r15, r19
    5b24:	e4 2e       	mov	r14, r20
    5b26:	d5 2e       	mov	r13, r21
    5b28:	c6 2e       	mov	r12, r22
    5b2a:	b7 2e       	mov	r11, r23
    5b2c:	a8 2e       	mov	r10, r24
    5b2e:	89 2e       	mov	r8, r25
    5b30:	02 e0       	ldi	r16, 0x02	; 2
    5b32:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    5b36:	92 2e       	mov	r9, r18
    5b38:	91 0e       	add	r9, r17
    5b3a:	21 e0       	ldi	r18, 0x01	; 1
    5b3c:	91 16       	cp	r9, r17
    5b3e:	08 f0       	brcs	.+2      	; 0x5b42 <LCD_voidSendNumber+0xb0>
    5b40:	20 e0       	ldi	r18, 0x00	; 0
    5b42:	3f 0d       	add	r19, r15
    5b44:	e1 e0       	ldi	r30, 0x01	; 1
    5b46:	3f 15       	cp	r19, r15
    5b48:	08 f0       	brcs	.+2      	; 0x5b4c <LCD_voidSendNumber+0xba>
    5b4a:	e0 e0       	ldi	r30, 0x00	; 0
    5b4c:	72 2e       	mov	r7, r18
    5b4e:	73 0e       	add	r7, r19
    5b50:	21 e0       	ldi	r18, 0x01	; 1
    5b52:	73 16       	cp	r7, r19
    5b54:	08 f0       	brcs	.+2      	; 0x5b58 <LCD_voidSendNumber+0xc6>
    5b56:	20 e0       	ldi	r18, 0x00	; 0
    5b58:	e2 2b       	or	r30, r18
    5b5a:	4e 0d       	add	r20, r14
    5b5c:	31 e0       	ldi	r19, 0x01	; 1
    5b5e:	4e 15       	cp	r20, r14
    5b60:	08 f0       	brcs	.+2      	; 0x5b64 <LCD_voidSendNumber+0xd2>
    5b62:	30 e0       	ldi	r19, 0x00	; 0
    5b64:	6e 2e       	mov	r6, r30
    5b66:	64 0e       	add	r6, r20
    5b68:	21 e0       	ldi	r18, 0x01	; 1
    5b6a:	64 16       	cp	r6, r20
    5b6c:	08 f0       	brcs	.+2      	; 0x5b70 <LCD_voidSendNumber+0xde>
    5b6e:	20 e0       	ldi	r18, 0x00	; 0
    5b70:	32 2b       	or	r19, r18
    5b72:	5d 0d       	add	r21, r13
    5b74:	41 e0       	ldi	r20, 0x01	; 1
    5b76:	5d 15       	cp	r21, r13
    5b78:	08 f0       	brcs	.+2      	; 0x5b7c <LCD_voidSendNumber+0xea>
    5b7a:	40 e0       	ldi	r20, 0x00	; 0
    5b7c:	53 2e       	mov	r5, r19
    5b7e:	55 0e       	add	r5, r21
    5b80:	21 e0       	ldi	r18, 0x01	; 1
    5b82:	55 16       	cp	r5, r21
    5b84:	08 f0       	brcs	.+2      	; 0x5b88 <LCD_voidSendNumber+0xf6>
    5b86:	20 e0       	ldi	r18, 0x00	; 0
    5b88:	42 2b       	or	r20, r18
    5b8a:	6c 0d       	add	r22, r12
    5b8c:	31 e0       	ldi	r19, 0x01	; 1
    5b8e:	6c 15       	cp	r22, r12
    5b90:	08 f0       	brcs	.+2      	; 0x5b94 <LCD_voidSendNumber+0x102>
    5b92:	30 e0       	ldi	r19, 0x00	; 0
    5b94:	44 2e       	mov	r4, r20
    5b96:	46 0e       	add	r4, r22
    5b98:	21 e0       	ldi	r18, 0x01	; 1
    5b9a:	46 16       	cp	r4, r22
    5b9c:	08 f0       	brcs	.+2      	; 0x5ba0 <LCD_voidSendNumber+0x10e>
    5b9e:	20 e0       	ldi	r18, 0x00	; 0
    5ba0:	32 2b       	or	r19, r18
    5ba2:	7b 0d       	add	r23, r11
    5ba4:	41 e0       	ldi	r20, 0x01	; 1
    5ba6:	7b 15       	cp	r23, r11
    5ba8:	08 f0       	brcs	.+2      	; 0x5bac <LCD_voidSendNumber+0x11a>
    5baa:	40 e0       	ldi	r20, 0x00	; 0
    5bac:	33 2e       	mov	r3, r19
    5bae:	37 0e       	add	r3, r23
    5bb0:	21 e0       	ldi	r18, 0x01	; 1
    5bb2:	37 16       	cp	r3, r23
    5bb4:	08 f0       	brcs	.+2      	; 0x5bb8 <LCD_voidSendNumber+0x126>
    5bb6:	20 e0       	ldi	r18, 0x00	; 0
    5bb8:	42 2b       	or	r20, r18
    5bba:	8a 0d       	add	r24, r10
    5bbc:	31 e0       	ldi	r19, 0x01	; 1
    5bbe:	8a 15       	cp	r24, r10
    5bc0:	08 f0       	brcs	.+2      	; 0x5bc4 <LCD_voidSendNumber+0x132>
    5bc2:	30 e0       	ldi	r19, 0x00	; 0
    5bc4:	24 2e       	mov	r2, r20
    5bc6:	28 0e       	add	r2, r24
    5bc8:	21 e0       	ldi	r18, 0x01	; 1
    5bca:	28 16       	cp	r2, r24
    5bcc:	08 f0       	brcs	.+2      	; 0x5bd0 <LCD_voidSendNumber+0x13e>
    5bce:	20 e0       	ldi	r18, 0x00	; 0
    5bd0:	32 2b       	or	r19, r18
    5bd2:	98 0d       	add	r25, r8
    5bd4:	83 2f       	mov	r24, r19
    5bd6:	89 0f       	add	r24, r25
    5bd8:	89 83       	std	Y+1, r24	; 0x01
    5bda:	2a 81       	ldd	r18, Y+2	; 0x02
    5bdc:	3b 81       	ldd	r19, Y+3	; 0x03
    5bde:	4c 81       	ldd	r20, Y+4	; 0x04
    5be0:	5d 81       	ldd	r21, Y+5	; 0x05
    5be2:	6e 81       	ldd	r22, Y+6	; 0x06
    5be4:	7f 81       	ldd	r23, Y+7	; 0x07
    5be6:	88 85       	ldd	r24, Y+8	; 0x08
    5be8:	99 85       	ldd	r25, Y+9	; 0x09
    5bea:	aa e0       	ldi	r26, 0x0A	; 10
    5bec:	aa 2e       	mov	r10, r26
    5bee:	bb 24       	eor	r11, r11
    5bf0:	cc 24       	eor	r12, r12
    5bf2:	dd 24       	eor	r13, r13
    5bf4:	ee 24       	eor	r14, r14
    5bf6:	ff 24       	eor	r15, r15
    5bf8:	00 e0       	ldi	r16, 0x00	; 0
    5bfa:	10 e0       	ldi	r17, 0x00	; 0
    5bfc:	0e 94 1c 09 	call	0x1238	; 0x1238 <__moddi3>
    5c00:	12 2f       	mov	r17, r18
    5c02:	19 0d       	add	r17, r9
    5c04:	f1 e0       	ldi	r31, 0x01	; 1
    5c06:	12 17       	cp	r17, r18
    5c08:	08 f0       	brcs	.+2      	; 0x5c0c <LCD_voidSendNumber+0x17a>
    5c0a:	f0 e0       	ldi	r31, 0x00	; 0
    5c0c:	23 2f       	mov	r18, r19
    5c0e:	27 0d       	add	r18, r7
    5c10:	e1 e0       	ldi	r30, 0x01	; 1
    5c12:	23 17       	cp	r18, r19
    5c14:	08 f0       	brcs	.+2      	; 0x5c18 <LCD_voidSendNumber+0x186>
    5c16:	e0 e0       	ldi	r30, 0x00	; 0
    5c18:	bf 2f       	mov	r27, r31
    5c1a:	b2 0f       	add	r27, r18
    5c1c:	31 e0       	ldi	r19, 0x01	; 1
    5c1e:	b2 17       	cp	r27, r18
    5c20:	08 f0       	brcs	.+2      	; 0x5c24 <LCD_voidSendNumber+0x192>
    5c22:	30 e0       	ldi	r19, 0x00	; 0
    5c24:	e3 2b       	or	r30, r19
    5c26:	24 2f       	mov	r18, r20
    5c28:	26 0d       	add	r18, r6
    5c2a:	f1 e0       	ldi	r31, 0x01	; 1
    5c2c:	24 17       	cp	r18, r20
    5c2e:	08 f0       	brcs	.+2      	; 0x5c32 <LCD_voidSendNumber+0x1a0>
    5c30:	f0 e0       	ldi	r31, 0x00	; 0
    5c32:	ae 2f       	mov	r26, r30
    5c34:	a2 0f       	add	r26, r18
    5c36:	31 e0       	ldi	r19, 0x01	; 1
    5c38:	a2 17       	cp	r26, r18
    5c3a:	08 f0       	brcs	.+2      	; 0x5c3e <LCD_voidSendNumber+0x1ac>
    5c3c:	30 e0       	ldi	r19, 0x00	; 0
    5c3e:	f3 2b       	or	r31, r19
    5c40:	25 2f       	mov	r18, r21
    5c42:	25 0d       	add	r18, r5
    5c44:	41 e0       	ldi	r20, 0x01	; 1
    5c46:	25 17       	cp	r18, r21
    5c48:	08 f0       	brcs	.+2      	; 0x5c4c <LCD_voidSendNumber+0x1ba>
    5c4a:	40 e0       	ldi	r20, 0x00	; 0
    5c4c:	0f 2f       	mov	r16, r31
    5c4e:	02 0f       	add	r16, r18
    5c50:	31 e0       	ldi	r19, 0x01	; 1
    5c52:	02 17       	cp	r16, r18
    5c54:	08 f0       	brcs	.+2      	; 0x5c58 <LCD_voidSendNumber+0x1c6>
    5c56:	30 e0       	ldi	r19, 0x00	; 0
    5c58:	43 2b       	or	r20, r19
    5c5a:	26 2f       	mov	r18, r22
    5c5c:	24 0d       	add	r18, r4
    5c5e:	51 e0       	ldi	r21, 0x01	; 1
    5c60:	26 17       	cp	r18, r22
    5c62:	08 f0       	brcs	.+2      	; 0x5c66 <LCD_voidSendNumber+0x1d4>
    5c64:	50 e0       	ldi	r21, 0x00	; 0
    5c66:	64 2f       	mov	r22, r20
    5c68:	62 0f       	add	r22, r18
    5c6a:	31 e0       	ldi	r19, 0x01	; 1
    5c6c:	62 17       	cp	r22, r18
    5c6e:	08 f0       	brcs	.+2      	; 0x5c72 <LCD_voidSendNumber+0x1e0>
    5c70:	30 e0       	ldi	r19, 0x00	; 0
    5c72:	53 2b       	or	r21, r19
    5c74:	27 2f       	mov	r18, r23
    5c76:	23 0d       	add	r18, r3
    5c78:	41 e0       	ldi	r20, 0x01	; 1
    5c7a:	27 17       	cp	r18, r23
    5c7c:	08 f0       	brcs	.+2      	; 0x5c80 <LCD_voidSendNumber+0x1ee>
    5c7e:	40 e0       	ldi	r20, 0x00	; 0
    5c80:	52 0f       	add	r21, r18
    5c82:	31 e0       	ldi	r19, 0x01	; 1
    5c84:	52 17       	cp	r21, r18
    5c86:	08 f0       	brcs	.+2      	; 0x5c8a <LCD_voidSendNumber+0x1f8>
    5c88:	30 e0       	ldi	r19, 0x00	; 0
    5c8a:	43 2b       	or	r20, r19
    5c8c:	28 2f       	mov	r18, r24
    5c8e:	22 0d       	add	r18, r2
    5c90:	31 e0       	ldi	r19, 0x01	; 1
    5c92:	28 17       	cp	r18, r24
    5c94:	08 f0       	brcs	.+2      	; 0x5c98 <LCD_voidSendNumber+0x206>
    5c96:	30 e0       	ldi	r19, 0x00	; 0
    5c98:	42 0f       	add	r20, r18
    5c9a:	81 e0       	ldi	r24, 0x01	; 1
    5c9c:	42 17       	cp	r20, r18
    5c9e:	08 f0       	brcs	.+2      	; 0x5ca2 <LCD_voidSendNumber+0x210>
    5ca0:	80 e0       	ldi	r24, 0x00	; 0
    5ca2:	38 2b       	or	r19, r24
    5ca4:	e9 81       	ldd	r30, Y+1	; 0x01
    5ca6:	e9 0f       	add	r30, r25
    5ca8:	21 2e       	mov	r2, r17
    5caa:	3b 2e       	mov	r3, r27
    5cac:	4a 2e       	mov	r4, r26
    5cae:	50 2e       	mov	r5, r16
    5cb0:	66 2e       	mov	r6, r22
    5cb2:	75 2e       	mov	r7, r21
    5cb4:	84 2e       	mov	r8, r20
    5cb6:	9e 2e       	mov	r9, r30
    5cb8:	93 0e       	add	r9, r19
				copy_s32Number/=10;
    5cba:	2a 81       	ldd	r18, Y+2	; 0x02
    5cbc:	3b 81       	ldd	r19, Y+3	; 0x03
    5cbe:	4c 81       	ldd	r20, Y+4	; 0x04
    5cc0:	5d 81       	ldd	r21, Y+5	; 0x05
    5cc2:	6e 81       	ldd	r22, Y+6	; 0x06
    5cc4:	7f 81       	ldd	r23, Y+7	; 0x07
    5cc6:	88 85       	ldd	r24, Y+8	; 0x08
    5cc8:	99 85       	ldd	r25, Y+9	; 0x09
    5cca:	fa e0       	ldi	r31, 0x0A	; 10
    5ccc:	af 2e       	mov	r10, r31
    5cce:	bb 24       	eor	r11, r11
    5cd0:	cc 24       	eor	r12, r12
    5cd2:	dd 24       	eor	r13, r13
    5cd4:	ee 24       	eor	r14, r14
    5cd6:	ff 24       	eor	r15, r15
    5cd8:	00 e0       	ldi	r16, 0x00	; 0
    5cda:	10 e0       	ldi	r17, 0x00	; 0
    5cdc:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__divdi3>
    5ce0:	2a 83       	std	Y+2, r18	; 0x02
    5ce2:	3b 83       	std	Y+3, r19	; 0x03
    5ce4:	4c 83       	std	Y+4, r20	; 0x04
    5ce6:	5d 83       	std	Y+5, r21	; 0x05
    5ce8:	6e 83       	std	Y+6, r22	; 0x06
    5cea:	7f 83       	std	Y+7, r23	; 0x07
    5cec:	88 87       	std	Y+8, r24	; 0x08
    5cee:	99 87       	std	Y+9, r25	; 0x09
			LCD_voidSendData('-');
			copy_s32Number *=-1;
		}
		else
		{
			while(copy_s32Number!= 0)
    5cf0:	82 2f       	mov	r24, r18
    5cf2:	83 2b       	or	r24, r19
    5cf4:	84 2b       	or	r24, r20
    5cf6:	85 2b       	or	r24, r21
    5cf8:	86 2b       	or	r24, r22
    5cfa:	87 2b       	or	r24, r23
    5cfc:	f8 85       	ldd	r31, Y+8	; 0x08
    5cfe:	8f 2b       	or	r24, r31
    5d00:	89 2b       	or	r24, r25
    5d02:	09 f0       	breq	.+2      	; 0x5d06 <LCD_voidSendNumber+0x274>
    5d04:	06 cf       	rjmp	.-500    	; 0x5b12 <LCD_voidSendNumber+0x80>
    5d06:	1d c0       	rjmp	.+58     	; 0x5d42 <LCD_voidSendNumber+0x2b0>
				reversed = (reversed*10) + (copy_s32Number%10);
				copy_s32Number/=10;
			}
			while(reversed != 1)
			{
				LCD_voidSendData(reversed%10 +'0');
    5d08:	91 01       	movw	r18, r2
    5d0a:	a2 01       	movw	r20, r4
    5d0c:	b3 01       	movw	r22, r6
    5d0e:	c4 01       	movw	r24, r8
    5d10:	ea e0       	ldi	r30, 0x0A	; 10
    5d12:	ae 2e       	mov	r10, r30
    5d14:	bb 24       	eor	r11, r11
    5d16:	cc 24       	eor	r12, r12
    5d18:	dd 24       	eor	r13, r13
    5d1a:	ee 24       	eor	r14, r14
    5d1c:	ff 24       	eor	r15, r15
    5d1e:	00 e0       	ldi	r16, 0x00	; 0
    5d20:	10 e0       	ldi	r17, 0x00	; 0
    5d22:	0e 94 ce 17 	call	0x2f9c	; 0x2f9c <__umoddi3>
    5d26:	82 2f       	mov	r24, r18
    5d28:	80 5d       	subi	r24, 0xD0	; 208
    5d2a:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <LCD_voidSendData>
				reversed/=10;
    5d2e:	91 01       	movw	r18, r2
    5d30:	a2 01       	movw	r20, r4
    5d32:	b3 01       	movw	r22, r6
    5d34:	c4 01       	movw	r24, r8
    5d36:	0e 94 59 11 	call	0x22b2	; 0x22b2 <__udivdi3>
    5d3a:	19 01       	movw	r2, r18
    5d3c:	2a 01       	movw	r4, r20
    5d3e:	3b 01       	movw	r6, r22
    5d40:	4c 01       	movw	r8, r24
			while(copy_s32Number!= 0)
			{
				reversed = (reversed*10) + (copy_s32Number%10);
				copy_s32Number/=10;
			}
			while(reversed != 1)
    5d42:	81 e0       	ldi	r24, 0x01	; 1
    5d44:	28 16       	cp	r2, r24
    5d46:	01 f7       	brne	.-64     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d48:	33 20       	and	r3, r3
    5d4a:	f1 f6       	brne	.-68     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d4c:	44 20       	and	r4, r4
    5d4e:	e1 f6       	brne	.-72     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d50:	55 20       	and	r5, r5
    5d52:	d1 f6       	brne	.-76     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d54:	66 20       	and	r6, r6
    5d56:	c1 f6       	brne	.-80     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d58:	77 20       	and	r7, r7
    5d5a:	b1 f6       	brne	.-84     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d5c:	88 20       	and	r8, r8
    5d5e:	a1 f6       	brne	.-88     	; 0x5d08 <LCD_voidSendNumber+0x276>
    5d60:	99 20       	and	r9, r9
    5d62:	91 f6       	brne	.-92     	; 0x5d08 <LCD_voidSendNumber+0x276>
				LCD_voidSendData(reversed%10 +'0');
				reversed/=10;
			}
		}
	}
}
    5d64:	29 96       	adiw	r28, 0x09	; 9
    5d66:	0f b6       	in	r0, 0x3f	; 63
    5d68:	f8 94       	cli
    5d6a:	de bf       	out	0x3e, r29	; 62
    5d6c:	0f be       	out	0x3f, r0	; 63
    5d6e:	cd bf       	out	0x3d, r28	; 61
    5d70:	cf 91       	pop	r28
    5d72:	df 91       	pop	r29
    5d74:	1f 91       	pop	r17
    5d76:	0f 91       	pop	r16
    5d78:	ff 90       	pop	r15
    5d7a:	ef 90       	pop	r14
    5d7c:	df 90       	pop	r13
    5d7e:	cf 90       	pop	r12
    5d80:	bf 90       	pop	r11
    5d82:	af 90       	pop	r10
    5d84:	9f 90       	pop	r9
    5d86:	8f 90       	pop	r8
    5d88:	7f 90       	pop	r7
    5d8a:	6f 90       	pop	r6
    5d8c:	5f 90       	pop	r5
    5d8e:	4f 90       	pop	r4
    5d90:	3f 90       	pop	r3
    5d92:	2f 90       	pop	r2
    5d94:	08 95       	ret

00005d96 <LCD_voidSendString>:
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_LOW);

}

void LCD_voidSendString(const u8* copy_pu8String)
{
    5d96:	1f 93       	push	r17
    5d98:	cf 93       	push	r28
    5d9a:	df 93       	push	r29
    5d9c:	ec 01       	movw	r28, r24
    5d9e:	10 e0       	ldi	r17, 0x00	; 0
    5da0:	03 c0       	rjmp	.+6      	; 0x5da8 <LCD_voidSendString+0x12>
	for(u8 local_u8Iterator = 0; copy_pu8String[local_u8Iterator] != '\0';local_u8Iterator++)
	{
		LCD_voidSendData(copy_pu8String[local_u8Iterator]);
    5da2:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <LCD_voidSendData>

}

void LCD_voidSendString(const u8* copy_pu8String)
{
	for(u8 local_u8Iterator = 0; copy_pu8String[local_u8Iterator] != '\0';local_u8Iterator++)
    5da6:	1f 5f       	subi	r17, 0xFF	; 255
    5da8:	fe 01       	movw	r30, r28
    5daa:	e1 0f       	add	r30, r17
    5dac:	f1 1d       	adc	r31, r1
    5dae:	80 81       	ld	r24, Z
    5db0:	88 23       	and	r24, r24
    5db2:	b9 f7       	brne	.-18     	; 0x5da2 <LCD_voidSendString+0xc>
	{
		LCD_voidSendData(copy_pu8String[local_u8Iterator]);
	}
}
    5db4:	df 91       	pop	r29
    5db6:	cf 91       	pop	r28
    5db8:	1f 91       	pop	r17
    5dba:	08 95       	ret

00005dbc <LCD_voidSendCommand>:




void LCD_voidSendCommand(u8 copy_u8Command)
{
    5dbc:	1f 93       	push	r17
    5dbe:	18 2f       	mov	r17, r24
	/*Set the RS pin to be low*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RS_PIN,DIO_PIN_LOW);
    5dc0:	80 e0       	ldi	r24, 0x00	; 0
    5dc2:	63 e0       	ldi	r22, 0x03	; 3
    5dc4:	40 e0       	ldi	r20, 0x00	; 0
    5dc6:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

	/*Set the RW pin to be low*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RW_PIN,DIO_PIN_LOW);
    5dca:	80 e0       	ldi	r24, 0x00	; 0
    5dcc:	62 e0       	ldi	r22, 0x02	; 2
    5dce:	40 e0       	ldi	r20, 0x00	; 0
    5dd0:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

#if LCD_MODE == LCD_EIGHT_BIT
	DIO_u8SetPortValue(LCD_DATA_PORT,copy_u8Command);
    5dd4:	81 e0       	ldi	r24, 0x01	; 1
    5dd6:	61 2f       	mov	r22, r17
    5dd8:	0e 94 41 2a 	call	0x5482	; 0x5482 <DIO_u8SetPortValue>
#else
#error "Wrong LCD_MODE Configuration parameter"
#endif

	/*set the EN pin to high: 1 to read, waiting 2 msec and then make it low again*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_HIGH);
    5ddc:	80 e0       	ldi	r24, 0x00	; 0
    5dde:	61 e0       	ldi	r22, 0x01	; 1
    5de0:	41 e0       	ldi	r20, 0x01	; 1
    5de2:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
    5de6:	80 ea       	ldi	r24, 0xA0	; 160
    5de8:	9f e0       	ldi	r25, 0x0F	; 15
    5dea:	01 97       	sbiw	r24, 0x01	; 1
    5dec:	f1 f7       	brne	.-4      	; 0x5dea <LCD_voidSendCommand+0x2e>

	/*Wait 2 msec*/
	_delay_ms(2);
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_LOW);
    5dee:	80 e0       	ldi	r24, 0x00	; 0
    5df0:	61 e0       	ldi	r22, 0x01	; 1
    5df2:	40 e0       	ldi	r20, 0x00	; 0
    5df4:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

}
    5df8:	1f 91       	pop	r17
    5dfa:	08 95       	ret

00005dfc <LCD_voidClearScreen>:
	LCD_voidSendData(copy_u8PatternNumber);
}

void LCD_voidClearScreen(void)
{
	LCD_voidSendCommand(0x01);
    5dfc:	81 e0       	ldi	r24, 0x01	; 1
    5dfe:	0e 94 de 2e 	call	0x5dbc	; 0x5dbc <LCD_voidSendCommand>
}
    5e02:	08 95       	ret

00005e04 <LCD_voidSetPosition>:


void LCD_voidSetPosition(u8 copy_u8XPosition,u8 copy_u8YPosition)
{
	u8 Local_u8Address = 0;
	if(copy_u8XPosition == LCD_ROW0)
    5e04:	88 23       	and	r24, r24
    5e06:	29 f0       	breq	.+10     	; 0x5e12 <LCD_voidSetPosition+0xe>
	{
		Local_u8Address = copy_u8YPosition;
	}
	else if(copy_u8XPosition == LCD_ROW1)
    5e08:	81 30       	cpi	r24, 0x01	; 1
    5e0a:	11 f0       	breq	.+4      	; 0x5e10 <LCD_voidSetPosition+0xc>
    5e0c:	60 e0       	ldi	r22, 0x00	; 0
    5e0e:	01 c0       	rjmp	.+2      	; 0x5e12 <LCD_voidSetPosition+0xe>
	{
		Local_u8Address = copy_u8YPosition + DDRAM_OFFSET;
    5e10:	60 5c       	subi	r22, 0xC0	; 192
	{

	}

	SET_BIT(Local_u8Address,7);
	LCD_voidSendCommand(Local_u8Address);
    5e12:	86 2f       	mov	r24, r22
    5e14:	80 68       	ori	r24, 0x80	; 128
    5e16:	0e 94 de 2e 	call	0x5dbc	; 0x5dbc <LCD_voidSendCommand>
}
    5e1a:	08 95       	ret

00005e1c <LCD_voidSendCustomCharacter>:
		}
	}
}

void LCD_voidSendCustomCharacter(u8* copy_pu8CharacterArray,u8 copy_u8PatternNumber,u8 copy_u8XPosition,u8 copy_u8YPosition)
{
    5e1c:	df 92       	push	r13
    5e1e:	ef 92       	push	r14
    5e20:	ff 92       	push	r15
    5e22:	0f 93       	push	r16
    5e24:	1f 93       	push	r17
    5e26:	cf 93       	push	r28
    5e28:	df 93       	push	r29
    5e2a:	8c 01       	movw	r16, r24
    5e2c:	f6 2e       	mov	r15, r22
    5e2e:	e4 2e       	mov	r14, r20
    5e30:	d2 2e       	mov	r13, r18
	u8 Local_u8CGRAMAddress = 0 ,Local_u8LoopCounter;

	/*Calculating CGRAM Address*/
	Local_u8CGRAMAddress = copy_u8PatternNumber*8;
    5e32:	86 2f       	mov	r24, r22
    5e34:	88 0f       	add	r24, r24
    5e36:	88 0f       	add	r24, r24
    5e38:	88 0f       	add	r24, r24

	/*Make the 6th bit from address to be high and sending cmd to LCD*/
	SET_BIT(Local_u8CGRAMAddress,6);

	LCD_voidSendCommand(Local_u8CGRAMAddress);
    5e3a:	80 64       	ori	r24, 0x40	; 64
    5e3c:	0e 94 de 2e 	call	0x5dbc	; 0x5dbc <LCD_voidSendCommand>
    5e40:	c0 e0       	ldi	r28, 0x00	; 0
    5e42:	d0 e0       	ldi	r29, 0x00	; 0

	for(Local_u8LoopCounter = 0; Local_u8LoopCounter<8 ; Local_u8LoopCounter++)
	{
		LCD_voidSendData(copy_pu8CharacterArray[Local_u8LoopCounter]);
    5e44:	f8 01       	movw	r30, r16
    5e46:	ec 0f       	add	r30, r28
    5e48:	fd 1f       	adc	r31, r29
    5e4a:	80 81       	ld	r24, Z
    5e4c:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <LCD_voidSendData>
    5e50:	21 96       	adiw	r28, 0x01	; 1
	/*Make the 6th bit from address to be high and sending cmd to LCD*/
	SET_BIT(Local_u8CGRAMAddress,6);

	LCD_voidSendCommand(Local_u8CGRAMAddress);

	for(Local_u8LoopCounter = 0; Local_u8LoopCounter<8 ; Local_u8LoopCounter++)
    5e52:	c8 30       	cpi	r28, 0x08	; 8
    5e54:	d1 05       	cpc	r29, r1
    5e56:	b1 f7       	brne	.-20     	; 0x5e44 <LCD_voidSendCustomCharacter+0x28>
	{
		LCD_voidSendData(copy_pu8CharacterArray[Local_u8LoopCounter]);
	}
	LCD_voidSetPosition( copy_u8XPosition,copy_u8YPosition);
    5e58:	8e 2d       	mov	r24, r14
    5e5a:	6d 2d       	mov	r22, r13
    5e5c:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>

	/*Displaying the pattern from CGRAM*/
	LCD_voidSendData(copy_u8PatternNumber);
    5e60:	8f 2d       	mov	r24, r15
    5e62:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <LCD_voidSendData>
}
    5e66:	df 91       	pop	r29
    5e68:	cf 91       	pop	r28
    5e6a:	1f 91       	pop	r17
    5e6c:	0f 91       	pop	r16
    5e6e:	ff 90       	pop	r15
    5e70:	ef 90       	pop	r14
    5e72:	df 90       	pop	r13
    5e74:	08 95       	ret

00005e76 <LCD_voidInit>:

/********************Functions Definitions*****************/
void LCD_voidInit(void)
{
	/************Set the control pins to be output**********/
	DIO_u8SetPinDirection(LCD_CTRL_PORT,LCD_EN_PIN,DIO_PIN_OUTPUT);
    5e76:	80 e0       	ldi	r24, 0x00	; 0
    5e78:	61 e0       	ldi	r22, 0x01	; 1
    5e7a:	41 e0       	ldi	r20, 0x01	; 1
    5e7c:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_CTRL_PORT,LCD_RW_PIN,DIO_PIN_OUTPUT);
    5e80:	80 e0       	ldi	r24, 0x00	; 0
    5e82:	62 e0       	ldi	r22, 0x02	; 2
    5e84:	41 e0       	ldi	r20, 0x01	; 1
    5e86:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_CTRL_PORT,LCD_RS_PIN,DIO_PIN_OUTPUT);
    5e8a:	80 e0       	ldi	r24, 0x00	; 0
    5e8c:	63 e0       	ldi	r22, 0x03	; 3
    5e8e:	41 e0       	ldi	r20, 0x01	; 1
    5e90:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
    5e94:	80 e9       	ldi	r24, 0x90	; 144
    5e96:	91 e0       	ldi	r25, 0x01	; 1
    5e98:	28 ec       	ldi	r18, 0xC8	; 200
    5e9a:	30 e0       	ldi	r19, 0x00	; 0
    5e9c:	f9 01       	movw	r30, r18
    5e9e:	31 97       	sbiw	r30, 0x01	; 1
    5ea0:	f1 f7       	brne	.-4      	; 0x5e9e <LCD_voidInit+0x28>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5ea2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5ea4:	d9 f7       	brne	.-10     	; 0x5e9c <LCD_voidInit+0x26>

	/*Waiting for more than 30ms*/
	_delay_ms(40);

#if LCD_MODE == LCD_EIGHT_BIT
	DIO_u8SetPortDirection(LCD_DATA_PORT,DIO_PORT_OUTPUT);
    5ea6:	81 e0       	ldi	r24, 0x01	; 1
    5ea8:	6f ef       	ldi	r22, 0xFF	; 255
    5eaa:	0e 94 55 2a 	call	0x54aa	; 0x54aa <DIO_u8SetPortDirection>

	/*Send the function set command: N->1 (2 lines) ,F-> 0 (5*7 char font)*/
	LCD_voidSendCommand(0x38);
    5eae:	88 e3       	ldi	r24, 0x38	; 56
    5eb0:	0e 94 de 2e 	call	0x5dbc	; 0x5dbc <LCD_voidSendCommand>

	/*delay 39 us*/
//	_delay_us(40);

	/*Display ON/OFF control*/
	LCD_voidSendCommand(0x0C);
    5eb4:	8c e0       	ldi	r24, 0x0C	; 12
    5eb6:	0e 94 de 2e 	call	0x5dbc	; 0x5dbc <LCD_voidSendCommand>

	/*delay 39 us*/
	//_delay_us(40);

	/*Display clear control*/
	LCD_voidSendCommand(0x01);
    5eba:	81 e0       	ldi	r24, 0x01	; 1
    5ebc:	0e 94 de 2e 	call	0x5dbc	; 0x5dbc <LCD_voidSendCommand>
	LCD_voidSendCommand(0x01);

#else
#error "Wrong LCD_MODE Configuration parameter"
#endif
}
    5ec0:	08 95       	ret

00005ec2 <KPD_u8GetPressed>:
	DIO_u8SetPinValue(KPD_PORT,KPD_C3,DIO_PIN_HIGH);
}


u8	KPD_u8GetPressed(void)
{
    5ec2:	8f 92       	push	r8
    5ec4:	9f 92       	push	r9
    5ec6:	bf 92       	push	r11
    5ec8:	cf 92       	push	r12
    5eca:	df 92       	push	r13
    5ecc:	ef 92       	push	r14
    5ece:	ff 92       	push	r15
    5ed0:	0f 93       	push	r16
    5ed2:	1f 93       	push	r17
    5ed4:	df 93       	push	r29
    5ed6:	cf 93       	push	r28
    5ed8:	0f 92       	push	r0
    5eda:	cd b7       	in	r28, 0x3d	; 61
    5edc:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8Col , Local_u8Row , Local_u8ReturnData = NOTPRESSED , LocaL_u8GetPressed=1 ;
    5ede:	81 e0       	ldi	r24, 0x01	; 1
    5ee0:	89 83       	std	Y+1, r24	; 0x01
    5ee2:	0f ef       	ldi	r16, 0xFF	; 255
    5ee4:	ee 24       	eor	r14, r14
    5ee6:	ff 24       	eor	r15, r15
	for( Local_u8Col= KPD_COL_INIT ; Local_u8Col < KPD_COL_END +1 ; Local_u8Col++ )
	{
		DIO_u8SetPinValue(KPD_PORT,Local_u8Col,DIO_PIN_LOW);
		for( Local_u8Row= KPD_ROW_INIT ; Local_u8Row <KPD_ROW_END +1 ; Local_u8Row ++ )
		{
			DIO_u8GetPinValue(KPD_PORT,Local_u8Row,&LocaL_u8GetPressed);
    5ee8:	6e 01       	movw	r12, r28
    5eea:	08 94       	sec
    5eec:	c1 1c       	adc	r12, r1
    5eee:	d1 1c       	adc	r13, r1
    5ef0:	98 ec       	ldi	r25, 0xC8	; 200
    5ef2:	89 2e       	mov	r8, r25
    5ef4:	91 2c       	mov	r9, r1
}


u8	KPD_u8GetPressed(void)
{
	u8 Local_u8Col , Local_u8Row , Local_u8ReturnData = NOTPRESSED , LocaL_u8GetPressed=1 ;
    5ef6:	be 2c       	mov	r11, r14

	for( Local_u8Col= KPD_COL_INIT ; Local_u8Col < KPD_COL_END +1 ; Local_u8Col++ )
	{
		DIO_u8SetPinValue(KPD_PORT,Local_u8Col,DIO_PIN_LOW);
    5ef8:	83 e0       	ldi	r24, 0x03	; 3
    5efa:	6e 2d       	mov	r22, r14
    5efc:	40 e0       	ldi	r20, 0x00	; 0
    5efe:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
    5f02:	14 e0       	ldi	r17, 0x04	; 4
		for( Local_u8Row= KPD_ROW_INIT ; Local_u8Row <KPD_ROW_END +1 ; Local_u8Row ++ )
		{
			DIO_u8GetPinValue(KPD_PORT,Local_u8Row,&LocaL_u8GetPressed);
    5f04:	83 e0       	ldi	r24, 0x03	; 3
    5f06:	61 2f       	mov	r22, r17
    5f08:	a6 01       	movw	r20, r12
    5f0a:	0e 94 77 2b 	call	0x56ee	; 0x56ee <DIO_u8GetPinValue>
			if( LocaL_u8GetPressed == DIO_PIN_LOW )
    5f0e:	89 81       	ldd	r24, Y+1	; 0x01
    5f10:	88 23       	and	r24, r24
    5f12:	29 f5       	brne	.+74     	; 0x5f5e <KPD_u8GetPressed+0x9c>
    5f14:	84 ef       	ldi	r24, 0xF4	; 244
    5f16:	91 e0       	ldi	r25, 0x01	; 1
    5f18:	f4 01       	movw	r30, r8
    5f1a:	31 97       	sbiw	r30, 0x01	; 1
    5f1c:	f1 f7       	brne	.-4      	; 0x5f1a <KPD_u8GetPressed+0x58>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5f1e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5f20:	d9 f7       	brne	.-10     	; 0x5f18 <KPD_u8GetPressed+0x56>
			{
				_delay_ms(50);

				DIO_u8GetPinValue(KPD_PORT,Local_u8Row,&LocaL_u8GetPressed);
    5f22:	83 e0       	ldi	r24, 0x03	; 3
    5f24:	61 2f       	mov	r22, r17
    5f26:	a6 01       	movw	r20, r12
    5f28:	0e 94 77 2b 	call	0x56ee	; 0x56ee <DIO_u8GetPinValue>
				if(LocaL_u8GetPressed == DIO_PIN_LOW)
    5f2c:	89 81       	ldd	r24, Y+1	; 0x01
    5f2e:	88 23       	and	r24, r24
    5f30:	b1 f4       	brne	.+44     	; 0x5f5e <KPD_u8GetPressed+0x9c>
				{
					Local_u8ReturnData = KPD_u8Buttons[Local_u8Row - KPD_ROW_INIT][Local_u8Col - KPD_COL_INIT];
    5f32:	e1 2f       	mov	r30, r17
    5f34:	f0 e0       	ldi	r31, 0x00	; 0
    5f36:	34 97       	sbiw	r30, 0x04	; 4
    5f38:	ee 0f       	add	r30, r30
    5f3a:	ff 1f       	adc	r31, r31
    5f3c:	ee 0f       	add	r30, r30
    5f3e:	ff 1f       	adc	r31, r31
    5f40:	ee 0d       	add	r30, r14
    5f42:	ff 1d       	adc	r31, r15
    5f44:	ef 5f       	subi	r30, 0xFF	; 255
    5f46:	fd 4f       	sbci	r31, 0xFD	; 253
    5f48:	00 81       	ld	r16, Z
    5f4a:	05 c0       	rjmp	.+10     	; 0x5f56 <KPD_u8GetPressed+0x94>

					while(LocaL_u8GetPressed == 0)
					{
						DIO_u8GetPinValue(KPD_PORT,Local_u8Row,&LocaL_u8GetPressed);
    5f4c:	83 e0       	ldi	r24, 0x03	; 3
    5f4e:	61 2f       	mov	r22, r17
    5f50:	a6 01       	movw	r20, r12
    5f52:	0e 94 77 2b 	call	0x56ee	; 0x56ee <DIO_u8GetPinValue>
				DIO_u8GetPinValue(KPD_PORT,Local_u8Row,&LocaL_u8GetPressed);
				if(LocaL_u8GetPressed == DIO_PIN_LOW)
				{
					Local_u8ReturnData = KPD_u8Buttons[Local_u8Row - KPD_ROW_INIT][Local_u8Col - KPD_COL_INIT];

					while(LocaL_u8GetPressed == 0)
    5f56:	89 81       	ldd	r24, Y+1	; 0x01
    5f58:	88 23       	and	r24, r24
    5f5a:	c1 f3       	breq	.-16     	; 0x5f4c <KPD_u8GetPressed+0x8a>
    5f5c:	03 c0       	rjmp	.+6      	; 0x5f64 <KPD_u8GetPressed+0xa2>
	u8 Local_u8Col , Local_u8Row , Local_u8ReturnData = NOTPRESSED , LocaL_u8GetPressed=1 ;

	for( Local_u8Col= KPD_COL_INIT ; Local_u8Col < KPD_COL_END +1 ; Local_u8Col++ )
	{
		DIO_u8SetPinValue(KPD_PORT,Local_u8Col,DIO_PIN_LOW);
		for( Local_u8Row= KPD_ROW_INIT ; Local_u8Row <KPD_ROW_END +1 ; Local_u8Row ++ )
    5f5e:	1f 5f       	subi	r17, 0xFF	; 255
    5f60:	18 30       	cpi	r17, 0x08	; 8
    5f62:	81 f6       	brne	.-96     	; 0x5f04 <KPD_u8GetPressed+0x42>
					}
					break;
				}
			}
		}
		DIO_u8SetPinValue(KPD_PORT,Local_u8Col,DIO_PIN_HIGH);
    5f64:	83 e0       	ldi	r24, 0x03	; 3
    5f66:	6b 2d       	mov	r22, r11
    5f68:	41 e0       	ldi	r20, 0x01	; 1
    5f6a:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
    5f6e:	08 94       	sec
    5f70:	e1 1c       	adc	r14, r1
    5f72:	f1 1c       	adc	r15, r1

u8	KPD_u8GetPressed(void)
{
	u8 Local_u8Col , Local_u8Row , Local_u8ReturnData = NOTPRESSED , LocaL_u8GetPressed=1 ;

	for( Local_u8Col= KPD_COL_INIT ; Local_u8Col < KPD_COL_END +1 ; Local_u8Col++ )
    5f74:	84 e0       	ldi	r24, 0x04	; 4
    5f76:	e8 16       	cp	r14, r24
    5f78:	f1 04       	cpc	r15, r1
    5f7a:	09 f0       	breq	.+2      	; 0x5f7e <KPD_u8GetPressed+0xbc>
    5f7c:	bc cf       	rjmp	.-136    	; 0x5ef6 <KPD_u8GetPressed+0x34>
			}
		}
		DIO_u8SetPinValue(KPD_PORT,Local_u8Col,DIO_PIN_HIGH);
	}
	return Local_u8ReturnData;
}
    5f7e:	80 2f       	mov	r24, r16
    5f80:	0f 90       	pop	r0
    5f82:	cf 91       	pop	r28
    5f84:	df 91       	pop	r29
    5f86:	1f 91       	pop	r17
    5f88:	0f 91       	pop	r16
    5f8a:	ff 90       	pop	r15
    5f8c:	ef 90       	pop	r14
    5f8e:	df 90       	pop	r13
    5f90:	cf 90       	pop	r12
    5f92:	bf 90       	pop	r11
    5f94:	9f 90       	pop	r9
    5f96:	8f 90       	pop	r8
    5f98:	08 95       	ret

00005f9a <KPD_Init>:

void KPD_Init(void)
{
	//Connect pull up for the rows pins

	DIO_u8ConnectPullUP(KPD_PORT,KPD_R0,DIO_PIN_HIGH);
    5f9a:	83 e0       	ldi	r24, 0x03	; 3
    5f9c:	64 e0       	ldi	r22, 0x04	; 4
    5f9e:	41 e0       	ldi	r20, 0x01	; 1
    5fa0:	0e 94 96 2b 	call	0x572c	; 0x572c <DIO_u8ConnectPullUP>
	DIO_u8ConnectPullUP(KPD_PORT,KPD_R1,DIO_PIN_HIGH);
    5fa4:	83 e0       	ldi	r24, 0x03	; 3
    5fa6:	65 e0       	ldi	r22, 0x05	; 5
    5fa8:	41 e0       	ldi	r20, 0x01	; 1
    5faa:	0e 94 96 2b 	call	0x572c	; 0x572c <DIO_u8ConnectPullUP>
	DIO_u8ConnectPullUP(KPD_PORT,KPD_R2,DIO_PIN_HIGH);
    5fae:	83 e0       	ldi	r24, 0x03	; 3
    5fb0:	66 e0       	ldi	r22, 0x06	; 6
    5fb2:	41 e0       	ldi	r20, 0x01	; 1
    5fb4:	0e 94 96 2b 	call	0x572c	; 0x572c <DIO_u8ConnectPullUP>
	DIO_u8ConnectPullUP(KPD_PORT,KPD_R3,DIO_PIN_HIGH);
    5fb8:	83 e0       	ldi	r24, 0x03	; 3
    5fba:	67 e0       	ldi	r22, 0x07	; 7
    5fbc:	41 e0       	ldi	r20, 0x01	; 1
    5fbe:	0e 94 96 2b 	call	0x572c	; 0x572c <DIO_u8ConnectPullUP>

	//Make the Direction of Column pins Output
	DIO_u8SetPinDirection(KPD_PORT,KPD_C0,DIO_PIN_OUTPUT);
    5fc2:	83 e0       	ldi	r24, 0x03	; 3
    5fc4:	60 e0       	ldi	r22, 0x00	; 0
    5fc6:	41 e0       	ldi	r20, 0x01	; 1
    5fc8:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(KPD_PORT,KPD_C1,DIO_PIN_OUTPUT);
    5fcc:	83 e0       	ldi	r24, 0x03	; 3
    5fce:	61 e0       	ldi	r22, 0x01	; 1
    5fd0:	41 e0       	ldi	r20, 0x01	; 1
    5fd2:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(KPD_PORT,KPD_C2,DIO_PIN_OUTPUT);
    5fd6:	83 e0       	ldi	r24, 0x03	; 3
    5fd8:	62 e0       	ldi	r22, 0x02	; 2
    5fda:	41 e0       	ldi	r20, 0x01	; 1
    5fdc:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(KPD_PORT,KPD_C3,DIO_PIN_OUTPUT);
    5fe0:	83 e0       	ldi	r24, 0x03	; 3
    5fe2:	63 e0       	ldi	r22, 0x03	; 3
    5fe4:	41 e0       	ldi	r20, 0x01	; 1
    5fe6:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>

	//Make the Value of Column pins High
	DIO_u8SetPinValue(KPD_PORT,KPD_C0,DIO_PIN_HIGH);
    5fea:	83 e0       	ldi	r24, 0x03	; 3
    5fec:	60 e0       	ldi	r22, 0x00	; 0
    5fee:	41 e0       	ldi	r20, 0x01	; 1
    5ff0:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(KPD_PORT,KPD_C1,DIO_PIN_HIGH);
    5ff4:	83 e0       	ldi	r24, 0x03	; 3
    5ff6:	61 e0       	ldi	r22, 0x01	; 1
    5ff8:	41 e0       	ldi	r20, 0x01	; 1
    5ffa:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(KPD_PORT,KPD_C2,DIO_PIN_HIGH);
    5ffe:	83 e0       	ldi	r24, 0x03	; 3
    6000:	62 e0       	ldi	r22, 0x02	; 2
    6002:	41 e0       	ldi	r20, 0x01	; 1
    6004:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(KPD_PORT,KPD_C3,DIO_PIN_HIGH);
    6008:	83 e0       	ldi	r24, 0x03	; 3
    600a:	63 e0       	ldi	r22, 0x03	; 3
    600c:	41 e0       	ldi	r20, 0x01	; 1
    600e:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
}
    6012:	08 95       	ret

00006014 <EEPROM_u8ReadDataByte>:
	/*Delay until the write cycle is finished*/
	_delay_ms(10);
}

u8 EEPROM_u8ReadDataByte(u16 Copy_u16LocationAddress)
{
    6014:	0f 93       	push	r16
    6016:	1f 93       	push	r17
    6018:	df 93       	push	r29
    601a:	cf 93       	push	r28
    601c:	0f 92       	push	r0
    601e:	cd b7       	in	r28, 0x3d	; 61
    6020:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8AddressPacket, Local_u8Data;

	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (A2_CONNECTION <<2) | (u8)(Copy_u16LocationAddress >>8);
    6022:	8c 01       	movw	r16, r24
    6024:	10 65       	ori	r17, 0x50	; 80
	/*if 24C02 :
	 * 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | A2_CONNECTION <<2 | A1_CONNECTION <<1 | A0_CONNECTION;
	 */

	/*Send start condition*/
	TWI_SendStartCondition();
    6026:	0e 94 1e 25 	call	0x4a3c	; 0x4a3c <TWI_SendStartCondition>

	/*Send the address packet with write request*/
	TWI_SendSlaveAddressWithWrite(Local_u8AddressPacket);
    602a:	81 2f       	mov	r24, r17
    602c:	0e 94 43 25 	call	0x4a86	; 0x4a86 <TWI_SendSlaveAddressWithWrite>

	/*Send the rest 8bits of the location address*/
	TWI_MasterWriteDataByte((u8)Copy_u16LocationAddress);
    6030:	80 2f       	mov	r24, r16
    6032:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <TWI_MasterWriteDataByte>


	/*Send repeated start to change write request into read request*/
	TWI_SendRepeatedStart();
    6036:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <TWI_SendRepeatedStart>

	/*Send the address packet with read request*/
	TWI_SendSlaveAddressWithRead(Local_u8AddressPacket);
    603a:	81 2f       	mov	r24, r17
    603c:	0e 94 5a 25 	call	0x4ab4	; 0x4ab4 <TWI_SendSlaveAddressWithRead>

	/*Get the data from memory*/
	TWI_MasterReadDataByte(&Local_u8Data);
    6040:	ce 01       	movw	r24, r28
    6042:	01 96       	adiw	r24, 0x01	; 1
    6044:	0e 94 83 25 	call	0x4b06	; 0x4b06 <TWI_MasterReadDataByte>

	/*send the stop condition*/
	TWI_SendStopCondition();
    6048:	0e 94 ca 25 	call	0x4b94	; 0x4b94 <TWI_SendStopCondition>


	return Local_u8Data;
}
    604c:	89 81       	ldd	r24, Y+1	; 0x01
    604e:	0f 90       	pop	r0
    6050:	cf 91       	pop	r28
    6052:	df 91       	pop	r29
    6054:	1f 91       	pop	r17
    6056:	0f 91       	pop	r16
    6058:	08 95       	ret

0000605a <EEPROM_voidSendDataByte>:
#include "avr/delay.h"



void EEPROM_voidSendDataByte(u16 Copy_u16LocationAddress, u8 Copy_u8DataByte)
{
    605a:	ff 92       	push	r15
    605c:	0f 93       	push	r16
    605e:	1f 93       	push	r17
    6060:	18 2f       	mov	r17, r24
    6062:	09 2f       	mov	r16, r25
    6064:	f6 2e       	mov	r15, r22
	/*if 24C02 :
	 * 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | A2_CONNECTION <<2 | A1_CONNECTION <<1 | A0_CONNECTION;
	 */

	/*Send start condition*/
	TWI_SendStartCondition();
    6066:	0e 94 1e 25 	call	0x4a3c	; 0x4a3c <TWI_SendStartCondition>

	/*Send the address packet*/
	TWI_SendSlaveAddressWithWrite(Local_u8AddressPacket);
    606a:	80 2f       	mov	r24, r16
    606c:	80 65       	ori	r24, 0x50	; 80
    606e:	0e 94 43 25 	call	0x4a86	; 0x4a86 <TWI_SendSlaveAddressWithWrite>

	/*Send the rest 8bits of the location address*/
	TWI_MasterWriteDataByte((u8)Copy_u16LocationAddress);
    6072:	81 2f       	mov	r24, r17
    6074:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <TWI_MasterWriteDataByte>

	/*Send the data byte to the memory location*/
	TWI_MasterWriteDataByte(Copy_u8DataByte);
    6078:	8f 2d       	mov	r24, r15
    607a:	0e 94 71 25 	call	0x4ae2	; 0x4ae2 <TWI_MasterWriteDataByte>

	/*Send stop condition*/
	TWI_SendStopCondition();
    607e:	0e 94 ca 25 	call	0x4b94	; 0x4b94 <TWI_SendStopCondition>
    6082:	80 e2       	ldi	r24, 0x20	; 32
    6084:	9e e4       	ldi	r25, 0x4E	; 78
    6086:	01 97       	sbiw	r24, 0x01	; 1
    6088:	f1 f7       	brne	.-4      	; 0x6086 <EEPROM_voidSendDataByte+0x2c>


	/*Delay until the write cycle is finished*/
	_delay_ms(10);
}
    608a:	1f 91       	pop	r17
    608c:	0f 91       	pop	r16
    608e:	ff 90       	pop	r15
    6090:	08 95       	ret

00006092 <MOTOR_voidStop>:

}

void MOTOR_voidStop(void)
{
	DIO_u8SetPinValue(MOTOR_PORT,MOTOR_CW_PIN,DIO_PIN_LOW);
    6092:	80 e0       	ldi	r24, 0x00	; 0
    6094:	64 e0       	ldi	r22, 0x04	; 4
    6096:	40 e0       	ldi	r20, 0x00	; 0
    6098:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_PORT,MOTOR_CCW_PIN,DIO_PIN_LOW);
    609c:	80 e0       	ldi	r24, 0x00	; 0
    609e:	65 e0       	ldi	r22, 0x05	; 5
    60a0:	40 e0       	ldi	r20, 0x00	; 0
    60a2:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

}
    60a6:	08 95       	ret

000060a8 <MOTOR_voidClockWise>:

}

void MOTOR_voidClockWise(void)
{
	DIO_u8SetPinValue(MOTOR_PORT,MOTOR_CW_PIN,DIO_PIN_HIGH);
    60a8:	80 e0       	ldi	r24, 0x00	; 0
    60aa:	64 e0       	ldi	r22, 0x04	; 4
    60ac:	41 e0       	ldi	r20, 0x01	; 1
    60ae:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_PORT,MOTOR_CCW_PIN,DIO_PIN_LOW);
    60b2:	80 e0       	ldi	r24, 0x00	; 0
    60b4:	65 e0       	ldi	r22, 0x05	; 5
    60b6:	40 e0       	ldi	r20, 0x00	; 0
    60b8:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

}
    60bc:	08 95       	ret

000060be <MOTOR_voidCounterClockWise>:

}

void MOTOR_voidCounterClockWise(void)
{
	DIO_u8SetPinValue(MOTOR_PORT,MOTOR_CW_PIN,DIO_PIN_LOW);
    60be:	80 e0       	ldi	r24, 0x00	; 0
    60c0:	64 e0       	ldi	r22, 0x04	; 4
    60c2:	40 e0       	ldi	r20, 0x00	; 0
    60c4:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_PORT,MOTOR_CCW_PIN,DIO_PIN_HIGH);
    60c8:	80 e0       	ldi	r24, 0x00	; 0
    60ca:	65 e0       	ldi	r22, 0x05	; 5
    60cc:	41 e0       	ldi	r20, 0x01	; 1
    60ce:	0e 94 85 2a 	call	0x550a	; 0x550a <DIO_u8SetPinValue>

}
    60d2:	08 95       	ret

000060d4 <MOTOR_voidInit>:


/************Function Definitions ***************/
void MOTOR_voidInit(void)
{
	DIO_u8SetPinDirection(MOTOR_PORT,MOTOR_CCW_PIN,DIO_PIN_OUTPUT);
    60d4:	80 e0       	ldi	r24, 0x00	; 0
    60d6:	65 e0       	ldi	r22, 0x05	; 5
    60d8:	41 e0       	ldi	r20, 0x01	; 1
    60da:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(MOTOR_PORT,MOTOR_CW_PIN,DIO_PIN_OUTPUT);
    60de:	80 e0       	ldi	r24, 0x00	; 0
    60e0:	64 e0       	ldi	r22, 0x04	; 4
    60e2:	41 e0       	ldi	r20, 0x01	; 1
    60e4:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>

}
    60e8:	08 95       	ret

000060ea <main>:
#define BUZZER_PIN				DIO_PIN6
#define ALERT_LED_PIN			DIO_PIN7



s32 main(void){
    60ea:	6f 92       	push	r6
    60ec:	7f 92       	push	r7
    60ee:	8f 92       	push	r8
    60f0:	9f 92       	push	r9
    60f2:	af 92       	push	r10
    60f4:	bf 92       	push	r11
    60f6:	cf 92       	push	r12
    60f8:	df 92       	push	r13
    60fa:	ef 92       	push	r14
    60fc:	ff 92       	push	r15
    60fe:	0f 93       	push	r16
    6100:	1f 93       	push	r17
    6102:	cf 93       	push	r28
    6104:	df 93       	push	r29
	u8 Local_u8Pressed = NOTPRESSED , Local_u8Number,Local_u8TryCounter=1,Local_u8RepPWReq=0,Local_u8RepEnter = FIRST_NUMBER,Local_u8PWPhase=PW_SET;
	u16 Local_u16Password=0, Local_u16CheckPassword=0;
	u8 COL=0,ROW=LCD_ROW0;

	/********************************Periferals Initialisation**************************************/
	LCD_voidInit();
    6106:	0e 94 3b 2f 	call	0x5e76	; 0x5e76 <LCD_voidInit>

	KPD_Init();
    610a:	0e 94 cd 2f 	call	0x5f9a	; 0x5f9a <KPD_Init>

	DIO_u8SetPinDirection(DIO_PORTC,DIO_PIN0,DIO_PIN_OUTPUT);
    610e:	82 e0       	ldi	r24, 0x02	; 2
    6110:	60 e0       	ldi	r22, 0x00	; 0
    6112:	41 e0       	ldi	r20, 0x01	; 1
    6114:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_PORTC,DIO_PIN1,DIO_PIN_OUTPUT);
    6118:	82 e0       	ldi	r24, 0x02	; 2
    611a:	61 e0       	ldi	r22, 0x01	; 1
    611c:	41 e0       	ldi	r20, 0x01	; 1
    611e:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	TWI_voidInitMaster(0);
    6122:	80 e0       	ldi	r24, 0x00	; 0
    6124:	0e 94 06 25 	call	0x4a0c	; 0x4a0c <TWI_voidInitMaster>

	DIO_u8SetPinDirection(DIO_PORTC,BUZZER_PIN,DIO_PIN_OUTPUT);
    6128:	82 e0       	ldi	r24, 0x02	; 2
    612a:	66 e0       	ldi	r22, 0x06	; 6
    612c:	41 e0       	ldi	r20, 0x01	; 1
    612e:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_PORTC,ALERT_LED_PIN,DIO_PIN_OUTPUT);
    6132:	82 e0       	ldi	r24, 0x02	; 2
    6134:	67 e0       	ldi	r22, 0x07	; 7
    6136:	41 e0       	ldi	r20, 0x01	; 1
    6138:	0e 94 fe 2a 	call	0x55fc	; 0x55fc <DIO_u8SetPinDirection>

	/***************************************Operation Code******************************************/
	LCD_voidSetPosition(ROW,COL);
    613c:	80 e0       	ldi	r24, 0x00	; 0
    613e:	60 e0       	ldi	r22, 0x00	; 0
    6140:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
	LCD_voidSendString((u8*)"Setup Your Home");
    6144:	80 e6       	ldi	r24, 0x60	; 96
    6146:	90 e0       	ldi	r25, 0x00	; 0
    6148:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
    614c:	80 e2       	ldi	r24, 0x20	; 32
    614e:	9e e4       	ldi	r25, 0x4E	; 78
    6150:	28 ec       	ldi	r18, 0xC8	; 200
    6152:	30 e0       	ldi	r19, 0x00	; 0
    6154:	f9 01       	movw	r30, r18
    6156:	31 97       	sbiw	r30, 0x01	; 1
    6158:	f1 f7       	brne	.-4      	; 0x6156 <main+0x6c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    615a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    615c:	d9 f7       	brne	.-10     	; 0x6154 <main+0x6a>
	_delay_ms(2000);
	LCD_voidClearScreen();
    615e:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    6162:	84 ef       	ldi	r24, 0xF4	; 244
    6164:	91 e0       	ldi	r25, 0x01	; 1
    6166:	28 ec       	ldi	r18, 0xC8	; 200
    6168:	30 e0       	ldi	r19, 0x00	; 0
    616a:	f9 01       	movw	r30, r18
    616c:	31 97       	sbiw	r30, 0x01	; 1
    616e:	f1 f7       	brne	.-4      	; 0x616c <main+0x82>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6170:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6172:	d9 f7       	brne	.-10     	; 0x616a <main+0x80>
    6174:	cc 24       	eor	r12, r12
    6176:	c0 e0       	ldi	r28, 0x00	; 0
    6178:	d0 e0       	ldi	r29, 0x00	; 0
    617a:	aa 24       	eor	r10, r10
    617c:	bb 24       	eor	r11, r11
    617e:	dd 24       	eor	r13, r13
    6180:	77 24       	eor	r7, r7
    6182:	73 94       	inc	r7
    6184:	66 24       	eor	r6, r6
    6186:	00 e0       	ldi	r16, 0x00	; 0
    6188:	68 ec       	ldi	r22, 0xC8	; 200
    618a:	e6 2e       	mov	r14, r22
    618c:	f1 2c       	mov	r15, r1
    618e:	06 c0       	rjmp	.+12     	; 0x619c <main+0xb2>
    6190:	cc 24       	eor	r12, r12
    6192:	c3 94       	inc	r12
    6194:	c0 e0       	ldi	r28, 0x00	; 0
    6196:	d0 e0       	ldi	r29, 0x00	; 0
    6198:	dd 24       	eor	r13, r13
    619a:	00 e0       	ldi	r16, 0x00	; 0
	_delay_ms(50);

		while(1)
		{
			Local_u8Pressed = KPD_u8GetPressed();
    619c:	0e 94 61 2f 	call	0x5ec2	; 0x5ec2 <KPD_u8GetPressed>
    61a0:	18 2f       	mov	r17, r24
			if(Local_u8PWPhase == PW_SET){
    61a2:	cc 20       	and	r12, r12
    61a4:	09 f0       	breq	.+2      	; 0x61a8 <main+0xbe>
    61a6:	4a c0       	rjmp	.+148    	; 0x623c <main+0x152>
				LCD_voidSetPosition(0,0);
    61a8:	80 e0       	ldi	r24, 0x00	; 0
    61aa:	60 e0       	ldi	r22, 0x00	; 0
    61ac:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
				LCD_voidSendString((u8*)"Create New PW: ");
    61b0:	80 e7       	ldi	r24, 0x70	; 112
    61b2:	90 e0       	ldi	r25, 0x00	; 0
    61b4:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
				if(Local_u8Pressed != NOTPRESSED && Local_u8Pressed != '=')
    61b8:	1f 3f       	cpi	r17, 0xFF	; 255
    61ba:	81 f3       	breq	.-32     	; 0x619c <main+0xb2>
    61bc:	1d 33       	cpi	r17, 0x3D	; 61
    61be:	a1 f0       	breq	.+40     	; 0x61e8 <main+0xfe>
    61c0:	4e c0       	rjmp	.+156    	; 0x625e <main+0x174>
    61c2:	9e 01       	movw	r18, r28
    61c4:	22 0f       	add	r18, r18
    61c6:	33 1f       	adc	r19, r19
    61c8:	be 01       	movw	r22, r28
    61ca:	43 e0       	ldi	r20, 0x03	; 3
    61cc:	66 0f       	add	r22, r22
    61ce:	77 1f       	adc	r23, r23
    61d0:	4a 95       	dec	r20
    61d2:	e1 f7       	brne	.-8      	; 0x61cc <main+0xe2>
					{
						Local_u16Password = Local_u8Number;

						Local_u8RepEnter = 1;
					}
					else if( OTHER_NUMBER == Local_u8RepEnter && Local_u8Number != 0)
    61d4:	88 23       	and	r24, r24
    61d6:	09 f4       	brne	.+2      	; 0x61da <main+0xf0>
    61d8:	52 c0       	rjmp	.+164    	; 0x627e <main+0x194>
					{
						Local_u16Password = ((Local_u16Password *10) + Local_u8Number);
    61da:	e9 01       	movw	r28, r18
    61dc:	c6 0f       	add	r28, r22
    61de:	d7 1f       	adc	r29, r23
    61e0:	c8 0f       	add	r28, r24
    61e2:	d1 1d       	adc	r29, r1
    61e4:	01 e0       	ldi	r16, 0x01	; 1
    61e6:	da cf       	rjmp	.-76     	; 0x619c <main+0xb2>
						Local_u16Password *= 10;
					}
				}
				else if(Local_u8Pressed != NOTPRESSED && Local_u8Pressed == '=')
				{
					EEPROM_voidSendDataByte(0x20,(u8)Local_u16Password);
    61e8:	80 e2       	ldi	r24, 0x20	; 32
    61ea:	90 e0       	ldi	r25, 0x00	; 0
    61ec:	6c 2f       	mov	r22, r28
    61ee:	0e 94 2d 30 	call	0x605a	; 0x605a <EEPROM_voidSendDataByte>
					EEPROM_voidSendDataByte(0x21, ((u8)(Local_u16Password>>8)));
    61f2:	81 e2       	ldi	r24, 0x21	; 33
    61f4:	90 e0       	ldi	r25, 0x00	; 0
    61f6:	6d 2f       	mov	r22, r29
    61f8:	0e 94 2d 30 	call	0x605a	; 0x605a <EEPROM_voidSendDataByte>
    61fc:	84 ef       	ldi	r24, 0xF4	; 244
    61fe:	91 e0       	ldi	r25, 0x01	; 1
    6200:	f7 01       	movw	r30, r14
    6202:	31 97       	sbiw	r30, 0x01	; 1
    6204:	f1 f7       	brne	.-4      	; 0x6202 <main+0x118>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6206:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6208:	d9 f7       	brne	.-10     	; 0x6200 <main+0x116>

					_delay_ms(50);
					LCD_voidClearScreen();
    620a:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    620e:	84 ef       	ldi	r24, 0xF4	; 244
    6210:	91 e0       	ldi	r25, 0x01	; 1
    6212:	f7 01       	movw	r30, r14
    6214:	31 97       	sbiw	r30, 0x01	; 1
    6216:	f1 f7       	brne	.-4      	; 0x6214 <main+0x12a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6218:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    621a:	d9 f7       	brne	.-10     	; 0x6212 <main+0x128>
					_delay_ms(50);
					LCD_voidSetPosition(LCD_ROW0,0);
    621c:	80 e0       	ldi	r24, 0x00	; 0
    621e:	60 e0       	ldi	r22, 0x00	; 0
    6220:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
					LCD_voidSendString((u8*)"Password Set");
    6224:	80 e8       	ldi	r24, 0x80	; 128
    6226:	90 e0       	ldi	r25, 0x00	; 0
    6228:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
    622c:	80 e1       	ldi	r24, 0x10	; 16
    622e:	97 e2       	ldi	r25, 0x27	; 39
    6230:	f7 01       	movw	r30, r14
    6232:	31 97       	sbiw	r30, 0x01	; 1
    6234:	f1 f7       	brne	.-4      	; 0x6232 <main+0x148>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6236:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6238:	d9 f7       	brne	.-10     	; 0x6230 <main+0x146>
    623a:	aa cf       	rjmp	.-172    	; 0x6190 <main+0xa6>
					Local_u8RepEnter = 0;
					COL = 0;
					Local_u8PWPhase = PW_CHECK;
				}
			}
			else if(Local_u8PWPhase == PW_CHECK)
    623c:	81 e0       	ldi	r24, 0x01	; 1
    623e:	c8 16       	cp	r12, r24
    6240:	09 f0       	breq	.+2      	; 0x6244 <main+0x15a>
    6242:	f4 c0       	rjmp	.+488    	; 0x642c <main+0x342>
			{
				LCD_voidSetPosition(0,0);
    6244:	80 e0       	ldi	r24, 0x00	; 0
    6246:	60 e0       	ldi	r22, 0x00	; 0
    6248:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
				LCD_voidSendString((u8*)"Enter Your PW:");
    624c:	8d e8       	ldi	r24, 0x8D	; 141
    624e:	90 e0       	ldi	r25, 0x00	; 0
    6250:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
				if(Local_u8Pressed != NOTPRESSED && Local_u8Pressed != '=')
    6254:	1f 3f       	cpi	r17, 0xFF	; 255
    6256:	09 f4       	brne	.+2      	; 0x625a <main+0x170>
    6258:	a1 cf       	rjmp	.-190    	; 0x619c <main+0xb2>
    625a:	1d 33       	cpi	r17, 0x3D	; 61
    625c:	a1 f0       	breq	.+40     	; 0x6286 <main+0x19c>
				{

					LCD_voidSetPosition(LCD_ROW1,COL);
    625e:	81 e0       	ldi	r24, 0x01	; 1
    6260:	6d 2d       	mov	r22, r13
    6262:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
					COL++;
    6266:	d3 94       	inc	r13
					LCD_voidSendData('*');
    6268:	8a e2       	ldi	r24, 0x2A	; 42
    626a:	0e 94 29 2d 	call	0x5a52	; 0x5a52 <LCD_voidSendData>
					Local_u8Number = (Local_u8Pressed - '0');
    626e:	81 2f       	mov	r24, r17
    6270:	80 53       	subi	r24, 0x30	; 48
					if(FIRST_NUMBER == Local_u8RepEnter )
    6272:	00 23       	and	r16, r16
    6274:	09 f0       	breq	.+2      	; 0x6278 <main+0x18e>
    6276:	a5 cf       	rjmp	.-182    	; 0x61c2 <main+0xd8>
					{
						Local_u16Password = Local_u8Number;
    6278:	c8 2f       	mov	r28, r24
    627a:	d0 e0       	ldi	r29, 0x00	; 0
    627c:	b3 cf       	rjmp	.-154    	; 0x61e4 <main+0xfa>
					{
						Local_u16Password = ((Local_u16Password *10) + Local_u8Number);
					}
					else if( OTHER_NUMBER == Local_u8RepEnter && Local_u8Number == 0)
					{
						Local_u16Password *= 10;
    627e:	e9 01       	movw	r28, r18
    6280:	c6 0f       	add	r28, r22
    6282:	d7 1f       	adc	r29, r23
    6284:	af cf       	rjmp	.-162    	; 0x61e4 <main+0xfa>
					}
				}
				else if(Local_u8Pressed != NOTPRESSED && Local_u8Pressed == '=')
				{
					if(FIRST_TRY == Local_u8RepPWReq)
    6286:	66 20       	and	r6, r6
    6288:	21 f5       	brne	.+72     	; 0x62d2 <main+0x1e8>
    628a:	84 ef       	ldi	r24, 0xF4	; 244
    628c:	91 e0       	ldi	r25, 0x01	; 1
    628e:	f7 01       	movw	r30, r14
    6290:	31 97       	sbiw	r30, 0x01	; 1
    6292:	f1 f7       	brne	.-4      	; 0x6290 <main+0x1a6>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6294:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6296:	d9 f7       	brne	.-10     	; 0x628e <main+0x1a4>
					{
						_delay_ms(50);
						LCD_voidClearScreen();
    6298:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    629c:	84 ef       	ldi	r24, 0xF4	; 244
    629e:	91 e0       	ldi	r25, 0x01	; 1
    62a0:	f7 01       	movw	r30, r14
    62a2:	31 97       	sbiw	r30, 0x01	; 1
    62a4:	f1 f7       	brne	.-4      	; 0x62a2 <main+0x1b8>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    62a6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    62a8:	d9 f7       	brne	.-10     	; 0x62a0 <main+0x1b6>
						_delay_ms(50);
						LCD_voidSetPosition(LCD_ROW0,0);
    62aa:	80 e0       	ldi	r24, 0x00	; 0
    62ac:	60 e0       	ldi	r22, 0x00	; 0
    62ae:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
						Local_u16CheckPassword = (u16)(EEPROM_u8ReadDataByte(0x21)<<8);
    62b2:	81 e2       	ldi	r24, 0x21	; 33
    62b4:	90 e0       	ldi	r25, 0x00	; 0
    62b6:	0e 94 0a 30 	call	0x6014	; 0x6014 <EEPROM_u8ReadDataByte>
    62ba:	98 2e       	mov	r9, r24
    62bc:	88 24       	eor	r8, r8
						Local_u16CheckPassword |= EEPROM_u8ReadDataByte(0x20);
    62be:	80 e2       	ldi	r24, 0x20	; 32
    62c0:	90 e0       	ldi	r25, 0x00	; 0
    62c2:	0e 94 0a 30 	call	0x6014	; 0x6014 <EEPROM_u8ReadDataByte>
    62c6:	a8 2e       	mov	r10, r24
    62c8:	bb 24       	eor	r11, r11
    62ca:	a8 28       	or	r10, r8
    62cc:	b9 28       	or	r11, r9
    62ce:	66 24       	eor	r6, r6
    62d0:	63 94       	inc	r6
					else
					{

					}

					if(Local_u16Password == Local_u16CheckPassword)
    62d2:	ca 15       	cp	r28, r10
    62d4:	db 05       	cpc	r29, r11
    62d6:	e1 f4       	brne	.+56     	; 0x6310 <main+0x226>
    62d8:	84 ef       	ldi	r24, 0xF4	; 244
    62da:	91 e0       	ldi	r25, 0x01	; 1
    62dc:	f7 01       	movw	r30, r14
    62de:	31 97       	sbiw	r30, 0x01	; 1
    62e0:	f1 f7       	brne	.-4      	; 0x62de <main+0x1f4>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    62e2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    62e4:	d9 f7       	brne	.-10     	; 0x62dc <main+0x1f2>
					{
						_delay_ms(50);
						LCD_voidClearScreen();
    62e6:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    62ea:	84 ef       	ldi	r24, 0xF4	; 244
    62ec:	91 e0       	ldi	r25, 0x01	; 1
    62ee:	f7 01       	movw	r30, r14
    62f0:	31 97       	sbiw	r30, 0x01	; 1
    62f2:	f1 f7       	brne	.-4      	; 0x62f0 <main+0x206>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    62f4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    62f6:	d9 f7       	brne	.-10     	; 0x62ee <main+0x204>
						_delay_ms(50);
						LCD_voidSetPosition(LCD_ROW0,0);
    62f8:	80 e0       	ldi	r24, 0x00	; 0
    62fa:	60 e0       	ldi	r22, 0x00	; 0
    62fc:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
						LCD_voidSendString((u8*)"Welcome Home!");
    6300:	8c e9       	ldi	r24, 0x9C	; 156
    6302:	90 e0       	ldi	r25, 0x00	; 0
    6304:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
    6308:	5e 01       	movw	r10, r28
    630a:	92 e0       	ldi	r25, 0x02	; 2
    630c:	c9 2e       	mov	r12, r25
    630e:	46 cf       	rjmp	.-372    	; 0x619c <main+0xb2>
    6310:	84 ef       	ldi	r24, 0xF4	; 244
    6312:	91 e0       	ldi	r25, 0x01	; 1
    6314:	f7 01       	movw	r30, r14
    6316:	31 97       	sbiw	r30, 0x01	; 1
    6318:	f1 f7       	brne	.-4      	; 0x6316 <main+0x22c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    631a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    631c:	d9 f7       	brne	.-10     	; 0x6314 <main+0x22a>

					}
					else if(Local_u16Password != Local_u16CheckPassword)
					{
						_delay_ms(50);
						LCD_voidClearScreen();
    631e:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    6322:	84 ef       	ldi	r24, 0xF4	; 244
    6324:	91 e0       	ldi	r25, 0x01	; 1
    6326:	f7 01       	movw	r30, r14
    6328:	31 97       	sbiw	r30, 0x01	; 1
    632a:	f1 f7       	brne	.-4      	; 0x6328 <main+0x23e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    632c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    632e:	d9 f7       	brne	.-10     	; 0x6326 <main+0x23c>
						_delay_ms(50);
						LCD_voidSetPosition(LCD_ROW0,0);
    6330:	80 e0       	ldi	r24, 0x00	; 0
    6332:	60 e0       	ldi	r22, 0x00	; 0
    6334:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
						LCD_voidSendString((u8*)"InCorrect PW");
    6338:	8a ea       	ldi	r24, 0xAA	; 170
    633a:	90 e0       	ldi	r25, 0x00	; 0
    633c:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
    6340:	88 e8       	ldi	r24, 0x88	; 136
    6342:	93 e1       	ldi	r25, 0x13	; 19
    6344:	f7 01       	movw	r30, r14
    6346:	31 97       	sbiw	r30, 0x01	; 1
    6348:	f1 f7       	brne	.-4      	; 0x6346 <main+0x25c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    634a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    634c:	d9 f7       	brne	.-10     	; 0x6344 <main+0x25a>
						_delay_ms(500);
						if(Local_u8TryCounter<3)
    634e:	82 e0       	ldi	r24, 0x02	; 2
    6350:	87 15       	cp	r24, r7
    6352:	08 f4       	brcc	.+2      	; 0x6356 <main+0x26c>
    6354:	3c c0       	rjmp	.+120    	; 0x63ce <main+0x2e4>
						{
							LCD_voidClearScreen();
    6356:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    635a:	84 ef       	ldi	r24, 0xF4	; 244
    635c:	91 e0       	ldi	r25, 0x01	; 1
    635e:	f7 01       	movw	r30, r14
    6360:	31 97       	sbiw	r30, 0x01	; 1
    6362:	f1 f7       	brne	.-4      	; 0x6360 <main+0x276>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6364:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6366:	d9 f7       	brne	.-10     	; 0x635e <main+0x274>
							_delay_ms(50);
							LCD_voidSetPosition(LCD_ROW0,0);
    6368:	80 e0       	ldi	r24, 0x00	; 0
    636a:	60 e0       	ldi	r22, 0x00	; 0
    636c:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
							LCD_voidSendString((u8*)"Max 3 Tries");
    6370:	87 eb       	ldi	r24, 0xB7	; 183
    6372:	90 e0       	ldi	r25, 0x00	; 0
    6374:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
							LCD_voidSetPosition(LCD_ROW1,0);
    6378:	81 e0       	ldi	r24, 0x01	; 1
    637a:	60 e0       	ldi	r22, 0x00	; 0
    637c:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
							LCD_voidSendString((u8*)"Try number ");
    6380:	83 ec       	ldi	r24, 0xC3	; 195
    6382:	90 e0       	ldi	r25, 0x00	; 0
    6384:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
							LCD_voidSendNumber(Local_u8TryCounter);
    6388:	27 2d       	mov	r18, r7
    638a:	30 e0       	ldi	r19, 0x00	; 0
    638c:	40 e0       	ldi	r20, 0x00	; 0
    638e:	50 e0       	ldi	r21, 0x00	; 0
    6390:	60 e0       	ldi	r22, 0x00	; 0
    6392:	70 e0       	ldi	r23, 0x00	; 0
    6394:	80 e0       	ldi	r24, 0x00	; 0
    6396:	90 e0       	ldi	r25, 0x00	; 0
    6398:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <LCD_voidSendNumber>
    639c:	80 e1       	ldi	r24, 0x10	; 16
    639e:	97 e2       	ldi	r25, 0x27	; 39
    63a0:	f7 01       	movw	r30, r14
    63a2:	31 97       	sbiw	r30, 0x01	; 1
    63a4:	f1 f7       	brne	.-4      	; 0x63a2 <main+0x2b8>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    63a6:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    63a8:	d9 f7       	brne	.-10     	; 0x63a0 <main+0x2b6>
							_delay_ms(1000);
							LCD_voidClearScreen();
    63aa:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    63ae:	84 ef       	ldi	r24, 0xF4	; 244
    63b0:	91 e0       	ldi	r25, 0x01	; 1
    63b2:	f7 01       	movw	r30, r14
    63b4:	31 97       	sbiw	r30, 0x01	; 1
    63b6:	f1 f7       	brne	.-4      	; 0x63b4 <main+0x2ca>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    63b8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    63ba:	d9 f7       	brne	.-10     	; 0x63b2 <main+0x2c8>
							_delay_ms(50);
							LCD_voidSendString((u8*)"Enter PW AGAIN");
    63bc:	8f ec       	ldi	r24, 0xCF	; 207
    63be:	90 e0       	ldi	r25, 0x00	; 0
    63c0:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
							Local_u8TryCounter++;
    63c4:	73 94       	inc	r7
    63c6:	c0 e0       	ldi	r28, 0x00	; 0
    63c8:	d0 e0       	ldi	r29, 0x00	; 0
    63ca:	dd 24       	eor	r13, r13
    63cc:	e7 ce       	rjmp	.-562    	; 0x619c <main+0xb2>
    63ce:	84 ef       	ldi	r24, 0xF4	; 244
    63d0:	91 e0       	ldi	r25, 0x01	; 1
    63d2:	f7 01       	movw	r30, r14
    63d4:	31 97       	sbiw	r30, 0x01	; 1
    63d6:	f1 f7       	brne	.-4      	; 0x63d4 <main+0x2ea>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    63d8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    63da:	d9 f7       	brne	.-10     	; 0x63d2 <main+0x2e8>
							Local_u16Password=0;
						}
						else
						{
							_delay_ms(50);
							LCD_voidClearScreen();
    63dc:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    63e0:	84 ef       	ldi	r24, 0xF4	; 244
    63e2:	91 e0       	ldi	r25, 0x01	; 1
    63e4:	f7 01       	movw	r30, r14
    63e6:	31 97       	sbiw	r30, 0x01	; 1
    63e8:	f1 f7       	brne	.-4      	; 0x63e6 <main+0x2fc>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    63ea:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    63ec:	d9 f7       	brne	.-10     	; 0x63e4 <main+0x2fa>
							_delay_ms(50);
							LCD_voidSetPosition(LCD_ROW0,0);
    63ee:	80 e0       	ldi	r24, 0x00	; 0
    63f0:	60 e0       	ldi	r22, 0x00	; 0
    63f2:	0e 94 02 2f 	call	0x5e04	; 0x5e04 <LCD_voidSetPosition>
							LCD_voidSendString((u8*)"Maximum Tries");
    63f6:	8e ed       	ldi	r24, 0xDE	; 222
    63f8:	90 e0       	ldi	r25, 0x00	; 0
    63fa:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
    63fe:	80 e1       	ldi	r24, 0x10	; 16
    6400:	97 e2       	ldi	r25, 0x27	; 39
    6402:	f7 01       	movw	r30, r14
    6404:	31 97       	sbiw	r30, 0x01	; 1
    6406:	f1 f7       	brne	.-4      	; 0x6404 <main+0x31a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6408:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    640a:	d9 f7       	brne	.-10     	; 0x6402 <main+0x318>
							_delay_ms(1000);
							LCD_voidClearScreen();
    640c:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <LCD_voidClearScreen>
    6410:	84 ef       	ldi	r24, 0xF4	; 244
    6412:	91 e0       	ldi	r25, 0x01	; 1
    6414:	f7 01       	movw	r30, r14
    6416:	31 97       	sbiw	r30, 0x01	; 1
    6418:	f1 f7       	brne	.-4      	; 0x6416 <main+0x32c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    641a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    641c:	d9 f7       	brne	.-10     	; 0x6414 <main+0x32a>
							_delay_ms(50);
							LCD_voidSendString((u8*)"Thief Alert!");
    641e:	8c ee       	ldi	r24, 0xEC	; 236
    6420:	90 e0       	ldi	r25, 0x00	; 0
    6422:	0e 94 cb 2e 	call	0x5d96	; 0x5d96 <LCD_voidSendString>
    6426:	83 e0       	ldi	r24, 0x03	; 3
    6428:	c8 2e       	mov	r12, r24
    642a:	b8 ce       	rjmp	.-656    	; 0x619c <main+0xb2>
					}

				}

			}
			else if(Local_u8PWPhase == PW_CHECK_UNSUCCESSFULL)
    642c:	83 e0       	ldi	r24, 0x03	; 3
    642e:	c8 16       	cp	r12, r24
    6430:	09 f0       	breq	.+2      	; 0x6434 <main+0x34a>
    6432:	b4 ce       	rjmp	.-664    	; 0x619c <main+0xb2>
			{
				DIO_u8TogglePinValue(DIO_PORTC,BUZZER_PIN);
    6434:	82 e0       	ldi	r24, 0x02	; 2
    6436:	66 e0       	ldi	r22, 0x06	; 6
    6438:	0e 94 22 2c 	call	0x5844	; 0x5844 <DIO_u8TogglePinValue>
				DIO_u8TogglePinValue(DIO_PORTC,ALERT_LED_PIN);
    643c:	82 e0       	ldi	r24, 0x02	; 2
    643e:	67 e0       	ldi	r22, 0x07	; 7
    6440:	0e 94 22 2c 	call	0x5844	; 0x5844 <DIO_u8TogglePinValue>
    6444:	80 e1       	ldi	r24, 0x10	; 16
    6446:	97 e2       	ldi	r25, 0x27	; 39
    6448:	f7 01       	movw	r30, r14
    644a:	31 97       	sbiw	r30, 0x01	; 1
    644c:	f1 f7       	brne	.-4      	; 0x644a <main+0x360>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    644e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6450:	d9 f7       	brne	.-10     	; 0x6448 <main+0x35e>
    6452:	a4 ce       	rjmp	.-696    	; 0x619c <main+0xb2>

00006454 <__mulsi3>:
    6454:	62 9f       	mul	r22, r18
    6456:	d0 01       	movw	r26, r0
    6458:	73 9f       	mul	r23, r19
    645a:	f0 01       	movw	r30, r0
    645c:	82 9f       	mul	r24, r18
    645e:	e0 0d       	add	r30, r0
    6460:	f1 1d       	adc	r31, r1
    6462:	64 9f       	mul	r22, r20
    6464:	e0 0d       	add	r30, r0
    6466:	f1 1d       	adc	r31, r1
    6468:	92 9f       	mul	r25, r18
    646a:	f0 0d       	add	r31, r0
    646c:	83 9f       	mul	r24, r19
    646e:	f0 0d       	add	r31, r0
    6470:	74 9f       	mul	r23, r20
    6472:	f0 0d       	add	r31, r0
    6474:	65 9f       	mul	r22, r21
    6476:	f0 0d       	add	r31, r0
    6478:	99 27       	eor	r25, r25
    647a:	72 9f       	mul	r23, r18
    647c:	b0 0d       	add	r27, r0
    647e:	e1 1d       	adc	r30, r1
    6480:	f9 1f       	adc	r31, r25
    6482:	63 9f       	mul	r22, r19
    6484:	b0 0d       	add	r27, r0
    6486:	e1 1d       	adc	r30, r1
    6488:	f9 1f       	adc	r31, r25
    648a:	bd 01       	movw	r22, r26
    648c:	cf 01       	movw	r24, r30
    648e:	11 24       	eor	r1, r1
    6490:	08 95       	ret

00006492 <__udivmodsi4>:
    6492:	a1 e2       	ldi	r26, 0x21	; 33
    6494:	1a 2e       	mov	r1, r26
    6496:	aa 1b       	sub	r26, r26
    6498:	bb 1b       	sub	r27, r27
    649a:	fd 01       	movw	r30, r26
    649c:	0d c0       	rjmp	.+26     	; 0x64b8 <__udivmodsi4_ep>

0000649e <__udivmodsi4_loop>:
    649e:	aa 1f       	adc	r26, r26
    64a0:	bb 1f       	adc	r27, r27
    64a2:	ee 1f       	adc	r30, r30
    64a4:	ff 1f       	adc	r31, r31
    64a6:	a2 17       	cp	r26, r18
    64a8:	b3 07       	cpc	r27, r19
    64aa:	e4 07       	cpc	r30, r20
    64ac:	f5 07       	cpc	r31, r21
    64ae:	20 f0       	brcs	.+8      	; 0x64b8 <__udivmodsi4_ep>
    64b0:	a2 1b       	sub	r26, r18
    64b2:	b3 0b       	sbc	r27, r19
    64b4:	e4 0b       	sbc	r30, r20
    64b6:	f5 0b       	sbc	r31, r21

000064b8 <__udivmodsi4_ep>:
    64b8:	66 1f       	adc	r22, r22
    64ba:	77 1f       	adc	r23, r23
    64bc:	88 1f       	adc	r24, r24
    64be:	99 1f       	adc	r25, r25
    64c0:	1a 94       	dec	r1
    64c2:	69 f7       	brne	.-38     	; 0x649e <__udivmodsi4_loop>
    64c4:	60 95       	com	r22
    64c6:	70 95       	com	r23
    64c8:	80 95       	com	r24
    64ca:	90 95       	com	r25
    64cc:	9b 01       	movw	r18, r22
    64ce:	ac 01       	movw	r20, r24
    64d0:	bd 01       	movw	r22, r26
    64d2:	cf 01       	movw	r24, r30
    64d4:	08 95       	ret

000064d6 <__prologue_saves__>:
    64d6:	2f 92       	push	r2
    64d8:	3f 92       	push	r3
    64da:	4f 92       	push	r4
    64dc:	5f 92       	push	r5
    64de:	6f 92       	push	r6
    64e0:	7f 92       	push	r7
    64e2:	8f 92       	push	r8
    64e4:	9f 92       	push	r9
    64e6:	af 92       	push	r10
    64e8:	bf 92       	push	r11
    64ea:	cf 92       	push	r12
    64ec:	df 92       	push	r13
    64ee:	ef 92       	push	r14
    64f0:	ff 92       	push	r15
    64f2:	0f 93       	push	r16
    64f4:	1f 93       	push	r17
    64f6:	cf 93       	push	r28
    64f8:	df 93       	push	r29
    64fa:	cd b7       	in	r28, 0x3d	; 61
    64fc:	de b7       	in	r29, 0x3e	; 62
    64fe:	ca 1b       	sub	r28, r26
    6500:	db 0b       	sbc	r29, r27
    6502:	0f b6       	in	r0, 0x3f	; 63
    6504:	f8 94       	cli
    6506:	de bf       	out	0x3e, r29	; 62
    6508:	0f be       	out	0x3f, r0	; 63
    650a:	cd bf       	out	0x3d, r28	; 61
    650c:	09 94       	ijmp

0000650e <__epilogue_restores__>:
    650e:	2a 88       	ldd	r2, Y+18	; 0x12
    6510:	39 88       	ldd	r3, Y+17	; 0x11
    6512:	48 88       	ldd	r4, Y+16	; 0x10
    6514:	5f 84       	ldd	r5, Y+15	; 0x0f
    6516:	6e 84       	ldd	r6, Y+14	; 0x0e
    6518:	7d 84       	ldd	r7, Y+13	; 0x0d
    651a:	8c 84       	ldd	r8, Y+12	; 0x0c
    651c:	9b 84       	ldd	r9, Y+11	; 0x0b
    651e:	aa 84       	ldd	r10, Y+10	; 0x0a
    6520:	b9 84       	ldd	r11, Y+9	; 0x09
    6522:	c8 84       	ldd	r12, Y+8	; 0x08
    6524:	df 80       	ldd	r13, Y+7	; 0x07
    6526:	ee 80       	ldd	r14, Y+6	; 0x06
    6528:	fd 80       	ldd	r15, Y+5	; 0x05
    652a:	0c 81       	ldd	r16, Y+4	; 0x04
    652c:	1b 81       	ldd	r17, Y+3	; 0x03
    652e:	aa 81       	ldd	r26, Y+2	; 0x02
    6530:	b9 81       	ldd	r27, Y+1	; 0x01
    6532:	ce 0f       	add	r28, r30
    6534:	d1 1d       	adc	r29, r1
    6536:	0f b6       	in	r0, 0x3f	; 63
    6538:	f8 94       	cli
    653a:	de bf       	out	0x3e, r29	; 62
    653c:	0f be       	out	0x3f, r0	; 63
    653e:	cd bf       	out	0x3d, r28	; 61
    6540:	ed 01       	movw	r28, r26
    6542:	08 95       	ret

00006544 <_exit>:
    6544:	f8 94       	cli

00006546 <__stop_program>:
    6546:	ff cf       	rjmp	.-2      	; 0x6546 <__stop_program>
