Created by          : Tang Dynasty v6.0.122666
                    : Copyright (c) 2012-2024 Anlogic Inc.
Generated           : Thu Oct 24 22:13:56 2024

Top Model           : eth_top
Device              : PH1A90SBG484
Speed               : 2
STA coverage        : 97.25%
Constraint File     : ../../pin/time.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: 0.035ns, STNS: 0.000ns
	HWNS: 0.003ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000          875   u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
           clk1:       10.000          153   config_inst.cwc_tck_o
           clk2:      125.000            2   rgmii_rx_clk
           clk3:      100.000            0   u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[0]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0   Inferred GCLK            6.000      2.000                 8.000         125.000                 7.068         141.483            0.932      0.000            0.120      0.000            0.522              875                8             no       no
       clk1       User GCLK            0.000     50.000               100.000          10.000                13.476          74.206           43.262      0.000            0.003      0.000            0.103              153                6             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                2                0             no       no
       clk3       User GCLK            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1] -> u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
Min Period     :     7.068ns
Fmax           :     141.483MHz

Statistics:
Max            : WNS       0.932ns, TNS       0.000ns,         0 Viol Endpoints,      3152 Total Endpoints,     12267 Paths Analyzed
Min            : WNS       0.120ns, TNS       0.000ns,         0 Viol Endpoints,      3152 Total Endpoints,     12267 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.932ns
Begin Point         : u_eth/u_eth_tx/cnt_num_reg_syn_51.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/cnt_reg_syn_80.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.567ns (cell 1.472ns (22%), net 5.095ns (78%))
Clock Skew          : 0.051ns
Logic Level         : 5 ( ADDER=2  LUT6=1  LUT5=1  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.800          4.041          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/cnt_num_reg_syn_51.clk
launch edge                             6.000    r    10.041               
--------------------------------------------------------------------  ---------------
clk2q               x042y084z0          0.175    r    10.216          pin: u_eth/u_eth_tx/cnt_num_reg_syn_51.oqa
net (fo=7)                              1.245    r    11.461          net: u_eth/u_eth_tx/cnt_num[0],  ../../../eth_src/eth.tx.v(60)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_102.id
ADDER               x048y087z4          0.255    f    11.716       1  pin: u_eth/u_eth_tx/sub1_syn_102.fco
net (fo=1)                              0.000    f    11.716          net: u_eth/u_eth_tx/sub1_syn_85,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_103.fci
ADDER               x048y087z5          0.045    f    11.761          pin: u_eth/u_eth_tx/sub1_syn_103.fco
net (fo=1)                              0.000    f    11.761          net: u_eth/u_eth_tx/sub1_syn_86,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_104.fci
ADDER               x048y087z6          0.045    f    11.806          pin: u_eth/u_eth_tx/sub1_syn_104.fco
net (fo=1)                              0.000    f    11.806          net: u_eth/u_eth_tx/sub1_syn_87,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_105.fci
ADDER               x048y087z7          0.045    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_105.fco
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_88,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_106.fci
ADDER               x048y088z0          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_106.fco_f
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_123,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_107.fci_f
ADDER               x048y088z1          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_107.fco_f
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_124,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_108.fci_f
ADDER               x048y088z2          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_108.fco_f
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_125,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_109.fci_f
ADDER               x048y088z3          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_109.fco_f
net (fo=1)                              0.082    f    11.933          net: u_eth/u_eth_tx/sub1_syn_126,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_110.fci_f
ADDER               x048y088z4          0.045    f    11.978          pin: u_eth/u_eth_tx/sub1_syn_110.fco
net (fo=1)                              0.000    f    11.978          net: u_eth/u_eth_tx/sub1_syn_93,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_111.fci
ADDER               x048y088z5          0.045    f    12.023          pin: u_eth/u_eth_tx/sub1_syn_111.fco
net (fo=1)                              0.000    f    12.023          net: u_eth/u_eth_tx/sub1_syn_94,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_112.fci
ADDER               x048y088z6          0.203    r    12.226       2  pin: u_eth/u_eth_tx/sub1_syn_112.ofb
net (fo=1)                              0.479    r    12.705          net: u_eth/u_eth_tx/end_cnt_b[10],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/sel15_syn_1012.ie
LUT6                x047y086z2          0.141    r    12.846       3  pin: u_eth/u_eth_tx/sel15_syn_1012.ofb
net (fo=1)                              0.426    r    13.272          net: u_eth/u_eth_tx/sel15_syn_650,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/sel15_syn_1028.ia
LUT5                x047y087z7          0.323    f    13.595       4  pin: u_eth/u_eth_tx/sel15_syn_1028.ofa
net (fo=3)                              0.691    r    14.286          net: u_eth/u_eth_tx/sel15_syn_654,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_109.ic
LUT4                x043y082z0          0.150    f    14.436       5  pin: u_eth/u_eth_tx/cnt_reg_syn_109.ofb
net (fo=29)                             2.172    r    16.608          net: u_eth/u_eth_tx/mux56_syn_2[0],  ../../../eth_src/eth.tx.v(310)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_80.ssr
reg                 x044y073z4          0.000    f    16.608               
--------------------------------------------------------------------  ---------------
Arrival                                               16.608               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.715          3.790          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_80.clk
capture edge                           14.000    r    17.790               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.555               
clock uncertainty                      -0.215         17.340               
clock pessimism                         0.200         17.540               
--------------------------------------------------------------------  ---------------
Required                                              17.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.932               

Slack               : 0.947ns
Begin Point         : u_eth/u_eth_tx/cnt_num_reg_syn_51.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/cnt_reg_syn_92.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.557ns (cell 1.472ns (22%), net 5.085ns (78%))
Clock Skew          : 0.046ns
Logic Level         : 5 ( ADDER=2  LUT6=1  LUT5=1  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.800          4.041          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/cnt_num_reg_syn_51.clk
launch edge                             6.000    r    10.041               
--------------------------------------------------------------------  ---------------
clk2q               x042y084z0          0.175    r    10.216          pin: u_eth/u_eth_tx/cnt_num_reg_syn_51.oqa
net (fo=7)                              1.245    r    11.461          net: u_eth/u_eth_tx/cnt_num[0],  ../../../eth_src/eth.tx.v(60)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_102.id
ADDER               x048y087z4          0.255    f    11.716       1  pin: u_eth/u_eth_tx/sub1_syn_102.fco
net (fo=1)                              0.000    f    11.716          net: u_eth/u_eth_tx/sub1_syn_85,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_103.fci
ADDER               x048y087z5          0.045    f    11.761          pin: u_eth/u_eth_tx/sub1_syn_103.fco
net (fo=1)                              0.000    f    11.761          net: u_eth/u_eth_tx/sub1_syn_86,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_104.fci
ADDER               x048y087z6          0.045    f    11.806          pin: u_eth/u_eth_tx/sub1_syn_104.fco
net (fo=1)                              0.000    f    11.806          net: u_eth/u_eth_tx/sub1_syn_87,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_105.fci
ADDER               x048y087z7          0.045    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_105.fco
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_88,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_106.fci
ADDER               x048y088z0          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_106.fco_f
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_123,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_107.fci_f
ADDER               x048y088z1          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_107.fco_f
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_124,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_108.fci_f
ADDER               x048y088z2          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_108.fco_f
net (fo=1)                              0.000    f    11.851          net: u_eth/u_eth_tx/sub1_syn_125,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_109.fci_f
ADDER               x048y088z3          0.000    f    11.851          pin: u_eth/u_eth_tx/sub1_syn_109.fco_f
net (fo=1)                              0.082    f    11.933          net: u_eth/u_eth_tx/sub1_syn_126,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_110.fci_f
ADDER               x048y088z4          0.045    f    11.978          pin: u_eth/u_eth_tx/sub1_syn_110.fco
net (fo=1)                              0.000    f    11.978          net: u_eth/u_eth_tx/sub1_syn_93,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_111.fci
ADDER               x048y088z5          0.045    f    12.023          pin: u_eth/u_eth_tx/sub1_syn_111.fco
net (fo=1)                              0.000    f    12.023          net: u_eth/u_eth_tx/sub1_syn_94,  ../../../eth_src/eth.tx.v(322)
                                                                      pin: u_eth/u_eth_tx/sub1_syn_112.fci
ADDER               x048y088z6          0.203    r    12.226       2  pin: u_eth/u_eth_tx/sub1_syn_112.ofb
net (fo=1)                              0.479    r    12.705          net: u_eth/u_eth_tx/end_cnt_b[10],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/sel15_syn_1012.ie
LUT6                x047y086z2          0.141    r    12.846       3  pin: u_eth/u_eth_tx/sel15_syn_1012.ofb
net (fo=1)                              0.426    r    13.272          net: u_eth/u_eth_tx/sel15_syn_650,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/sel15_syn_1028.ia
LUT5                x047y087z7          0.323    f    13.595       4  pin: u_eth/u_eth_tx/sel15_syn_1028.ofa
net (fo=3)                              0.691    r    14.286          net: u_eth/u_eth_tx/sel15_syn_654,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_109.ic
LUT4                x043y082z0          0.150    f    14.436       5  pin: u_eth/u_eth_tx/cnt_reg_syn_109.ofb
net (fo=29)                             2.162    r    16.598          net: u_eth/u_eth_tx/mux56_syn_2[0],  ../../../eth_src/eth.tx.v(310)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_92.ssr
reg                 x042y075z1          0.000    f    16.598               
--------------------------------------------------------------------  ---------------
Arrival                                               16.598               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.720          3.795          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_92.clk
capture edge                           14.000    r    17.795               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.560               
clock uncertainty                      -0.215         17.345               
clock pessimism                         0.200         17.545               
--------------------------------------------------------------------  ---------------
Required                                              17.545               
--------------------------------------------------------------------  ---------------
Slack                                                  0.947               

Slack               : 1.238ns
Begin Point         : u_eth/u_eth_tx/add16_syn_103.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_30.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.270ns (cell 1.712ns (27%), net 4.558ns (73%))
Clock Skew          : 0.042ns
Logic Level         : 8 ( ADDER=4  LUT6=3  LUT5=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.797          4.038          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_103.clk
launch edge                             6.000    r    10.038               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z1          0.181    f    10.219          pin: u_eth/u_eth_tx/add16_syn_103.oqb
net (fo=16)                             1.150    r    11.369          net: u_eth/u_eth_tx/cnt[5],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.id
ADDER               x053y079z1          0.255    f    11.624       1  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f    11.624          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f    11.669          pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f    11.669          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f    11.714          pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f    11.714          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.203    r    11.917       2  pin: u_eth/u_eth_tx/lt10_syn_84.ofb
net (fo=2)                              0.520    r    12.437          net: u_eth/u_eth_tx/cnt[4]_syn_10[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_111.ie
ADDER               x053y078z0          0.274    r    12.711       3  pin: u_eth/u_eth_tx/sub17_syn_111.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_127,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_112.fci_f
ADDER               x053y078z1          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_112.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_128,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_113.fci_f
ADDER               x053y078z2          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_113.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_129,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.fci_f
ADDER               x053y078z3          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f    12.793          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f    12.838          pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f    12.838          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f    12.883          pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f    12.883          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r    13.086       4  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.484    r    13.570          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r    13.711       5  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.550    r    14.261          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f    14.358       6  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.341    r    14.699          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r    14.788       7  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.501    r    15.289          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r    15.378       8  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.930    r    16.308          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_30.ssr
reg                 x042y077z6          0.000    f    16.308               
--------------------------------------------------------------------  ---------------
Arrival                                               16.308               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.721          3.796          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_30.clk
capture edge                           14.000    r    17.796               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.561               
clock uncertainty                      -0.215         17.346               
clock pessimism                         0.200         17.546               
--------------------------------------------------------------------  ---------------
Required                                              17.546               
--------------------------------------------------------------------  ---------------
Slack                                                  1.238               

Slack               : 1.238ns
Begin Point         : u_eth/u_eth_tx/add16_syn_103.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_38.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.270ns (cell 1.712ns (27%), net 4.558ns (73%))
Clock Skew          : 0.042ns
Logic Level         : 8 ( ADDER=4  LUT6=3  LUT5=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.797          4.038          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_103.clk
launch edge                             6.000    r    10.038               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z1          0.181    f    10.219          pin: u_eth/u_eth_tx/add16_syn_103.oqb
net (fo=16)                             1.150    r    11.369          net: u_eth/u_eth_tx/cnt[5],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.id
ADDER               x053y079z1          0.255    f    11.624       1  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f    11.624          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f    11.669          pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f    11.669          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f    11.714          pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f    11.714          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.203    r    11.917       2  pin: u_eth/u_eth_tx/lt10_syn_84.ofb
net (fo=2)                              0.520    r    12.437          net: u_eth/u_eth_tx/cnt[4]_syn_10[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_111.ie
ADDER               x053y078z0          0.274    r    12.711       3  pin: u_eth/u_eth_tx/sub17_syn_111.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_127,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_112.fci_f
ADDER               x053y078z1          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_112.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_128,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_113.fci_f
ADDER               x053y078z2          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_113.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_129,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.fci_f
ADDER               x053y078z3          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f    12.793          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f    12.838          pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f    12.838          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f    12.883          pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f    12.883          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r    13.086       4  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.484    r    13.570          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r    13.711       5  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.550    r    14.261          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f    14.358       6  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.341    r    14.699          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r    14.788       7  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.501    r    15.289          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r    15.378       8  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.930    r    16.308          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_38.ssr
reg                 x042y077z4          0.000    f    16.308               
--------------------------------------------------------------------  ---------------
Arrival                                               16.308               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.721          3.796          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_38.clk
capture edge                           14.000    r    17.796               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.561               
clock uncertainty                      -0.215         17.346               
clock pessimism                         0.200         17.546               
--------------------------------------------------------------------  ---------------
Required                                              17.546               
--------------------------------------------------------------------  ---------------
Slack                                                  1.238               

Slack               : 1.238ns
Begin Point         : u_eth/u_eth_tx/add16_syn_103.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_40.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.270ns (cell 1.712ns (27%), net 4.558ns (73%))
Clock Skew          : 0.042ns
Logic Level         : 8 ( ADDER=4  LUT6=3  LUT5=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.797          4.038          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_103.clk
launch edge                             6.000    r    10.038               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z1          0.181    f    10.219          pin: u_eth/u_eth_tx/add16_syn_103.oqb
net (fo=16)                             1.150    r    11.369          net: u_eth/u_eth_tx/cnt[5],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.id
ADDER               x053y079z1          0.255    f    11.624       1  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f    11.624          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f    11.669          pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f    11.669          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f    11.714          pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f    11.714          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.203    r    11.917       2  pin: u_eth/u_eth_tx/lt10_syn_84.ofb
net (fo=2)                              0.520    r    12.437          net: u_eth/u_eth_tx/cnt[4]_syn_10[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_111.ie
ADDER               x053y078z0          0.274    r    12.711       3  pin: u_eth/u_eth_tx/sub17_syn_111.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_127,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_112.fci_f
ADDER               x053y078z1          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_112.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_128,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_113.fci_f
ADDER               x053y078z2          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_113.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_129,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.fci_f
ADDER               x053y078z3          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f    12.793          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f    12.838          pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f    12.838          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f    12.883          pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f    12.883          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r    13.086       4  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.484    r    13.570          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r    13.711       5  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.550    r    14.261          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f    14.358       6  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.341    r    14.699          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r    14.788       7  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.501    r    15.289          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r    15.378       8  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.930    r    16.308          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_40.ssr
reg                 x042y077z5          0.000    f    16.308               
--------------------------------------------------------------------  ---------------
Arrival                                               16.308               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.721          3.796          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_40.clk
capture edge                           14.000    r    17.796               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.561               
clock uncertainty                      -0.215         17.346               
clock pessimism                         0.200         17.546               
--------------------------------------------------------------------  ---------------
Required                                              17.546               
--------------------------------------------------------------------  ---------------
Slack                                                  1.238               

Slack               : 1.261ns
Begin Point         : u_eth/u_eth_tx/add16_syn_113.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_36.id (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.418ns (cell 1.435ns (22%), net 4.983ns (78%))
Clock Skew          : 0.038ns
Logic Level         : 6 ( LUT6=2  ADDER=2  LUT5=1  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.797          4.038          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_113.clk
launch edge                             6.000    r    10.038               
--------------------------------------------------------------------  ---------------
clk2q               x049y085z3          0.181    f    10.219          pin: u_eth/u_eth_tx/add16_syn_113.oqb
net (fo=14)                             1.627    r    11.846          net: u_eth/u_eth_tx/cnt[15],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_91.id
ADDER               x053y080z3          0.366    f    12.212       1  pin: u_eth/u_eth_tx/lt10_syn_91.fco_f
net (fo=1)                              0.082    f    12.294          net: u_eth/u_eth_tx/lt10_syn_104,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_92.fci_f
ADDER               x053y080z4          0.203    r    12.497       2  pin: u_eth/u_eth_tx/lt10_syn_92.ofb
net (fo=10)                             2.337    r    14.834          net: u_eth/u_eth_tx/crc_data_b43_n,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/sel15_syn_977.ie
LUT5                x043y074z6          0.097    f    14.931       3  pin: u_eth/u_eth_tx/sel15_syn_977.ofb
net (fo=1)                              0.342    r    15.273          net: u_eth/u_eth_tx/sel15_syn_813,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/cnt_reg_syn_89.ie
LUT6                x044y077z1          0.141    r    15.414       4  pin: u_eth/u_eth_tx/cnt_reg_syn_89.ofb
net (fo=1)                              0.117    r    15.531          net: u_eth/u_eth_tx/sel15_syn_816,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/ip_head_reg_syn_343.imf
LUT3                x044y077z5          0.212    f    15.743       5  pin: u_eth/u_eth_tx/ip_head_reg_syn_343.ofa
net (fo=1)                              0.478    r    16.221          net: u_eth/u_eth_tx/sel15_syn_818,  ../../../eth_src/eth.tx.v(353)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_36.id
LUT6 (reg)          x041y078z2          0.235    r    16.456       6  net: u_eth/u_crc32_d8_tx/data[7],  ../../../eth_src/crc32_d8.v(4)
--------------------------------------------------------------------  ---------------
Arrival                                               16.456               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.725          3.800          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_36.clk
capture edge                           14.000    r    17.800               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         17.732               
clock uncertainty                      -0.215         17.517               
clock pessimism                         0.200         17.717               
--------------------------------------------------------------------  ---------------
Required                                              17.717               
--------------------------------------------------------------------  ---------------
Slack                                                  1.261               

Slack               : 1.263ns
Begin Point         : u_eth/u_eth_tx/add16_syn_103.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_28.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.249ns (cell 1.712ns (27%), net 4.537ns (73%))
Clock Skew          : 0.038ns
Logic Level         : 8 ( ADDER=4  LUT6=3  LUT5=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.797          4.038          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_103.clk
launch edge                             6.000    r    10.038               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z1          0.181    f    10.219          pin: u_eth/u_eth_tx/add16_syn_103.oqb
net (fo=16)                             1.150    r    11.369          net: u_eth/u_eth_tx/cnt[5],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.id
ADDER               x053y079z1          0.255    f    11.624       1  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f    11.624          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f    11.669          pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f    11.669          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f    11.714          pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f    11.714          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.203    r    11.917       2  pin: u_eth/u_eth_tx/lt10_syn_84.ofb
net (fo=2)                              0.520    r    12.437          net: u_eth/u_eth_tx/cnt[4]_syn_10[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_111.ie
ADDER               x053y078z0          0.274    r    12.711       3  pin: u_eth/u_eth_tx/sub17_syn_111.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_127,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_112.fci_f
ADDER               x053y078z1          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_112.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_128,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_113.fci_f
ADDER               x053y078z2          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_113.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_129,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.fci_f
ADDER               x053y078z3          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f    12.793          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f    12.838          pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f    12.838          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f    12.883          pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f    12.883          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r    13.086       4  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.484    r    13.570          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r    13.711       5  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.550    r    14.261          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f    14.358       6  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.341    r    14.699          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r    14.788       7  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.501    r    15.289          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r    15.378       8  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.909    r    16.287          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_28.ssr
reg                 x041y078z3          0.000    f    16.287               
--------------------------------------------------------------------  ---------------
Arrival                                               16.287               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.725          3.800          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_28.clk
capture edge                           14.000    r    17.800               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.565               
clock uncertainty                      -0.215         17.350               
clock pessimism                         0.200         17.550               
--------------------------------------------------------------------  ---------------
Required                                              17.550               
--------------------------------------------------------------------  ---------------
Slack                                                  1.263               

Slack               : 1.263ns
Begin Point         : u_eth/u_eth_tx/add16_syn_103.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_tx/crc_data_reg_syn_36.ssr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.249ns (cell 1.712ns (27%), net 4.537ns (73%))
Clock Skew          : 0.038ns
Logic Level         : 8 ( ADDER=4  LUT6=3  LUT5=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.215ns (sdc uncertainty: 0.000ns, default uncertainty: 0.215ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=75)                             0.797          4.038          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/add16_syn_103.clk
launch edge                             6.000    r    10.038               
--------------------------------------------------------------------  ---------------
clk2q               x049y084z1          0.181    f    10.219          pin: u_eth/u_eth_tx/add16_syn_103.oqb
net (fo=16)                             1.150    r    11.369          net: u_eth/u_eth_tx/cnt[5],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_81.id
ADDER               x053y079z1          0.255    f    11.624       1  pin: u_eth/u_eth_tx/lt10_syn_81.fco
net (fo=1)                              0.000    f    11.624          net: u_eth/u_eth_tx/lt10_syn_68,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_82.fci
ADDER               x053y079z2          0.045    f    11.669          pin: u_eth/u_eth_tx/lt10_syn_82.fco
net (fo=1)                              0.000    f    11.669          net: u_eth/u_eth_tx/lt10_syn_69,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_83.fci
ADDER               x053y079z3          0.045    f    11.714          pin: u_eth/u_eth_tx/lt10_syn_83.fco
net (fo=1)                              0.000    f    11.714          net: u_eth/u_eth_tx/lt10_syn_70,  ../../../eth_src/eth.tx.v(380)
                                                                      pin: u_eth/u_eth_tx/lt10_syn_84.fci
ADDER               x053y079z4          0.203    r    11.917       2  pin: u_eth/u_eth_tx/lt10_syn_84.ofb
net (fo=2)                              0.520    r    12.437          net: u_eth/u_eth_tx/cnt[4]_syn_10[4],  ../../../eth_src/eth.tx.v(59)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_111.ie
ADDER               x053y078z0          0.274    r    12.711       3  pin: u_eth/u_eth_tx/sub17_syn_111.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_127,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_112.fci_f
ADDER               x053y078z1          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_112.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_128,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_113.fci_f
ADDER               x053y078z2          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_113.fco_f
net (fo=1)                              0.000    f    12.711          net: u_eth/u_eth_tx/sub17_syn_129,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_114.fci_f
ADDER               x053y078z3          0.000    f    12.711          pin: u_eth/u_eth_tx/sub17_syn_114.fco_f
net (fo=1)                              0.082    f    12.793          net: u_eth/u_eth_tx/sub17_syn_130,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_115.fci_f
ADDER               x053y078z4          0.045    f    12.838          pin: u_eth/u_eth_tx/sub17_syn_115.fco
net (fo=1)                              0.000    f    12.838          net: u_eth/u_eth_tx/sub17_syn_99,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_116.fci
ADDER               x053y078z5          0.045    f    12.883          pin: u_eth/u_eth_tx/sub17_syn_116.fco
net (fo=1)                              0.000    f    12.883          net: u_eth/u_eth_tx/sub17_syn_100,  ../../../eth_src/eth.tx.v(383)
                                                                      pin: u_eth/u_eth_tx/sub17_syn_117.fci
ADDER               x053y078z6          0.203    r    13.086       4  pin: u_eth/u_eth_tx/sub17_syn_117.ofb
net (fo=1)                              0.484    r    13.570          net: u_eth/u_eth_tx/crc_data_b83[17],  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_160.ie
LUT6                x054y078z6          0.141    r    13.711       5  pin: u_eth/u_eth_tx/mux83_syn_160.ofb
net (fo=1)                              0.550    r    14.261          net: u_eth/u_eth_tx/mux83_syn_80,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_159.ie
LUT5                x048y078z5          0.097    f    14.358       6  pin: u_eth/u_eth_tx/mux83_syn_159.ofb
net (fo=1)                              0.341    r    14.699          net: u_eth/u_eth_tx/mux83_syn_92,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_162.imf
LUT6                x047y080z3          0.089    r    14.788       7  pin: u_eth/u_eth_tx/mux83_syn_162.ofb
net (fo=1)                              0.501    r    15.289          net: u_eth/u_eth_tx/mux83_syn_114,  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/mux83_syn_136.imf
LUT6                x044y082z7          0.089    r    15.378       8  pin: u_eth/u_eth_tx/mux83_syn_136.ofb
net (fo=8)                              0.909    r    16.287          net: u_eth/u_eth_tx/mux83_syn_2[0],  ../../../eth_src/eth.tx.v(349)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_36.ssr
reg                 x041y078z2          0.000    f    16.287               
--------------------------------------------------------------------  ---------------
Arrival                                               16.287               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.586          3.075          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          3.075          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.725          3.800          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/crc_data_reg_syn_36.clk
capture edge                           14.000    r    17.800               
--------------------------------------------------------------------  ---------------
setup                                  -0.235         17.565               
clock uncertainty                      -0.215         17.350               
clock pessimism                         0.200         17.550               
--------------------------------------------------------------------  ---------------
Required                                              17.550               
--------------------------------------------------------------------  ---------------
Slack                                                  1.263               

Slack               : 1.434ns
Begin Point         : u_eth/u_eth_rx/cnt_num_reg_syn_66.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_rx/data_checksum_reg_syn_105.cea (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.218ns (cell 1.349ns (21%), net 4.869ns (79%))
Clock Skew          : 0.090ns
Logic Level         : 6 ( LUT3=3  ADDER=2  LUT6=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.190ns (sdc uncertainty: 0.000ns, default uncertainty: 0.190ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=171)                            0.803          4.044          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.clk
launch edge                             6.000    r    10.044               
--------------------------------------------------------------------  ---------------
clk2q               x026y081z2          0.181    f    10.225          pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.oqb
net (fo=1)                              0.664    r    10.889          net: u_eth/u_eth_rx/cnt_num[1],  ../../../eth_src/eth_rx.v(50)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_103.id
ADDER               x023y081z1          0.255    f    11.144       1  pin: u_eth/u_eth_rx/sub2_syn_103.fco
net (fo=1)                              0.000    f    11.144          net: u_eth/u_eth_rx/sub2_syn_86,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_104.fci
ADDER               x023y081z2          0.045    f    11.189          pin: u_eth/u_eth_rx/sub2_syn_104.fco
net (fo=1)                              0.000    f    11.189          net: u_eth/u_eth_rx/sub2_syn_87,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_105.fci
ADDER               x023y081z3          0.045    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_105.fco
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_88,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_106.fci
ADDER               x023y081z4          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_106.fco_f
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_123,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_107.fci_f
ADDER               x023y081z5          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_107.fco_f
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_124,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_108.fci_f
ADDER               x023y081z6          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_108.fco_f
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_125,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_109.fci_f
ADDER               x023y081z7          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_109.fco_f
net (fo=1)                              0.082    f    11.316          net: u_eth/u_eth_rx/sub2_syn_126,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_110.fci_f
ADDER               x023y082z0          0.045    f    11.361          pin: u_eth/u_eth_rx/sub2_syn_110.fco
net (fo=1)                              0.000    f    11.361          net: u_eth/u_eth_rx/sub2_syn_93,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_111.fci
ADDER               x023y082z1          0.045    f    11.406          pin: u_eth/u_eth_rx/sub2_syn_111.fco
net (fo=1)                              0.000    f    11.406          net: u_eth/u_eth_rx/sub2_syn_94,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_112.fci
ADDER               x023y082z2          0.045    f    11.451          pin: u_eth/u_eth_rx/sub2_syn_112.fco
net (fo=1)                              0.000    f    11.451          net: u_eth/u_eth_rx/sub2_syn_95,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_113.fci
ADDER               x023y082z3          0.203    r    11.654       2  pin: u_eth/u_eth_rx/sub2_syn_113.ofb
net (fo=2)                              0.627    r    12.281          net: u_eth/u_eth_rx/end_cnt_b[11],  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_590.ie
LUT6                x020y081z1          0.141    r    12.422       3  pin: u_eth/u_eth_rx/sel14_syn_590.ofb
net (fo=1)                              0.431    r    12.853          net: u_eth/u_eth_rx/sel14_syn_569,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_588.ie
LUT3                x023y080z5          0.097    f    12.950       4  pin: u_eth/u_eth_rx/sel14_syn_588.ofb
net (fo=28)                             0.634    r    13.584          net: u_eth/u_eth_rx/sel14_syn_571,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ic
LUT3                x031y080z2          0.150    f    13.734       5  pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ofb
net (fo=4)                              0.323    r    14.057          net: u_eth/u_eth_rx/arp_rx_type_n5,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/icmp_rx_seq_reg_syn_69.ie
LUT3                x031y081z2          0.097    f    14.154       6  pin: u_eth/u_eth_rx/icmp_rx_seq_reg_syn_69.ofb
net (fo=32)                             2.108    r    16.262          net: u_eth/u_eth_rx/mux55_syn_2[0],  ../../../eth_src/eth_rx.v(389)
                                                                      pin: u_eth/u_eth_rx/data_checksum_reg_syn_105.cea
reg                 x028y089z3          0.000    f    16.262               
--------------------------------------------------------------------  ---------------
Arrival                                               16.262               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.496          2.985          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x037y099            0.000          2.985          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=171)                            0.713          3.698          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/data_checksum_reg_syn_105.clk
capture edge                           14.000    r    17.698               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         17.630               
clock uncertainty                      -0.190         17.440               
clock pessimism                         0.256         17.696               
--------------------------------------------------------------------  ---------------
Required                                              17.696               
--------------------------------------------------------------------  ---------------
Slack                                                  1.434               

Slack               : 1.434ns
Begin Point         : u_eth/u_eth_rx/cnt_num_reg_syn_66.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_rx/data_checksum_reg_syn_105.ceb (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : setup
Process             : slow
Budget              : 8.000ns
Data Path Delay     : 6.218ns (cell 1.349ns (21%), net 4.869ns (79%))
Clock Skew          : 0.090ns
Logic Level         : 6 ( LUT3=3  ADDER=2  LUT6=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.190ns (sdc uncertainty: 0.000ns, default uncertainty: 0.190ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.961          0.961          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            3.118          4.079          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.672          0.407          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.959          2.366          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.323          2.689          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.552          3.241          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x037y099            0.000          3.241          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=171)                            0.803          4.044          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.clk
launch edge                             6.000    r    10.044               
--------------------------------------------------------------------  ---------------
clk2q               x026y081z2          0.181    f    10.225          pin: u_eth/u_eth_rx/cnt_num_reg_syn_66.oqb
net (fo=1)                              0.664    r    10.889          net: u_eth/u_eth_rx/cnt_num[1],  ../../../eth_src/eth_rx.v(50)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_103.id
ADDER               x023y081z1          0.255    f    11.144       1  pin: u_eth/u_eth_rx/sub2_syn_103.fco
net (fo=1)                              0.000    f    11.144          net: u_eth/u_eth_rx/sub2_syn_86,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_104.fci
ADDER               x023y081z2          0.045    f    11.189          pin: u_eth/u_eth_rx/sub2_syn_104.fco
net (fo=1)                              0.000    f    11.189          net: u_eth/u_eth_rx/sub2_syn_87,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_105.fci
ADDER               x023y081z3          0.045    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_105.fco
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_88,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_106.fci
ADDER               x023y081z4          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_106.fco_f
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_123,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_107.fci_f
ADDER               x023y081z5          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_107.fco_f
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_124,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_108.fci_f
ADDER               x023y081z6          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_108.fco_f
net (fo=1)                              0.000    f    11.234          net: u_eth/u_eth_rx/sub2_syn_125,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_109.fci_f
ADDER               x023y081z7          0.000    f    11.234          pin: u_eth/u_eth_rx/sub2_syn_109.fco_f
net (fo=1)                              0.082    f    11.316          net: u_eth/u_eth_rx/sub2_syn_126,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_110.fci_f
ADDER               x023y082z0          0.045    f    11.361          pin: u_eth/u_eth_rx/sub2_syn_110.fco
net (fo=1)                              0.000    f    11.361          net: u_eth/u_eth_rx/sub2_syn_93,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_111.fci
ADDER               x023y082z1          0.045    f    11.406          pin: u_eth/u_eth_rx/sub2_syn_111.fco
net (fo=1)                              0.000    f    11.406          net: u_eth/u_eth_rx/sub2_syn_94,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_112.fci
ADDER               x023y082z2          0.045    f    11.451          pin: u_eth/u_eth_rx/sub2_syn_112.fco
net (fo=1)                              0.000    f    11.451          net: u_eth/u_eth_rx/sub2_syn_95,  ../../../eth_src/eth_rx.v(201)
                                                                      pin: u_eth/u_eth_rx/sub2_syn_113.fci
ADDER               x023y082z3          0.203    r    11.654       2  pin: u_eth/u_eth_rx/sub2_syn_113.ofb
net (fo=2)                              0.627    r    12.281          net: u_eth/u_eth_rx/end_cnt_b[11],  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_590.ie
LUT6                x020y081z1          0.141    r    12.422       3  pin: u_eth/u_eth_rx/sel14_syn_590.ofb
net (fo=1)                              0.431    r    12.853          net: u_eth/u_eth_rx/sel14_syn_569,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/sel14_syn_588.ie
LUT3                x023y080z5          0.097    f    12.950       4  pin: u_eth/u_eth_rx/sel14_syn_588.ofb
net (fo=28)                             0.634    r    13.584          net: u_eth/u_eth_rx/sel14_syn_571,  ../../../eth_src/eth_rx.v(78)
                                                                      pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ic
LUT3                x031y080z2          0.150    f    13.734       5  pin: u_eth/u_eth_rx/rx_done_reg_syn_4.ofb
net (fo=4)                              0.323    r    14.057          net: u_eth/u_eth_rx/arp_rx_type_n5,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/icmp_rx_seq_reg_syn_69.ie
LUT3                x031y081z2          0.097    f    14.154       6  pin: u_eth/u_eth_rx/icmp_rx_seq_reg_syn_69.ofb
net (fo=32)                             2.108    r    16.262          net: u_eth/u_eth_rx/mux55_syn_2[0],  ../../../eth_src/eth_rx.v(389)
                                                                      pin: u_eth/u_eth_rx/data_checksum_reg_syn_105.ceb
reg                 x028y089z3          0.000    f    16.262               
--------------------------------------------------------------------  ---------------
Arrival                                               16.262               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.957          0.957          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.800          3.757          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -3.318          0.439          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              1.760          2.199          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.290          2.489          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.496          2.985          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x037y099            0.000          2.985          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=171)                            0.713          3.698          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/data_checksum_reg_syn_105.clk
capture edge                           14.000    r    17.698               
--------------------------------------------------------------------  ---------------
setup                                  -0.068         17.630               
clock uncertainty                      -0.190         17.440               
clock pessimism                         0.256         17.696               
--------------------------------------------------------------------  ---------------
Required                                              17.696               
--------------------------------------------------------------------  ---------------
Slack                                                  1.434               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.120ns
Begin Point         : u_eth/u_icmp_fifo/asy_rst0_reg_syn_4.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_icmp_fifo/empty_flag_r1_reg_syn_3.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.282ns (cell 0.098ns (34%), net 0.184ns (66%))
Clock Skew          : 0.046ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.025ns (sdc uncertainty: 0.000ns, default uncertainty: 0.025ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.366          2.553          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_icmp_fifo/asy_rst0_reg_syn_4.clk
launch edge                             6.000    r     8.553               
--------------------------------------------------------------------  ---------------
clk2q               x039y079z6          0.098    f     8.651          pin: u_eth/u_icmp_fifo/asy_rst0_reg_syn_4.oqb
net (fo=41)                             0.184    f     8.835          net: u_eth/u_icmp_fifo/asy_rst1,  ../../al_ip/SOFT_FIFO/Comp_inst.v(43)
                                                                      pin: u_eth/u_icmp_fifo/empty_flag_r1_reg_syn_3.asr
reg                 x035y077z4          0.000    f     8.835               
--------------------------------------------------------------------  ---------------
Arrival                                                8.835               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.396          2.764          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_icmp_fifo/empty_flag_r1_reg_syn_3.clk
capture edge                            6.000    r     8.764               
--------------------------------------------------------------------  ---------------
removal                                 0.091          8.855               
clock uncertainty                       0.025          8.880               
clock pessimism                        -0.165          8.715               
--------------------------------------------------------------------  ---------------
Required                                               8.715               
--------------------------------------------------------------------  ---------------
Slack                                                  0.120               

Slack               : 0.120ns
Begin Point         : u_eth/u_icmp_fifo/asy_rst0_reg_syn_4.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_icmp_fifo/re_r1_reg_syn_3.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.282ns (cell 0.098ns (34%), net 0.184ns (66%))
Clock Skew          : 0.046ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.025ns (sdc uncertainty: 0.000ns, default uncertainty: 0.025ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1.clkout
net (fo=151)                            0.366          2.553          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_icmp_fifo/asy_rst0_reg_syn_4.clk
launch edge                             6.000    r     8.553               
--------------------------------------------------------------------  ---------------
clk2q               x039y079z6          0.098    f     8.651          pin: u_eth/u_icmp_fifo/asy_rst0_reg_syn_4.oqb
net (fo=41)                             0.184    f     8.835          net: u_eth/u_icmp_fifo/asy_rst1,  ../../al_ip/SOFT_FIFO/Comp_inst.v(43)
                                                                      pin: u_eth/u_icmp_fifo/re_r1_reg_syn_3.asr
reg                 x035y077z6          0.000    f     8.835               
--------------------------------------------------------------------  ---------------
Arrival                                                8.835               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.396          2.764          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_icmp_fifo/re_r1_reg_syn_3.clk
capture edge                            6.000    r     8.764               
--------------------------------------------------------------------  ---------------
removal                                 0.091          8.855               
clock uncertainty                       0.025          8.880               
clock pessimism                        -0.165          8.715               
--------------------------------------------------------------------  ---------------
Required                                               8.715               
--------------------------------------------------------------------  ---------------
Slack                                                  0.120               

Slack               : 0.129ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_207.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.256ns (cell 0.092ns (35%), net 0.164ns (65%))
Clock Skew          : 0.036ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.358          2.545          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     8.545               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.092    f     8.637          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.164    f     8.801          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_207.asr
reg                 x032y061z5          0.000    f     8.801               
--------------------------------------------------------------------  ---------------
Arrival                                                8.801               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.394          2.762          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_207.clk
capture edge                            6.000    r     8.762               
--------------------------------------------------------------------  ---------------
removal                                 0.091          8.853               
clock uncertainty                       0.000          8.853               
clock pessimism                        -0.181          8.672               
--------------------------------------------------------------------  ---------------
Required                                               8.672               
--------------------------------------------------------------------  ---------------
Slack                                                  0.129               

Slack               : 0.132ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_15.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.246ns (cell 0.092ns (37%), net 0.154ns (63%))
Clock Skew          : 0.023ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.358          2.545          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     8.545               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.092    f     8.637          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.154    f     8.791          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_15.asr
reg                 x031y062z3          0.000    f     8.791               
--------------------------------------------------------------------  ---------------
Arrival                                                8.791               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.392          2.760          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_15.clk
capture edge                            6.000    r     8.760               
--------------------------------------------------------------------  ---------------
removal                                 0.091          8.851               
clock uncertainty                       0.000          8.851               
clock pessimism                        -0.192          8.659               
--------------------------------------------------------------------  ---------------
Required                                               8.659               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.132ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_18.asr (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.246ns (cell 0.092ns (37%), net 0.154ns (63%))
Clock Skew          : 0.023ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.358          2.545          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             6.000    r     8.545               
--------------------------------------------------------------------  ---------------
clk2q               x031y061z4          0.092    f     8.637          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.oqa
net (fo=19)                             0.154    f     8.791          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_rst_dup_3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_18.asr
reg                 x031y062z2          0.000    f     8.791               
--------------------------------------------------------------------  ---------------
Arrival                                                8.791               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.392          2.760          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cnt_reg_syn_18.clk
capture edge                            6.000    r     8.760               
--------------------------------------------------------------------  ---------------
removal                                 0.091          8.851               
clock uncertainty                       0.000          8.851               
clock pessimism                        -0.192          8.659               
--------------------------------------------------------------------  ---------------
Required                                               8.659               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.144ns
Begin Point         : u_eth/u_eth_rx/crc_data_reg_syn_36.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/u_eth_rx/opcode_reg_syn_72.imb (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : hold
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.326ns (cell 0.167ns (51%), net 0.159ns (49%))
Clock Skew          : 0.115ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.025ns (sdc uncertainty: 0.000ns, default uncertainty: 0.025ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.233          2.131          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkin
SCLK                x037y099            0.000          2.131          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1.clkout
net (fo=171)                            0.363          2.494          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/crc_data_reg_syn_36.clk
launch edge                             6.000    r     8.494               
--------------------------------------------------------------------  ---------------
clk2q               x027y080z5          0.092    f     8.586          pin: u_eth/u_eth_rx/crc_data_reg_syn_36.oqa
net (fo=12)                             0.159    f     8.745          net: u_eth/u_crc32_d8_rx/data[2],  ../../../eth_src/crc32_d8.v(4)
                                                                      pin: u_eth/u_eth_rx/opcode_reg_syn_72.imb
reg                 x028y079z0          0.075    f     8.820          net: u_eth/u_eth_rx/opcode[10],  ../../../eth_src/eth_rx.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                8.820               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.394          2.762          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/u_eth_rx/opcode_reg_syn_72.clk
capture edge                            6.000    r     8.762               
--------------------------------------------------------------------  ---------------
hold                                    0.042          8.804               
clock uncertainty                       0.025          8.829               
clock pessimism                        -0.153          8.676               
--------------------------------------------------------------------  ---------------
Required                                               8.676               
--------------------------------------------------------------------  ---------------
Slack                                                  0.144               

Slack               : 0.158ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.ia (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : hold
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.431ns (cell 0.266ns (61%), net 0.165ns (39%))
Clock Skew          : 0.206ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.025ns (sdc uncertainty: 0.000ns, default uncertainty: 0.025ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.360          2.547          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.clk
launch edge                             6.000    r     8.547               
--------------------------------------------------------------------  ---------------
clk2q               x032y041z6          0.098    f     8.645          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.oqb
net (fo=15)                             0.165    f     8.810          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_status[17],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.ia
LUT2 (reg)          x031y039z3          0.168    f     8.978       1  net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count[6],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.978               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.463          2.514          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x037y019            0.000          2.514          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=33)                             0.392          2.906          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.clk
capture edge                            6.000    r     8.906               
--------------------------------------------------------------------  ---------------
hold                                    0.042          8.948               
clock uncertainty                       0.025          8.973               
clock pessimism                        -0.153          8.820               
--------------------------------------------------------------------  ---------------
Required                                               8.820               
--------------------------------------------------------------------  ---------------
Slack                                                  0.158               

Slack               : 0.160ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.ia (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : hold
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.433ns (cell 0.268ns (61%), net 0.165ns (39%))
Clock Skew          : 0.206ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.025ns (sdc uncertainty: 0.000ns, default uncertainty: 0.025ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.360          2.547          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.clk
launch edge                             6.000    r     8.547               
--------------------------------------------------------------------  ---------------
clk2q               x032y041z6          0.098    f     8.645          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_reg_syn_27.oqb
net (fo=15)                             0.165    f     8.810          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_status[17],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.ia
LUT2 (reg)          x031y039z3          0.170    r     8.980       1  net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count[5],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.980               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.463          2.514          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x037y019            0.000          2.514          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1.clkout
net (fo=33)                             0.392          2.906          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/stop_count_reg_syn_65.clk
capture edge                            6.000    r     8.906               
--------------------------------------------------------------------  ---------------
hold                                    0.042          8.948               
clock uncertainty                       0.025          8.973               
clock pessimism                        -0.153          8.820               
--------------------------------------------------------------------  ---------------
Required                                               8.820               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.168ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync0_reg_syn_4.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync1_reg_syn_4.ima (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : hold
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.210ns (cell 0.165ns (78%), net 0.045ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.358          2.545          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync0_reg_syn_4.clk
launch edge                             6.000    r     8.545               
--------------------------------------------------------------------  ---------------
clk2q               x032y049z5          0.092    f     8.637          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync0_reg_syn_4.oqa
net (fo=1)                              0.045    f     8.682          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync1_reg_syn_4.ima
reg                 x032y049z6          0.073    f     8.755          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/U_emb_ctrl/pause,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.755               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.392          2.760          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc/trig_pause_sync1_reg_syn_4.clk
capture edge                            6.000    r     8.760               
--------------------------------------------------------------------  ---------------
hold                                    0.042          8.802               
clock uncertainty                       0.000          8.802               
clock pessimism                        -0.215          8.587               
--------------------------------------------------------------------  ---------------
Required                                               8.587               
--------------------------------------------------------------------  ---------------
Slack                                                  0.168               

Slack               : 0.170ns
Begin Point         : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d3_reg_syn_14.clk (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
End Point           : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d5_reg_syn_15.imb (rising edge triggered by clock u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1])
Check Type          : hold
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.212ns (cell 0.167ns (78%), net 0.045ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.405          0.405          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.128          2.533          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.569          0.964          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.788          1.752          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.146          1.898          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.289          2.187          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.187          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.366          2.553          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d3_reg_syn_14.clk
launch edge                             6.000    r     8.553               
--------------------------------------------------------------------  ---------------
clk2q               x036y052z2          0.092    f     8.645          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d3_reg_syn_14.oqa
net (fo=1)                              0.045    f     8.690          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d3[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d5_reg_syn_15.imb
reg                 x036y052z3          0.075    f     8.765          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d4[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.765               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: rgmii_rxc
hierarchy                               0.000          0.000          pin: rgmii_rxc_syn_2.ipad
PAD                 x000y060            0.406          0.406          pin: rgmii_rxc_syn_2.di
net (fo=1)          x081y039            2.333          2.739          net: rgmii_rxc_dup_1,  ../../../eth_src/eth_top.v(26)
                                                                      pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.refclk
PLL                 x081y039           -1.712          1.027          pin: u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.864          1.891          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkin[0]
GCLK                x037y099            0.160          2.051          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst.clkout
net (fo=5)                              0.317          2.368          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkin
SCLK                x037y059            0.000          2.368          pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1.clkout
net (fo=445)                            0.400          2.768          net: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/pipe_watch/data_in_d5_reg_syn_15.clk
capture edge                            6.000    r     8.768               
--------------------------------------------------------------------  ---------------
hold                                    0.042          8.810               
clock uncertainty                       0.000          8.810               
clock pessimism                        -0.215          8.595               
--------------------------------------------------------------------  ---------------
Required                                               8.595               
--------------------------------------------------------------------  ---------------
Slack                                                  0.170               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     8.926ns
Fmax           :     112.032MHz

Statistics:
Max            : WNS      45.537ns, TNS       0.000ns,         0 Viol Endpoints,       577 Total Endpoints,      1185 Paths Analyzed
Min            : WNS       0.003ns, TNS       0.000ns,         0 Viol Endpoints,       577 Total Endpoints,      1185 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 45.537ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 4.143ns (cell 0.484ns (11%), net 3.659ns (89%))
Clock Skew          : 0.092ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             3.065    r    57.514          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.cea
reg                 x031y055z4          0.000    f    57.514               
--------------------------------------------------------------------  ---------------
Arrival                                               57.514               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.714          3.077          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.clk
capture edge                          100.000    r   103.077               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.009               
clock uncertainty                      -0.160        102.849               
clock pessimism                         0.202        103.051               
--------------------------------------------------------------------  ---------------
Required                                             103.051               
--------------------------------------------------------------------  ---------------
Slack                                                 45.537               

Slack               : 45.537ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 4.143ns (cell 0.484ns (11%), net 3.659ns (89%))
Clock Skew          : 0.092ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             3.065    r    57.514          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.ceb
reg                 x031y055z4          0.000    f    57.514               
--------------------------------------------------------------------  ---------------
Arrival                                               57.514               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.714          3.077          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.clk
capture edge                          100.000    r   103.077               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.009               
clock uncertainty                      -0.160        102.849               
clock pessimism                         0.202        103.051               
--------------------------------------------------------------------  ---------------
Required                                             103.051               
--------------------------------------------------------------------  ---------------
Slack                                                 45.537               

Slack               : 46.155ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_165.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.527ns (cell 0.484ns (13%), net 3.043ns (87%))
Clock Skew          : 0.090ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.449    r    56.898          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_165.cea
reg                 x031y058z0          0.000    f    56.898               
--------------------------------------------------------------------  ---------------
Arrival                                               56.898               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.716          3.079          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_165.clk
capture edge                          100.000    r   103.079               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.011               
clock uncertainty                      -0.160        102.851               
clock pessimism                         0.202        103.053               
--------------------------------------------------------------------  ---------------
Required                                             103.053               
--------------------------------------------------------------------  ---------------
Slack                                                 46.155               

Slack               : 46.155ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_165.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.527ns (cell 0.484ns (13%), net 3.043ns (87%))
Clock Skew          : 0.090ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.449    r    56.898          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_165.ceb
reg                 x031y058z0          0.000    f    56.898               
--------------------------------------------------------------------  ---------------
Arrival                                               56.898               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.716          3.079          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_165.clk
capture edge                          100.000    r   103.079               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.011               
clock uncertainty                      -0.160        102.851               
clock pessimism                         0.202        103.053               
--------------------------------------------------------------------  ---------------
Required                                             103.053               
--------------------------------------------------------------------  ---------------
Slack                                                 46.155               

Slack               : 46.224ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.457ns (cell 0.484ns (14%), net 2.973ns (86%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.379    r    56.828          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.cea
reg                 x031y057z3          0.000    f    56.828               
--------------------------------------------------------------------  ---------------
Arrival                                               56.828               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.715          3.078          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.clk
capture edge                          100.000    r   103.078               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.010               
clock uncertainty                      -0.160        102.850               
clock pessimism                         0.202        103.052               
--------------------------------------------------------------------  ---------------
Required                                             103.052               
--------------------------------------------------------------------  ---------------
Slack                                                 46.224               

Slack               : 46.224ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.457ns (cell 0.484ns (14%), net 2.973ns (86%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.379    r    56.828          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.ceb
reg                 x031y057z3          0.000    f    56.828               
--------------------------------------------------------------------  ---------------
Arrival                                               56.828               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.715          3.078          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.clk
capture edge                          100.000    r   103.078               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.010               
clock uncertainty                      -0.160        102.850               
clock pessimism                         0.202        103.052               
--------------------------------------------------------------------  ---------------
Required                                             103.052               
--------------------------------------------------------------------  ---------------
Slack                                                 46.224               

Slack               : 46.224ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.457ns (cell 0.484ns (14%), net 2.973ns (86%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.379    r    56.828          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.cea
reg                 x031y057z0          0.000    f    56.828               
--------------------------------------------------------------------  ---------------
Arrival                                               56.828               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.715          3.078          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.clk
capture edge                          100.000    r   103.078               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.010               
clock uncertainty                      -0.160        102.850               
clock pessimism                         0.202        103.052               
--------------------------------------------------------------------  ---------------
Required                                             103.052               
--------------------------------------------------------------------  ---------------
Slack                                                 46.224               

Slack               : 46.224ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.457ns (cell 0.484ns (14%), net 2.973ns (86%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.379    r    56.828          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.ceb
reg                 x031y057z0          0.000    f    56.828               
--------------------------------------------------------------------  ---------------
Arrival                                               56.828               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.715          3.078          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.clk
capture edge                          100.000    r   103.078               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.010               
clock uncertainty                      -0.160        102.850               
clock pessimism                         0.202        103.052               
--------------------------------------------------------------------  ---------------
Required                                             103.052               
--------------------------------------------------------------------  ---------------
Slack                                                 46.224               

Slack               : 46.224ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_177.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.457ns (cell 0.484ns (14%), net 2.973ns (86%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.379    r    56.828          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_177.cea
reg                 x031y057z2          0.000    f    56.828               
--------------------------------------------------------------------  ---------------
Arrival                                               56.828               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.715          3.078          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_177.clk
capture edge                          100.000    r   103.078               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.010               
clock uncertainty                      -0.160        102.850               
clock pessimism                         0.202        103.052               
--------------------------------------------------------------------  ---------------
Required                                             103.052               
--------------------------------------------------------------------  ---------------
Slack                                                 46.224               

Slack               : 46.224ns
Begin Point         : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_177.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.457ns (cell 0.484ns (14%), net 2.973ns (86%))
Clock Skew          : 0.091ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.160ns (sdc uncertainty: 0.000ns, default uncertainty: 0.160ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.618          1.618          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.308          1.926          pin: config_inst_syn_1.clkout
net (fo=1)                              0.639          2.565          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.565          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.806          3.371          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.clk
launch edge                            50.000    f    53.371               
--------------------------------------------------------------------  ---------------
clk2q               x027y066z3          0.175    r    53.546          pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.oqa
net (fo=1)                              0.502    r    54.048          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.imf
LUT2                x028y064z0          0.212    f    54.260       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    54.352          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    54.449       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             2.379    r    56.828          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_177.ceb
reg                 x031y057z2          0.000    f    56.828               
--------------------------------------------------------------------  ---------------
Arrival                                               56.828               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.715          3.078          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_177.clk
capture edge                          100.000    r   103.078               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.010               
clock uncertainty                      -0.160        102.850               
clock pessimism                         0.202        103.052               
--------------------------------------------------------------------  ---------------
Required                                             103.052               
--------------------------------------------------------------------  ---------------
Slack                                                 46.224               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.003ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_76.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.216ns (cell 0.098ns (45%), net 0.118ns (55%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.361          1.861          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     1.861               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z6          0.098    f     1.959          pin: debug_hub_top/U_tap/rst_reg_syn_12.oqb
net (fo=25)                             0.118    f     2.077          net: debug_hub_top/U_0_register/rst_dup_6,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_76.asr
reg                 x028y059z2          0.000    f     2.077               
--------------------------------------------------------------------  ---------------
Arrival                                                2.077               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.394          2.038          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_76.clk
capture edge                            0.000    r     2.038               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.129               
clock uncertainty                       0.100          2.229               
clock pessimism                        -0.155          2.074               
--------------------------------------------------------------------  ---------------
Required                                               2.074               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.003ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_shift_reg_syn_101.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.216ns (cell 0.098ns (45%), net 0.118ns (55%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.361          1.861          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     1.861               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z6          0.098    f     1.959          pin: debug_hub_top/U_tap/rst_reg_syn_12.oqb
net (fo=25)                             0.118    f     2.077          net: debug_hub_top/U_0_register/rst_dup_6,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_101.asr
reg                 x028y058z5          0.000    f     2.077               
--------------------------------------------------------------------  ---------------
Arrival                                                2.077               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.394          2.038          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_101.clk
capture edge                            0.000    r     2.038               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.129               
clock uncertainty                       0.100          2.229               
clock pessimism                        -0.155          2.074               
--------------------------------------------------------------------  ---------------
Required                                               2.074               
--------------------------------------------------------------------  ---------------
Slack                                                  0.003               

Slack               : 0.028ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.241ns (cell 0.098ns (40%), net 0.143ns (60%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.360          1.860          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     1.860               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.098    f     1.958          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqb
net (fo=15)                             0.143    f     2.101          net: debug_hub_top/U_0_register/rst_dup_8,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.asr
reg                 x028y064z4          0.000    f     2.101               
--------------------------------------------------------------------  ---------------
Arrival                                                2.101               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.393          2.037          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk
capture edge                            0.000    r     2.037               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.128               
clock uncertainty                       0.100          2.228               
clock pessimism                        -0.155          2.073               
--------------------------------------------------------------------  ---------------
Required                                               2.073               
--------------------------------------------------------------------  ---------------
Slack                                                  0.028               

Slack               : 0.028ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/update_0_d1_reg_syn_4.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.241ns (cell 0.098ns (40%), net 0.143ns (60%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.360          1.860          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     1.860               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.098    f     1.958          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqb
net (fo=15)                             0.143    f     2.101          net: debug_hub_top/U_0_register/rst_dup_8,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.asr
reg                 x028y064z0          0.000    f     2.101               
--------------------------------------------------------------------  ---------------
Arrival                                                2.101               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.393          2.037          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.clk
capture edge                            0.000    r     2.037               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.128               
clock uncertainty                       0.100          2.228               
clock pessimism                        -0.155          2.073               
--------------------------------------------------------------------  ---------------
Required                                               2.073               
--------------------------------------------------------------------  ---------------
Slack                                                  0.028               

Slack               : 0.040ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_20.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_224.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.253ns (cell 0.092ns (36%), net 0.161ns (64%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.361          1.861          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
launch edge                             0.000    r     1.861               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z7          0.092    f     1.953          pin: debug_hub_top/U_tap/rst_reg_syn_20.oqa
net (fo=17)                             0.161    f     2.114          net: debug_hub_top/U_0_register/rst,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_224.asr
reg                 x028y063z0          0.000    f     2.114               
--------------------------------------------------------------------  ---------------
Arrival                                                2.114               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.394          2.038          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_224.clk
capture edge                            0.000    r     2.038               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.129               
clock uncertainty                       0.100          2.229               
clock pessimism                        -0.155          2.074               
--------------------------------------------------------------------  ---------------
Required                                               2.074               
--------------------------------------------------------------------  ---------------
Slack                                                  0.040               

Slack               : 0.042ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg_syn_13.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.255ns (cell 0.092ns (36%), net 0.163ns (64%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.360          1.860          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     1.860               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.092    f     1.952          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqa
net (fo=28)                             0.163    f     2.115          net: debug_hub_top/U_0_register/rst_dup_7,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg_syn_13.asr
reg                 x028y066z2          0.000    f     2.115               
--------------------------------------------------------------------  ---------------
Arrival                                                2.115               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.393          2.037          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg_syn_13.clk
capture edge                            0.000    r     2.037               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.128               
clock uncertainty                       0.100          2.228               
clock pessimism                        -0.155          2.073               
--------------------------------------------------------------------  ---------------
Required                                               2.073               
--------------------------------------------------------------------  ---------------
Slack                                                  0.042               

Slack               : 0.042ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_preamble_reg_syn_13.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.255ns (cell 0.092ns (36%), net 0.163ns (64%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.360          1.860          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     1.860               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.092    f     1.952          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqa
net (fo=28)                             0.163    f     2.115          net: debug_hub_top/U_0_register/rst_dup_7,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_preamble_reg_syn_13.asr
reg                 x028y066z1          0.000    f     2.115               
--------------------------------------------------------------------  ---------------
Arrival                                                2.115               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.393          2.037          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_preamble_reg_syn_13.clk
capture edge                            0.000    r     2.037               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.128               
clock uncertainty                       0.100          2.228               
clock pessimism                        -0.155          2.073               
--------------------------------------------------------------------  ---------------
Required                                               2.073               
--------------------------------------------------------------------  ---------------
Slack                                                  0.042               

Slack               : 0.042ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_18.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sel_shift_reg_syn_48.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.255ns (cell 0.092ns (36%), net 0.163ns (64%))
Clock Skew          : 0.022ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.360          1.860          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
launch edge                             0.000    r     1.860               
--------------------------------------------------------------------  ---------------
clk2q               x028y063z6          0.092    f     1.952          pin: debug_hub_top/U_tap/rst_reg_syn_18.oqa
net (fo=28)                             0.163    f     2.115          net: debug_hub_top/U_0_register/rst_dup_7,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_shift_reg_syn_48.asr
reg                 x028y066z3          0.000    f     2.115               
--------------------------------------------------------------------  ---------------
Arrival                                                2.115               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.393          2.037          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_shift_reg_syn_48.clk
capture edge                            0.000    r     2.037               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.128               
clock uncertainty                       0.100          2.228               
clock pessimism                        -0.155          2.073               
--------------------------------------------------------------------  ---------------
Required                                               2.073               
--------------------------------------------------------------------  ---------------
Slack                                                  0.042               

Slack               : 0.053ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.275ns (cell 0.092ns (33%), net 0.183ns (67%))
Clock Skew          : 0.031ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.361          1.861          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     1.861               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z6          0.092    f     1.953          pin: debug_hub_top/U_tap/rst_reg_syn_12.oqa
net (fo=26)                             0.183    f     2.136          net: debug_hub_top/U_0_register/rst_dup_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.asr
reg                 x031y057z3          0.000    f     2.136               
--------------------------------------------------------------------  ---------------
Arrival                                                2.136               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.392          2.036          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_171.clk
capture edge                            0.000    r     2.036               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.127               
clock uncertainty                       0.100          2.227               
clock pessimism                        -0.144          2.083               
--------------------------------------------------------------------  ---------------
Required                                               2.083               
--------------------------------------------------------------------  ---------------
Slack                                                  0.053               

Slack               : 0.053ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 0.275ns (cell 0.092ns (33%), net 0.183ns (67%))
Clock Skew          : 0.031ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.361          1.861          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     1.861               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z6          0.092    f     1.953          pin: debug_hub_top/U_tap/rst_reg_syn_12.oqa
net (fo=26)                             0.183    f     2.136          net: debug_hub_top/U_0_register/rst_dup_5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.asr
reg                 x031y057z0          0.000    f     2.136               
--------------------------------------------------------------------  ---------------
Arrival                                                2.136               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.392          2.036          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_174.clk
capture edge                            0.000    r     2.036               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.127               
clock uncertainty                       0.100          2.227               
clock pessimism                        -0.144          2.083               
--------------------------------------------------------------------  ---------------
Required                                               2.083               
--------------------------------------------------------------------  ---------------
Slack                                                  0.053               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for PH1_PHY_CONFIG_V2
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     13.476ns
Fmax           :     74.206MHz

Statistics:
Max            : WNS      43.262ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : WNS      52.652ns, TNS       0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 43.262ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.252ns (cell 0.776ns (23%), net 2.476ns (77%))
Clock Skew          : 3.426ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.794          3.426          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk
launch edge                             0.000    r     3.426               
--------------------------------------------------------------------  ---------------
clk2q               x031y064z7          0.175    r     3.601          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.oqa
net (fo=2)                              0.614    r     4.215          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ic
LUT6                x031y065z2          0.210    r     4.425       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ofb
net (fo=5)                              0.569    r     4.994          net: debug_hub_top/U_0_register/ip_capture_1_n1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.imb
LUT2                x026y066z2          0.165    r     5.159       2  pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.ofb
net (fo=1)          x005y079            1.293    r     6.452          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                6.452               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079           -0.226         49.774               
clock uncertainty                      -0.060         49.714               
clock pessimism                         0.000         49.714               
--------------------------------------------------------------------  ---------------
Required                                              49.714               
--------------------------------------------------------------------  ---------------
Slack                                                 43.262               

Slack               : 43.394ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 3.120ns (cell 0.731ns (23%), net 2.389ns (77%))
Clock Skew          : 3.426ns
Logic Level         : 2 ( LUT6=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.794          3.426          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.clk
launch edge                             0.000    r     3.426               
--------------------------------------------------------------------  ---------------
clk2q               x031y064z7          0.175    r     3.601          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg_syn_42.oqa
net (fo=2)                              0.614    r     4.215          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ic
LUT6                x031y065z2          0.210    r     4.425       1  pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_4.ofb
net (fo=5)                              0.394    r     4.819          net: debug_hub_top/U_0_register/ip_capture_1_n1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.id
LUT2                x027y066z3          0.188    f     5.007       2  pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.ofa
net (fo=1)          x005y079            1.381    r     6.388          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                6.388               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079           -0.158         49.842               
clock uncertainty                      -0.060         49.782               
clock pessimism                         0.000         49.782               
--------------------------------------------------------------------  ---------------
Required                                              49.782               
--------------------------------------------------------------------  ---------------
Slack                                                 43.394               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 52.652ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg_syn_109.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipb_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 0.892ns (cell -0.018ns (-2%), net 0.910ns (102%))
Clock Skew          : 1.860ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.360          1.860          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg_syn_109.clk
launch edge                             0.000    r     1.860               
--------------------------------------------------------------------  ---------------
clk2q               x028y058z0          0.098    f     1.958          pin: debug_hub_top/U_0_register/stat_shift_reg_syn_109.oqb
net (fo=1)                              0.267    f     2.225          net: debug_hub_top/U_0_register/stat_shift[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.ie
LUT2                x026y066z2          0.051    r     2.276       1  pin: debug_hub_top/U_jtdo_sel_mux/jtdo_b3[0]_syn_2.ofb
net (fo=1)          x005y079            0.643    f     2.919          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.ipb_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                2.919               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079            0.167        -49.833               
clock uncertainty                       0.100        -49.733               
clock pessimism                         0.000        -49.733               
--------------------------------------------------------------------  ---------------
Required                                             -49.733               
--------------------------------------------------------------------  ---------------
Slack                                                 52.652               

Slack               : 52.839ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : config_inst.ipa_out_i (falling edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 1.080ns (cell 0.037ns (3%), net 1.043ns (97%))
Clock Skew          : 1.859ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.359          1.859          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk
launch edge                             0.000    r     1.859               
--------------------------------------------------------------------  ---------------
clk2q               x028y064z4          0.098    f     1.957          pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.oqb
net (fo=2)                              0.247    f     2.204          net: debug_hub_top/U_0_register/ctrl_shift[0],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.imf
LUT2                x027y066z3          0.118    r     2.322       1  pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_3.ofa
net (fo=1)          x005y079            0.796    f     3.118          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.ipa_out_i
--------------------------------------------------------------------  ---------------
Arrival                                                3.118               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x005y079            0.179        -49.821               
clock uncertainty                       0.100        -49.721               
clock pessimism                         0.000        -49.721               
--------------------------------------------------------------------  ---------------
Required                                             -49.721               
--------------------------------------------------------------------  ---------------
Slack                                                 52.839               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.cwc_tck_o -> config_inst.cwc_tck_o
Type           :     Self
From Clock     :     config_inst.cwc_tck_o
To Clock       :     config_inst.cwc_tck_o
Min Period     :     7.940ns
Fmax           :     125.945MHz

Statistics:
Max            : WNS      46.030ns, TNS       0.000ns,         0 Viol Endpoints,       187 Total Endpoints,       208 Paths Analyzed
Min            : WNS       0.212ns, TNS       0.000ns,         0 Viol Endpoints,       187 Total Endpoints,       208 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 46.030ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 6.922ns (cell 5.116ns (73%), net 1.806ns (27%))
Clock Skew          : 3.080ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.981         54.981          pin: config_inst.cwc_tdi_o
net (fo=4)                              1.806    r    56.787          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ima
reg                 x028y064z4          0.135    r    56.922          net: debug_hub_top/U_0_register/ctrl_shift[49],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               56.922               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.717          3.080          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.clk
capture edge                          100.000    r   103.080               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.012               
clock uncertainty                      -0.060        102.952               
clock pessimism                         0.000        102.952               
--------------------------------------------------------------------  ---------------
Required                                             102.952               
--------------------------------------------------------------------  ---------------
Slack                                                 46.030               

Slack               : 46.184ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ima (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 5.592ns (cell 4.565ns (81%), net 1.027ns (19%))
Clock Skew          : 1.859ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.482         54.482          pin: config_inst.cwc_tdi_o
net (fo=4)                              1.027    r    55.509          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ima
reg                 x028y066z5          0.083    r    55.592          net: debug_hub_top/U_0_register/jtdi_r,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               55.592               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.359          1.859          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.clk
capture edge                          100.000    r   101.859               
--------------------------------------------------------------------  ---------------
setup                                  -0.023        101.836               
clock uncertainty                      -0.060        101.776               
clock pessimism                         0.000        101.776               
--------------------------------------------------------------------  ---------------
Required                                             101.776               
--------------------------------------------------------------------  ---------------
Slack                                                 46.184               

Slack               : 46.290ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ie (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 5.485ns (cell 4.589ns (83%), net 0.896ns (17%))
Clock Skew          : 1.858ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.482         54.482          pin: config_inst.cwc_tdi_o
net (fo=4)                              0.896    r    55.378          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ie
LUT2 (reg)          x028y067z7          0.107    f    55.485       1  net: debug_hub_top/U_0_register/ctrl_sync[7],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               55.485               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.358          1.858          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.clk
capture edge                          100.000    r   101.858               
--------------------------------------------------------------------  ---------------
setup                                  -0.023        101.835               
clock uncertainty                      -0.060        101.775               
clock pessimism                         0.000        101.775               
--------------------------------------------------------------------  ---------------
Required                                             101.775               
--------------------------------------------------------------------  ---------------
Slack                                                 46.290               

Slack               : 46.357ns
Begin Point         : config_inst.cwc_tdi_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_26.ie (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : fast
Budget              : 50.000ns
Data Path Delay     : 5.421ns (cell 4.589ns (84%), net 0.832ns (16%))
Clock Skew          : 1.861ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            4.482         54.482          pin: config_inst.cwc_tdi_o
net (fo=4)                              0.832    r    55.314          net: cwc_jtdi,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.ie
LUT2 (reg)          x027y066z7          0.107    f    55.421       1  net: debug_hub_top/U_0_register/stat_sync[7],  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                               55.421               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.065          1.065          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.146          1.211          pin: config_inst_syn_1.clkout
net (fo=1)                              0.289          1.500          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.500          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.361          1.861          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.clk
capture edge                          100.000    r   101.861               
--------------------------------------------------------------------  ---------------
setup                                  -0.023        101.838               
clock uncertainty                      -0.060        101.778               
clock pessimism                         0.000        101.778               
--------------------------------------------------------------------  ---------------
Required                                             101.778               
--------------------------------------------------------------------  ---------------
Slack                                                 46.357               

Slack               : 47.040ns
Begin Point         : config_inst.cwc_update_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 5.909ns (cell 1.183ns (20%), net 4.726ns (80%))
Clock Skew          : 3.077ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.898         50.898          pin: config_inst.cwc_update_o
net (fo=2)                              1.569    r    52.467          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.id
LUT2                x028y064z0          0.188    f    52.655       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    52.747          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    52.844       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             3.065    r    55.909          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.cea
reg                 x031y055z4          0.000    f    55.909               
--------------------------------------------------------------------  ---------------
Arrival                                               55.909               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.714          3.077          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.clk
capture edge                          100.000    r   103.077               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.009               
clock uncertainty                      -0.060        102.949               
clock pessimism                         0.000        102.949               
--------------------------------------------------------------------  ---------------
Required                                             102.949               
--------------------------------------------------------------------  ---------------
Slack                                                 47.040               

Slack               : 47.040ns
Begin Point         : config_inst.cwc_update_o (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 5.909ns (cell 1.183ns (20%), net 4.726ns (80%))
Clock Skew          : 3.077ns
Logic Level         : 2 ( LUT2=2 )
Max Fanout          : 49
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.898         50.898          pin: config_inst.cwc_update_o
net (fo=2)                              1.569    r    52.467          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.id
LUT2                x028y064z0          0.188    f    52.655       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_4.ofa
net (fo=1)                              0.092    r    52.747          net: debug_hub_top/U_tap/update_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ie
LUT2                x028y064z4          0.097    f    52.844       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_226.ofb
net (fo=49)                             3.065    r    55.909          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.ceb
reg                 x031y055z4          0.000    f    55.909               
--------------------------------------------------------------------  ---------------
Arrival                                               55.909               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.714          3.077          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg_syn_180.clk
capture edge                          100.000    r   103.077               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.009               
clock uncertainty                      -0.060        102.949               
clock pessimism                         0.000        102.949               
--------------------------------------------------------------------  ---------------
Required                                             102.949               
--------------------------------------------------------------------  ---------------
Slack                                                 47.040               

Slack               : 47.175ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_185.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 5.784ns (cell 1.623ns (28%), net 4.161ns (72%))
Clock Skew          : 3.087ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.308         51.308          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             2.089    r    53.397          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.imb
LUT2                x028y066z5          0.165    r    53.562       1  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ofb
net (fo=1)                              0.208    r    53.770          net: debug_hub_top/U_tap/shift_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ic
LUT4                x028y066z6          0.150    f    53.920       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ofb
net (fo=50)                             1.864    r    55.784          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_185.cea
reg                 x035y060z2          0.000    f    55.784               
--------------------------------------------------------------------  ---------------
Arrival                                               55.784               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.724          3.087          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_185.clk
capture edge                          100.000    r   103.087               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.019               
clock uncertainty                      -0.060        102.959               
clock pessimism                         0.000        102.959               
--------------------------------------------------------------------  ---------------
Required                                             102.959               
--------------------------------------------------------------------  ---------------
Slack                                                 47.175               

Slack               : 47.175ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_185.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 5.784ns (cell 1.623ns (28%), net 4.161ns (72%))
Clock Skew          : 3.087ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.308         51.308          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             2.089    r    53.397          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.imb
LUT2                x028y066z5          0.165    r    53.562       1  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ofb
net (fo=1)                              0.208    r    53.770          net: debug_hub_top/U_tap/shift_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ic
LUT4                x028y066z6          0.150    f    53.920       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ofb
net (fo=50)                             1.864    r    55.784          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_185.ceb
reg                 x035y060z2          0.000    f    55.784               
--------------------------------------------------------------------  ---------------
Arrival                                               55.784               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.724          3.087          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_185.clk
capture edge                          100.000    r   103.087               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.019               
clock uncertainty                      -0.060        102.959               
clock pessimism                         0.000        102.959               
--------------------------------------------------------------------  ---------------
Required                                             102.959               
--------------------------------------------------------------------  ---------------
Slack                                                 47.175               

Slack               : 47.175ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_197.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 5.784ns (cell 1.623ns (28%), net 4.161ns (72%))
Clock Skew          : 3.087ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.308         51.308          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             2.089    r    53.397          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.imb
LUT2                x028y066z5          0.165    r    53.562       1  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ofb
net (fo=1)                              0.208    r    53.770          net: debug_hub_top/U_tap/shift_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ic
LUT4                x028y066z6          0.150    f    53.920       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ofb
net (fo=50)                             1.864    r    55.784          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_197.cea
reg                 x035y060z0          0.000    f    55.784               
--------------------------------------------------------------------  ---------------
Arrival                                               55.784               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.724          3.087          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_197.clk
capture edge                          100.000    r   103.087               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.019               
clock uncertainty                      -0.060        102.959               
clock pessimism                         0.000        102.959               
--------------------------------------------------------------------  ---------------
Required                                             102.959               
--------------------------------------------------------------------  ---------------
Slack                                                 47.175               

Slack               : 47.175ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg_syn_197.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : setup
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 5.784ns (cell 1.623ns (28%), net 4.161ns (72%))
Clock Skew          : 3.087ns
Logic Level         : 2 ( LUT4=1  LUT2=1 )
Max Fanout          : 50
Clock Uncertainty   : 0.060ns (sdc uncertainty: 0.000ns, default uncertainty: 0.060ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            1.308         51.308          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             2.089    r    53.397          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.imb
LUT2                x028y066z5          0.165    r    53.562       1  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_4.ofb
net (fo=1)                              0.208    r    53.770          net: debug_hub_top/U_tap/shift_0_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ic
LUT4                x028y066z6          0.150    f    53.920       2  pin: debug_hub_top/U_0_register/ctrl_shift_b_n_syn_3.ofb
net (fo=50)                             1.864    r    55.784          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_197.ceb
reg                 x035y060z0          0.000    f    55.784               
--------------------------------------------------------------------  ---------------
Arrival                                               55.784               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.487          1.487          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.290          1.777          pin: config_inst_syn_1.clkout
net (fo=1)                              0.586          2.363          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.363          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.724          3.087          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg_syn_197.clk
capture edge                          100.000    r   103.087               
--------------------------------------------------------------------  ---------------
setup                                  -0.068        103.019               
clock uncertainty                      -0.060        102.959               
clock pessimism                         0.000        102.959               
--------------------------------------------------------------------  ---------------
Required                                             102.959               
--------------------------------------------------------------------  ---------------
Slack                                                 47.175               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.212ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_12.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.442ns (cell 0.804ns (32%), net 1.638ns (68%))
Clock Skew          : 2.039ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.405    f     0.903          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.954       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.316    f     1.270          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.321       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.202    f     1.523          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.574       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.213    f     1.787          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.838       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.223    f     2.061          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     2.112       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.048    f     2.160          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.211       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.231    f     2.442          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.asr
reg                 x028y060z6          0.000    f     2.442               
--------------------------------------------------------------------  ---------------
Arrival                                                2.442               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.395          2.039          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
capture edge                            0.000    r     2.039               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.130               
clock uncertainty                       0.100          2.230               
clock pessimism                         0.000          2.230               
--------------------------------------------------------------------  ---------------
Required                                               2.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               

Slack               : 0.212ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_20.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.442ns (cell 0.804ns (32%), net 1.638ns (68%))
Clock Skew          : 2.039ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.405    f     0.903          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.954       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.316    f     1.270          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.321       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.202    f     1.523          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.574       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.213    f     1.787          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.838       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.223    f     2.061          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     2.112       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.048    f     2.160          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.211       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.231    f     2.442          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.asr
reg                 x028y060z7          0.000    f     2.442               
--------------------------------------------------------------------  ---------------
Arrival                                                2.442               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.395          2.039          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
capture edge                            0.000    r     2.039               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.130               
clock uncertainty                       0.100          2.230               
clock pessimism                         0.000          2.230               
--------------------------------------------------------------------  ---------------
Required                                               2.230               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               

Slack               : 0.266ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_18.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.495ns (cell 0.804ns (32%), net 1.691ns (68%))
Clock Skew          : 2.038ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.405    f     0.903          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.954       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.316    f     1.270          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.321       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.202    f     1.523          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.574       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.213    f     1.787          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.838       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.223    f     2.061          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     2.112       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.048    f     2.160          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.211       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.284    f     2.495          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.asr
reg                 x028y063z6          0.000    f     2.495               
--------------------------------------------------------------------  ---------------
Arrival                                                2.495               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.394          2.038          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
capture edge                            0.000    r     2.038               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.129               
clock uncertainty                       0.100          2.229               
clock pessimism                         0.000          2.229               
--------------------------------------------------------------------  ---------------
Required                                               2.229               
--------------------------------------------------------------------  ---------------
Slack                                                  0.266               

Slack               : 0.382ns
Begin Point         : config_inst.cwc_rst_o (rising edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_tap/rst_reg_syn_15.asr (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : removal
Process             : fast
Budget              : 0.000ns
Data Path Delay     : 2.611ns (cell 0.804ns (30%), net 1.807ns (70%))
Clock Skew          : 2.038ns
Logic Level         : 6 ( LUT1=6 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.498          0.498          pin: config_inst.cwc_rst_o
net (fo=1)                              0.405    f     0.903          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ie
LUT1                x004y068z1          0.051    r     0.954       1  pin: u_eth/u_eth_tx/gmii_tx_en_reg_syn_3.ofb
net (fo=1)                              0.316    f     1.270          net: debug_hub_top/U_tap/jrst_buf0,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u1_syn_1.ie
LUT1                x014y064z2          0.051    r     1.321       2  pin: debug_hub_top/U_tap/u1_syn_1.ofb
net (fo=1)                              0.202    f     1.523          net: debug_hub_top/U_tap/jrst_buf1,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u2_syn_1.ie
LUT1                x014y061z4          0.051    r     1.574       3  pin: debug_hub_top/U_tap/u2_syn_1.ofb
net (fo=1)                              0.213    f     1.787          net: debug_hub_top/U_tap/jrst_buf2,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u3_syn_1.ie
LUT1                x018y060z0          0.051    r     1.838       4  pin: debug_hub_top/U_tap/u3_syn_1.ofb
net (fo=1)                              0.223    f     2.061          net: debug_hub_top/U_tap/jrst_buf3,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u4_syn_1.ie
LUT1                x023y059z2          0.051    r     2.112       5  pin: debug_hub_top/U_tap/u4_syn_1.ofb
net (fo=1)                              0.048    f     2.160          net: debug_hub_top/U_tap/jrst_buf4,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u5_syn_1.ie
LUT1                x023y059z6          0.051    r     2.211       6  pin: debug_hub_top/U_tap/u5_syn_1.ofb
net (fo=4)                              0.400    f     2.611          net: debug_hub_top/U_tap/jrst_buf5,  D:/UserApp/TD_6.0.2/ip/apm/apm_cwc/apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.asr
reg                 x028y057z2          0.000    f     2.611               
--------------------------------------------------------------------  ---------------
Arrival                                                2.611               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.167          1.167          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.160          1.327          pin: config_inst_syn_1.clkout
net (fo=1)                              0.317          1.644          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          1.644          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.394          2.038          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.clk
capture edge                            0.000    r     2.038               
--------------------------------------------------------------------  ---------------
removal                                 0.091          2.129               
clock uncertainty                       0.100          2.229               
clock pessimism                         0.000          2.229               
--------------------------------------------------------------------  ---------------
Required                                               2.229               
--------------------------------------------------------------------  ---------------
Slack                                                  0.382               

Slack               : 48.166ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_26.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.785ns (cell 0.738ns (41%), net 1.047ns (59%))
Clock Skew          : 3.431ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.738         50.738          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.047    f    51.785          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.ceb
reg                 x027y066z7          0.000    f    51.785               
--------------------------------------------------------------------  ---------------
Arrival                                               51.785               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.799          3.431          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_26.clk
capture edge                            0.000    r     3.431               
--------------------------------------------------------------------  ---------------
hold                                    0.088          3.519               
clock uncertainty                       0.100          3.619               
clock pessimism                         0.000          3.619               
--------------------------------------------------------------------  ---------------
Required                                               3.619               
--------------------------------------------------------------------  ---------------
Slack                                                 48.166               

Slack               : 48.166ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_32.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.785ns (cell 0.738ns (41%), net 1.047ns (59%))
Clock Skew          : 3.431ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.738         50.738          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.047    f    51.785          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.cea
reg                 x027y066z6          0.000    f    51.785               
--------------------------------------------------------------------  ---------------
Arrival                                               51.785               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.799          3.431          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.clk
capture edge                            0.000    r     3.431               
--------------------------------------------------------------------  ---------------
hold                                    0.088          3.519               
clock uncertainty                       0.100          3.619               
clock pessimism                         0.000          3.619               
--------------------------------------------------------------------  ---------------
Required                                               3.619               
--------------------------------------------------------------------  ---------------
Slack                                                 48.166               

Slack               : 48.166ns
Begin Point         : config_inst.cwc_scanen_o[1] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/stat_sync_reg_syn_32.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.785ns (cell 0.738ns (41%), net 1.047ns (59%))
Clock Skew          : 3.431ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.738         50.738          pin: config_inst.cwc_scanen_o[1]
net (fo=11)                             1.047    f    51.785          net: cwc_jscan1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.ceb
reg                 x027y066z6          0.000    f    51.785               
--------------------------------------------------------------------  ---------------
Arrival                                               51.785               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.799          3.431          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg_syn_32.clk
capture edge                            0.000    r     3.431               
--------------------------------------------------------------------  ---------------
hold                                    0.088          3.519               
clock uncertainty                       0.100          3.619               
clock pessimism                         0.000          3.619               
--------------------------------------------------------------------  ---------------
Required                                               3.619               
--------------------------------------------------------------------  ---------------
Slack                                                 48.166               

Slack               : 48.285ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.898ns (cell 0.746ns (39%), net 1.152ns (61%))
Clock Skew          : 3.425ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.746         50.746          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             1.152    f    51.898          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.cea
reg                 x028y069z6          0.000    f    51.898               
--------------------------------------------------------------------  ---------------
Arrival                                               51.898               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.793          3.425          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_35.clk
capture edge                            0.000    r     3.425               
--------------------------------------------------------------------  ---------------
hold                                    0.088          3.513               
clock uncertainty                       0.100          3.613               
clock pessimism                         0.000          3.613               
--------------------------------------------------------------------  ---------------
Required                                               3.613               
--------------------------------------------------------------------  ---------------
Slack                                                 48.285               

Slack               : 48.356ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ceb (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.971ns (cell 0.746ns (37%), net 1.225ns (63%))
Clock Skew          : 3.427ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.746         50.746          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             1.225    f    51.971          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.ceb
reg                 x028y067z7          0.000    f    51.971               
--------------------------------------------------------------------  ---------------
Arrival                                               51.971               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.795          3.427          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_26.clk
capture edge                            0.000    r     3.427               
--------------------------------------------------------------------  ---------------
hold                                    0.088          3.515               
clock uncertainty                       0.100          3.615               
clock pessimism                         0.000          3.615               
--------------------------------------------------------------------  ---------------
Required                                               3.615               
--------------------------------------------------------------------  ---------------
Slack                                                 48.356               

Slack               : 48.356ns
Begin Point         : config_inst.cwc_scanen_o[0] (falling edge triggered by clock config_inst.cwc_tck_o)
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg_syn_29.cea (rising edge triggered by clock config_inst.cwc_tck_o)
Check Type          : hold
Process             : slow
Budget              : 50.000ns
Data Path Delay     : 1.971ns (cell 0.746ns (37%), net 1.225ns (63%))
Clock Skew          : 3.427ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x005y079            0.746         50.746          pin: config_inst.cwc_scanen_o[0]
net (fo=11)                             1.225    f    51.971          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_29.cea
reg                 x028y067z6          0.000    f    51.971               
--------------------------------------------------------------------  ---------------
Arrival                                               51.971               

source latency                          0.000          0.000               
CONFIG              x005y079            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              1.657          1.657          net: cwc_jtck_leading,  NOFILE(0)
                                                                      pin: config_inst_syn_1.clkin[0]
GCLK                x037y099            0.323          1.980          pin: config_inst_syn_1.clkout
net (fo=1)                              0.652          2.632          net: cwc_jtck,  NOFILE(0)
                                                                      pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkin
SCLK                x037y059            0.000          2.632          pin: config_inst_syn_1_auto_created_sclk_s_1_l_bk2.clkout
net (fo=153)                            0.795          3.427          net: config_inst_syn_1_auto_created_sclk_s_1_l_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg_syn_29.clk
capture edge                            0.000    r     3.427               
--------------------------------------------------------------------  ---------------
hold                                    0.088          3.515               
clock uncertainty                       0.100          3.615               
clock pessimism                         0.000          3.615               
--------------------------------------------------------------------  ---------------
Required                                               3.615               
--------------------------------------------------------------------  ---------------
Slack                                                 48.356               




