Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_Unit_func_synth xil_defaultlib.TB_Add_Sub_Unit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'add_sub_unit' remains a black box since it has no binding entity [C:/Users/Kopimenan/Downloads/Documents/project_1/project_1.srcs/sim_1/new/TB_Add_Sub_Unit.vhd:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.tb_add_sub_unit
Built simulation snapshot TB_Add_Sub_Unit_func_synth
