instruction register in			1
instruction register out		2
data cache in				4
data cache out				8
code cache in				10
code cache  out				20
data memory address register in		40
code memory address register in		80
program counter count			100
program counter out			200
program counter load			400
program counter load on flag		800
register instruction bit 0		1000
register instruction bit 1		2000
alu instruction bit 0			4000
alu instruction bit 1			8000
alu instruction bit 2			10000
alu instruction bit 3			20000
flag check bit 0			40000
flag check bit 1			80000
flag check bit 2			100000
alu output				200000
register read 1				400000
register read 2				800000
core in					1000000
core out				2000000


fetch 
280
21

ldr
ir out, data mem in
ir out, data out, reg write

str
ir out, data mem in
ir out, reg read 1, data in

lrr
ir out, reg read 2, data mem in
ir out, reg write, data out

srr
ir out, reg read 2, data mem in
ir out, reg read 1, data in

src
ir out, reg read 2, code mem in
ir out, reg read 1, code in

mov
ir out, reg read 1, reg write


inc
ir out, reg inc


dec
ir out, reg dec


jmp
ir out, pc in


jpc
ir out, pc in flag, flag bit 0


jpn
ir out, pc in flag, flag bit 1


jpz
ir out, pc in flag, flag bit 0, flag bit 1


jeq
ir out, pc in flag, flag bit 0, flag bit 2


jne
ir out, pc in flag, flag bit 0, flag bit 1, flag bit 2


jgt
ir out, oc in flag, flag bit 2


jlt
ir out, pc in flag, flag bit 1, flag bit 2


jpr
ir out, reg read 2, pc in


jrc
ir out, reg read 2, pc in flag, flag bit 0


jrn
ir out, reg read 2, pc in flag, flag bit 1


jrz
ir out, reg read 2, pc in flag, flag bit 0, flag bit 1


jre
ir out, reg read 2, pc in flag, flag bit 0, flag bit 2


jrne
ir out, reg read 2, pc in flag, flag bit 0, flag bit 1, flag bit 2


jrg
ir out, reg read 2, oc in flag, flag bit 2


jrl
ir out, reg read 2, pc in flag, flag bit 1, flag bit 2



add



sub



mul



div



lshf



rshf



and



or



xor



nand



nor



xnor



pout
c00002


pin
801002