`include "fifo.v"
module tb;
parameter WIDTH=8;
parameter DEPTH=16;

reg clk_i,rst_i,wr_en_i,rd_en_i;
reg [WIDTH-1:0]wdata_i;
wire [WIDTH-1:0] rdata_o;
wire empty_o,full_o,error_o;
integer i;

fifo dut(clk_i,rst_i,wr_en_i,wdata_i,full_o,rd_en_i,rdata_o,empty_o,error_o);

initial begin
	clk_i=0;
	forever #5 clk_i=~clk_i;
end

initial begin
	rst_i=0;
	repeat(2) @(posedge clk_i);
	rst_i=1;
	//apply the stimulus(i.e write into fifo and reding from fifo)
	//make the fifo full
	for(i=0;i<DEPTH;i=i+1)begin
		@(posedge clk_i);
		wr_en_i=1;
		wdata_i=$random;
	end
	@(posedge clk_i);
	wr_en_i=0;
	wdata_i=0;
	//Read from FIFO
	for(i=0;i<DEPTH;i=i+1)begin
		@(posedge clk_i);
		rd_en_i=1;
	end
	@(posedge clk_i);
	rd_en_i=0;
	#100;
	$finish;
end
endmodule
