## Hey ðŸ‘‹ I'm Joy! 
I'm a photographer, connoisseur, software engineer, and national athlete. 

Interested in network, infra, systems, and optimization. Love to sync with any interesting/excited/latest techs. 

<img src ="https://github-readme-stats.vercel.app/api?username=joyhuan&show_icons=true&count_private=true&theme=dracula" />

<img src="https://github-readme-stats.vercel.app/api/top-langs/?username=joyhuan&theme=dracula" />

I have several beloved repos hidden due to integrity reason but I do write C++ and Verilog a lot recently. This dashboard is a walkaround to encrypt my C++/Verilog contributions :)

### This week's dev breakdown ðŸ–¥:
<!--START_SECTION:waka-->
```text
Verilog   15 mins         â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ   99.61 % 
```
<!--END_SECTION:waka-->

