% load "renkon.rb"

// Template to ignore unnecessary output ports.
// enumerate in quoted list of verilog-regexp-words.
/* AUTO_LISP(setq verilog-auto-output-ignore-regexp
    (verilog-regexp-words `(
      ""
   ))) */

module renkon_top(/*AUTOARG*/);
`include "renkon.vh"

  /*AUTOINPUT*/
  input                      clk;
  input                      xrst;
  input                      req;
  input [RENKON_CORELOG-1:0] net_sel;
  input                      net_we;
  input [RENKON_NETSIZE-1:0] net_addr;
  input signed [DWIDTH-1:0]  net_wdata;
  input [IMGSIZE-1:0]        in_offset;
  input [IMGSIZE-1:0]        out_offset;
  input [RENKON_NETSIZE-1:0] net_offset;
  input [LWIDTH-1:0]         total_out;
  input [LWIDTH-1:0]         total_in;
  input [LWIDTH-1:0]         img_size;
  input [LWIDTH-1:0]         fil_size;
  input [LWIDTH-1:0]         pool_size;
% if $dist
  input signed [DWIDTH-1:0]  img_rdata;
% else
  input                      img_we;
  input signed [DWIDTH-1:0]  img_wdata;
% end

  /*AUTOOUTPUT*/
  output                      ack;
% if $dist
  output                      mem_img_we;
  output [IMGSIZE-1:0]        mem_img_addr;
  output signed [DWIDTH-1:0]  mem_img_wdata;
% else
  output signed [DWIDTH-1:0]  img_rdata;
% end

  /*AUTOWIRE*/

  /*AUTOREG*/

  // AUTO_CONSTANT (DWIDTH)

  renkon_ctrl ctrl(/*AUTOINST*/);

% if !$dist
  /* renkon_mem_img AUTO_TEMPLATE (
      .mem_we     (mem_img_we),
      .mem_addr   (mem_img_addr[IMGSIZE-1:0]),
      .mem_wdata  (mem_img_wdata[DWIDTH-1:0]),
      .mem_rdata  (img_rdata[DWIDTH-1:0]),
  ); */
  renkon_mem_img mem_img(/*AUTOINST*/);
% end

  /* renkon_linebuf AUTO_TEMPLATE (
      .buf_en     (buf_pix_en),
      .buf_input  (img_rdata[DWIDTH-1:0]),
      .img_size   (w_img_size[LWIDTH-1:0]),
      .fil_size   (w_fil_size[LWIDTH-1:0]),
      <%- for i in 0...$fsize -%>
      <%-   for j in 0...$fsize -%>
      .buf_output<%=i%>_<%=j%> (pixel<%=i*$fsize+j%>[DWIDTH-1:0]),
      <%-   end -%>
      <%- end -%>
  ); */
  renkon_linebuf buf_pix(/*AUTOINST*/);

  <%- for i in 0...$core -%>
  assign mem_net_we<%=i%> = net_we & net_sel == <%=i%>;

  /* renkon_mem_net AUTO_TEMPLATE (
      .mem_we     (mem_net_we<%=i%>),
      .mem_addr   (mem_net_addr[RENKON_NETSIZE-1:0]),
      .mem_wdata  (net_wdata[DWIDTH-1:0]),
      .mem_rdata  (net_rdata<%=i%>[DWIDTH-1:0]),
  ); */
  renkon_mem_net mem_net<%=i%>(/*AUTOINST*/);

  /* renkon_core AUTO_TEMPLATE (
      .net_rdata    (net_rdata<%=i%>[DWIDTH-1:0]),
      <%- for j in 0...($fsize**2) -%>
      .pixel<%=j%>  (pixel<%=j%>[DWIDTH-1:0]),
      <%- end -%>
      .pmap         (pmap<%=i%>[DWIDTH-1:0]),
  ); */
  renkon_core core<%=i%>(/*AUTOINST*/);
  <%- end -%>

  /* renkon_serial_mat AUTO_TEMPLATE (
      <%- $core.times do |i| -%>
      .in_data<%=i%> (pmap<%=i%>[DWIDTH-1:0]),
      <%- end -%>
      .out_data (out_wdata[DWIDTH-1:0]),
  ); */
  renkon_serial_mat serial(/*AUTOINST*/);

endmodule
