INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way1/sim/tagv_way1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tagv_way1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/sim/tagv_way0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tagv_way0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/sim/data_way1_bank3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way1_bank3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/sim/data_way1_bank2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way1_bank2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/sim/data_way1_bank1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way1_bank1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/sim/data_way1_bank0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way1_bank0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/sim/data_way0_bank3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way0_bank3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/sim/data_way0_bank2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way0_bank2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/sim/data_way0_bank1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way0_bank1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/sim/data_way0_bank0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_way0_bank0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3248] data object 'way0_bank0_ena' is already declared [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:68]
WARNING: [VRFC 10-9364] second declaration of 'way0_bank0_ena' is ignored [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:68]
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
