 
****************************************
Report : clock tree
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:35:11 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 2.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 3
Number of Sinks                : 1830
Number of CT Buffers           : 18
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 18
Total Area of CT Buffers       : 164.68532      
Total Area of CT cells         : 164.68532      
Max Global Skew                : 0.00849   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.008
Longest path delay                0.070
Shortest path delay               0.062

The longest path delay end pin: cpuregs_reg_6__16_/CLK
The shortest path delay end pin: reg_sh_reg_0_/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         85.321           3  0.000     0.000     0.000     r
CTSINVX32_RVT_G1B2I3/A                      85.321           1  0.023     0.005     0.005     r
CTSINVX32_RVT_G1B2I3/Y                      138.079          6  0.039     0.025     0.030     f
CTSINVX32_RVT_G1B1I1/A                      138.079          1  0.042     0.007     0.037     f
CTSINVX32_RVT_G1B1I1/Y                      145.335        126  0.040     0.024     0.061     r
cpuregs_reg_6__16_/CLK                      145.335          0  0.042     0.009     0.070     r
[clock delay]                                                                       0.070
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         85.321           3  0.000     0.000     0.000     r
CTSINVX32_RVT_G1B2I2/A                      85.321           1  0.032     0.020     0.020     r
CTSINVX32_RVT_G1B2I2/Y                      98.282           4  0.032     0.017     0.037     f
CTSINVX32_RVT_G1B1I14/A                     98.282           1  0.033     0.003     0.040     f
CTSINVX32_RVT_G1B1I14/Y                     127.716        119  0.031     0.021     0.061     r
reg_sh_reg_0_/CLK                           127.716          0  0.031     0.001     0.062     r
[clock delay]                                                                       0.062
----------------------------------------------------------------------------------------------------

1
