Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 12:26:19 2023
| Host         : ArtanisaxLEGION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: seg_instance/seg_clk_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_instance/uart_ip/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 636 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 64 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.841   -40411.875                   3002                 5004        0.086        0.000                      0                 5004        3.000        0.000                       0                  2381  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_in                   {0.000 5.000}        10.000          100.000         
  clk_10MHz_cpu_wiz_clk  {0.000 50.000}       100.000         10.000          
  clk_23MHz_cpu_wiz_clk  {0.000 21.739}       43.478          23.000          
  clk_46MHz_cpu_wiz_clk  {0.000 10.870}       21.739          46.000          
  clkfbout_cpu_wiz_clk   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_10MHz_cpu_wiz_clk       75.524        0.000                      0                 2147        0.121        0.000                      0                 2147       49.020        0.000                       0                   884  
  clk_23MHz_cpu_wiz_clk       -3.446     -583.436                    264                 3108        0.086        0.000                      0                 3108       21.239        0.000                       0                  1425  
  clk_46MHz_cpu_wiz_clk       17.767        0.000                      0                  164        0.133        0.000                      0                  164       10.370        0.000                       0                   134  
  clkfbout_cpu_wiz_clk                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_23MHz_cpu_wiz_clk  clk_10MHz_cpu_wiz_clk      -20.841    -6262.199                    528                  528        0.194        0.000                      0                  528  
clk_10MHz_cpu_wiz_clk  clk_23MHz_cpu_wiz_clk      -20.560   -40299.758                   3000                 3055        0.211        0.000                      0                 3055  
clk_46MHz_cpu_wiz_clk  clk_23MHz_cpu_wiz_clk        4.740        0.000                      0                   66       10.505        0.000                      0                   66  
clk_10MHz_cpu_wiz_clk  clk_46MHz_cpu_wiz_clk      -11.214      -19.975                      2                    2        4.173        0.000                      0                    2  
clk_23MHz_cpu_wiz_clk  clk_46MHz_cpu_wiz_clk       -3.001       -3.549                      2                  228       10.289        0.000                      0                  228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_10MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack       75.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.524ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.561ns  (logic 5.736ns (24.345%)  route 17.825ns (75.655%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 101.139 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.201    25.332    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.535   101.139    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.621    
                         clock uncertainty           -0.199   101.422    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.856    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.856    
                         arrival time                         -25.332    
  -------------------------------------------------------------------
                         slack                                 75.524    

Slack (MET) :             75.548ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.527ns  (logic 5.736ns (24.380%)  route 17.791ns (75.620%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 101.129 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.167    25.298    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   101.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.611    
                         clock uncertainty           -0.199   101.412    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.846    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -25.298    
  -------------------------------------------------------------------
                         slack                                 75.548    

Slack (MET) :             75.587ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.493ns  (logic 5.736ns (24.416%)  route 17.757ns (75.584%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 101.134 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.132    25.263    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.530   101.134    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.616    
                         clock uncertainty           -0.199   101.417    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.851    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.851    
                         arrival time                         -25.263    
  -------------------------------------------------------------------
                         slack                                 75.587    

Slack (MET) :             75.601ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.589ns  (logic 5.736ns (24.316%)  route 17.853ns (75.684%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 101.244 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.229    25.360    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.640   101.244    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.725    
                         clock uncertainty           -0.199   101.527    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   100.961    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.961    
                         arrival time                         -25.360    
  -------------------------------------------------------------------
                         slack                                 75.601    

Slack (MET) :             75.622ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.552ns  (logic 5.736ns (24.355%)  route 17.816ns (75.645%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 101.228 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.192    25.323    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.624   101.228    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.710    
                         clock uncertainty           -0.199   101.511    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.945    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.945    
                         arrival time                         -25.323    
  -------------------------------------------------------------------
                         slack                                 75.622    

Slack (MET) :             75.664ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.411ns  (logic 5.375ns (22.959%)  route 18.036ns (77.041%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 101.129 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          1.000    14.414    if_instance/im/dmem_i_501_n_0
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.124    14.538 r  if_instance/im/registers[31][1]_i_38/O
                         net (fo=1, routed)           0.000    14.538    if_instance/im/registers[31][1]_i_38_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.939 r  if_instance/im/registers_reg[31][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.939    if_instance/im/registers_reg[31][1]_i_26_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  if_instance/im/dmem_i_469/O[0]
                         net (fo=3, routed)           0.873    16.034    if_instance/im/alu_instance/data6[4]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.299    16.333 r  if_instance/im/dmem_i_842/O
                         net (fo=1, routed)           0.555    16.887    if_instance/im/dmem_i_842_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    17.011 r  if_instance/im/dmem_i_495/O
                         net (fo=1, routed)           0.000    17.011    if_instance/im/dmem_i_495_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    17.223 r  if_instance/im/dmem_i_260/O
                         net (fo=1, routed)           1.408    18.631    if_instance/im/dmem_i_260_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.930 r  if_instance/im/dmem_i_119/O
                         net (fo=1, routed)           0.910    19.840    if_instance/im/dmem_i_119_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.964 r  if_instance/im/dmem_i_61/O
                         net (fo=2, routed)           1.739    21.703    uart_instance/state_reg_rep__1_0[2]
    SLICE_X62Y94         LUT5 (Prop_lut5_I2_O)        0.124    21.827 r  uart_instance/dmem_i_14/O
                         net (fo=15, routed)          3.354    25.182    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   101.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.611    
                         clock uncertainty           -0.199   101.412    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   100.846    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -25.182    
  -------------------------------------------------------------------
                         slack                                 75.664    

Slack (MET) :             75.669ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.524ns  (logic 5.736ns (24.384%)  route 17.788ns (75.616%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 101.247 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.164    25.295    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.643   101.247    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.728    
                         clock uncertainty           -0.199   101.530    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.964    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.964    
                         arrival time                         -25.295    
  -------------------------------------------------------------------
                         slack                                 75.669    

Slack (MET) :             75.680ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 5.736ns (24.395%)  route 17.777ns (75.605%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 101.248 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.153    25.284    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.644   101.248    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.729    
                         clock uncertainty           -0.199   101.531    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.965    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.965    
                         arrival time                         -25.284    
  -------------------------------------------------------------------
                         slack                                 75.680    

Slack (MET) :             75.701ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.388ns  (logic 5.736ns (24.526%)  route 17.652ns (75.474%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 101.143 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    10.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    10.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    14.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    17.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    19.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    19.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    20.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.027    25.158    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539   101.143    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.625    
                         clock uncertainty           -0.199   101.426    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   100.860    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.860    
                         arrival time                         -25.158    
  -------------------------------------------------------------------
                         slack                                 75.701    

Slack (MET) :             75.723ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_cpu_wiz_clk rise@100.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.475ns  (logic 4.936ns (21.026%)  route 18.539ns (78.973%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 101.129 - 100.000 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782    -0.702    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.578 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     1.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     5.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     7.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.476    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         0.995    10.595    if_instance/im/reg_read_spe[1]
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.719 f  if_instance/im/registers[31][23]_i_4/O
                         net (fo=2, routed)           1.212    11.931    if_instance/im/registers[31][23]_i_4_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.055 r  if_instance/im/dmem_i_72/O
                         net (fo=2, routed)           0.309    12.364    if_instance/im/reg_read_data_2[22]
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.124    12.488 r  if_instance/im/registers[31][23]_i_29/O
                         net (fo=29, routed)          1.402    13.890    if_instance/im/registers[31][23]_i_29_n_0
    SLICE_X54Y81         LUT4 (Prop_lut4_I3_O)        0.150    14.040 r  if_instance/im/registers[31][23]_i_65/O
                         net (fo=1, routed)           0.407    14.447    if_instance/im/registers[31][23]_i_65_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.348    14.795 r  if_instance/im/registers[31][23]_i_64/O
                         net (fo=2, routed)           0.803    15.598    if_instance/im/registers[31][23]_i_64_n_0
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124    15.722 r  if_instance/im/registers[31][23]_i_62/O
                         net (fo=3, routed)           0.579    16.302    if_instance/im/registers[31][23]_i_62_n_0
    SLICE_X56Y85         LUT4 (Prop_lut4_I0_O)        0.124    16.426 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.610    17.036    if_instance/im/dmem_i_782_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    17.160 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.784    17.944    if_instance/im/dmem_i_407_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.068 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.018    19.086    if_instance/im/dmem_i_206_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.124    19.210 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.886    20.096    if_instance/im/dmem_i_97_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    20.220 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.172    21.392    uart_instance/state_reg_rep__1_0[13]
    SLICE_X53Y92         LUT4 (Prop_lut4_I2_O)        0.124    21.516 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.687    23.203    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    23.327 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.919    25.246    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322    95.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    96.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857    98.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100    98.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    99.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   101.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481   101.611    
                         clock uncertainty           -0.199   101.412    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   100.969    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        100.969    
                         arrival time                         -25.246    
  -------------------------------------------------------------------
                         slack                                 75.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.188%)  route 0.178ns (55.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.594    -0.509    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X75Y90         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.178    -0.190    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X76Y89         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.866    -0.746    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X76Y89         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.494    
    SLICE_X76Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.311    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.594    -0.509    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X75Y90         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.077    -0.290    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/in[7]
    SLICE_X74Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.245 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/stop_Bit_Position_i_1/O
                         net (fo=1, routed)           0.000    -0.245    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_10
    SLICE_X74Y90         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.867    -0.745    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X74Y90         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg/C
                         clock pessimism              0.250    -0.496    
    SLICE_X74Y90         FDRE (Hold_fdre_C_D)         0.121    -0.375    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.589    -0.514    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X72Y84         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.307    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X72Y84         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.859    -0.753    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X72Y84         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.514    
    SLICE_X72Y84         FDRE (Hold_fdre_C_D)         0.075    -0.439    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.946%)  route 0.125ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.593    -0.510    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X75Y88         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.125    -0.243    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X76Y89         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.866    -0.746    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X76Y89         SRL16E                                       r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.253    -0.494    
    SLICE_X76Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.377    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.322%)  route 0.086ns (31.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.593    -0.510    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X75Y89         FDSE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=12, routed)          0.086    -0.282    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X74Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1/O
                         net (fo=1, routed)           0.000    -0.237    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X74Y89         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.866    -0.746    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X74Y89         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.250    -0.497    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.121    -0.376    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 io_instance/sb_ack/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb_ack/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.605    -0.498    io_instance/sb_ack/clk_10MHz
    SLICE_X85Y99         FDCE                                         r  io_instance/sb_ack/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  io_instance/sb_ack/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170    -0.186    io_instance/sb_ack/cnt_reg_0[23]
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.141 r  io_instance/sb_ack/cnt[20]_i_2__15/O
                         net (fo=1, routed)           0.000    -0.141    io_instance/sb_ack/cnt[20]_i_2__15_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.026 r  io_instance/sb_ack/cnt_reg[20]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001    -0.026    io_instance/sb_ack/cnt_reg[20]_i_1__15_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.028 r  io_instance/sb_ack/cnt_reg[24]_i_1__15/O[0]
                         net (fo=1, routed)           0.000     0.028    io_instance/sb_ack/cnt_reg[24]_i_1__15_n_7
    SLICE_X85Y100        FDCE                                         r  io_instance/sb_ack/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.874    -0.737    io_instance/sb_ack/clk_10MHz
    SLICE_X85Y100        FDCE                                         r  io_instance/sb_ack/cnt_reg[24]/C
                         clock pessimism              0.510    -0.228    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.105    -0.123    io_instance/sb_ack/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.594    -0.509    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X75Y91         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/Q
                         net (fo=11, routed)          0.110    -0.257    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/start_Edge_Detected
    SLICE_X74Y91         LUT5 (Prop_lut5_I0_O)        0.048    -0.209 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/running_i_1/O
                         net (fo=1, routed)           0.000    -0.209    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I_n_12
    SLICE_X74Y91         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.867    -0.745    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X74Y91         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C
                         clock pessimism              0.250    -0.496    
    SLICE_X74Y91         FDRE (Hold_fdre_C_D)         0.133    -0.363    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 io_instance/keyboard_instance/kb_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb15/stable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.596    -0.507    io_instance/keyboard_instance/clk_10MHz
    SLICE_X85Y117        FDCE                                         r  io_instance/keyboard_instance/kb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.366 r  io_instance/keyboard_instance/kb_reg[15]/Q
                         net (fo=2, routed)           0.102    -0.263    io_instance/sb15/kb_reg[15][0]
    SLICE_X84Y117        LUT5 (Prop_lut5_I2_O)        0.045    -0.218 r  io_instance/sb15/stable_i_1__15/O
                         net (fo=1, routed)           0.000    -0.218    io_instance/sb15/stable_i_1__15_n_0
    SLICE_X84Y117        FDCE                                         r  io_instance/sb15/stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.865    -0.746    io_instance/sb15/clk_10MHz
    SLICE_X84Y117        FDCE                                         r  io_instance/sb15/stable_reg/C
                         clock pessimism              0.253    -0.494    
    SLICE_X84Y117        FDCE (Hold_fdce_C_D)         0.121    -0.373    io_instance/sb15/stable_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 io_instance/sb_ack/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sb_ack/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.605    -0.498    io_instance/sb_ack/clk_10MHz
    SLICE_X85Y99         FDCE                                         r  io_instance/sb_ack/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  io_instance/sb_ack/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170    -0.186    io_instance/sb_ack/cnt_reg_0[23]
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.141 r  io_instance/sb_ack/cnt[20]_i_2__15/O
                         net (fo=1, routed)           0.000    -0.141    io_instance/sb_ack/cnt[20]_i_2__15_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.026 r  io_instance/sb_ack/cnt_reg[20]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001    -0.026    io_instance/sb_ack/cnt_reg[20]_i_1__15_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.039 r  io_instance/sb_ack/cnt_reg[24]_i_1__15/O[2]
                         net (fo=1, routed)           0.000     0.039    io_instance/sb_ack/cnt_reg[24]_i_1__15_n_5
    SLICE_X85Y100        FDCE                                         r  io_instance/sb_ack/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.874    -0.737    io_instance/sb_ack/clk_10MHz
    SLICE_X85Y100        FDCE                                         r  io_instance/sb_ack/cnt_reg[26]/C
                         clock pessimism              0.510    -0.228    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.105    -0.123    io_instance/sb_ack/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.598    -0.505    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X78Y93         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/Q
                         net (fo=8, routed)           0.061    -0.279    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read
    SLICE_X79Y93         LUT4 (Prop_lut4_I2_O)        0.045    -0.234 r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_i_1/O
                         net (fo=1, routed)           0.000    -0.234    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits0
    SLICE_X79Y93         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.870    -0.742    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X79Y93         FDRE                                         r  uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism              0.251    -0.492    
    SLICE_X79Y93         FDRE (Hold_fdre_C_D)         0.092    -0.400    uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y14     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y14     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y18     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y94     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y90     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y90     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X76Y89     uart_instance/uart_ip/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :          264  Failing Endpoints,  Worst Slack       -3.446ns,  Total Violation     -583.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.446ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.561ns  (logic 5.736ns (24.345%)  route 17.825ns (75.655%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 22.652 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.201    25.839    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.535    22.652    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.134    
                         clock uncertainty           -0.175    22.959    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.393    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -25.839    
  -------------------------------------------------------------------
                         slack                                 -3.446    

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.527ns  (logic 5.736ns (24.380%)  route 17.791ns (75.620%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 22.642 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.167    25.805    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525    22.642    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.124    
                         clock uncertainty           -0.175    22.949    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.383    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                         -25.805    
  -------------------------------------------------------------------
                         slack                                 -3.422    

Slack (VIOLATED) :        -3.382ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.493ns  (logic 5.736ns (24.416%)  route 17.757ns (75.584%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.908ns = ( 22.647 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.132    25.770    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.530    22.647    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.129    
                         clock uncertainty           -0.175    22.954    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.388    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.388    
                         arrival time                         -25.770    
  -------------------------------------------------------------------
                         slack                                 -3.382    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.589ns  (logic 5.736ns (24.316%)  route 17.853ns (75.684%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 22.757 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.229    25.867    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.640    22.757    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.238    
                         clock uncertainty           -0.175    23.064    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    22.498    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.498    
                         arrival time                         -25.867    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.552ns  (logic 5.736ns (24.355%)  route 17.816ns (75.645%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.002ns = ( 22.741 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.192    25.830    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.624    22.741    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.223    
                         clock uncertainty           -0.175    23.048    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.482    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.482    
                         arrival time                         -25.830    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.411ns  (logic 5.375ns (22.959%)  route 18.036ns (77.041%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 22.642 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          1.000    14.921    if_instance/im/dmem_i_501_n_0
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.124    15.045 r  if_instance/im/registers[31][1]_i_38/O
                         net (fo=1, routed)           0.000    15.045    if_instance/im/registers[31][1]_i_38_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.446 r  if_instance/im/registers_reg[31][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.446    if_instance/im/registers_reg[31][1]_i_26_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.668 r  if_instance/im/dmem_i_469/O[0]
                         net (fo=3, routed)           0.873    16.541    if_instance/im/alu_instance/data6[4]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.299    16.840 r  if_instance/im/dmem_i_842/O
                         net (fo=1, routed)           0.555    17.394    if_instance/im/dmem_i_842_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    17.518 r  if_instance/im/dmem_i_495/O
                         net (fo=1, routed)           0.000    17.518    if_instance/im/dmem_i_495_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    17.730 r  if_instance/im/dmem_i_260/O
                         net (fo=1, routed)           1.408    19.138    if_instance/im/dmem_i_260_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.299    19.437 r  if_instance/im/dmem_i_119/O
                         net (fo=1, routed)           0.910    20.347    if_instance/im/dmem_i_119_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I4_O)        0.124    20.471 r  if_instance/im/dmem_i_61/O
                         net (fo=2, routed)           1.739    22.210    uart_instance/state_reg_rep__1_0[2]
    SLICE_X62Y94         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  uart_instance/dmem_i_14/O
                         net (fo=15, routed)          3.354    25.689    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525    22.642    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.124    
                         clock uncertainty           -0.175    22.949    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    22.383    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                         -25.689    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.301ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.524ns  (logic 5.736ns (24.384%)  route 17.788ns (75.616%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 22.760 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.164    25.802    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.643    22.760    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.241    
                         clock uncertainty           -0.175    23.067    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.501    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                         -25.802    
  -------------------------------------------------------------------
                         slack                                 -3.301    

Slack (VIOLATED) :        -3.289ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 5.736ns (24.395%)  route 17.777ns (75.605%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 22.761 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.153    25.791    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.644    22.761    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.242    
                         clock uncertainty           -0.175    23.068    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.502    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.502    
                         arrival time                         -25.791    
  -------------------------------------------------------------------
                         slack                                 -3.289    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.388ns  (logic 5.736ns (24.526%)  route 17.652ns (75.474%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 22.656 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265    11.372    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124    11.496 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114    12.610    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.734 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063    13.797    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124    13.921 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839    14.760    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.884 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000    14.884    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.285 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.285    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.619 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904    16.523    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329    16.852 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753    17.605    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348    17.953 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000    17.953    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    18.162 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967    20.130    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297    20.427 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953    21.379    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124    21.503 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011    22.514    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124    22.638 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.027    25.665    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539    22.656    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.138    
                         clock uncertainty           -0.175    22.963    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    22.397    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.247ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        23.475ns  (logic 4.936ns (21.026%)  route 18.539ns (78.973%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 22.642 - 21.739 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223     8.151    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.275 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717     8.992    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.116 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867     9.983    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    10.107 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         0.995    11.102    if_instance/im/reg_read_spe[1]
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124    11.226 f  if_instance/im/registers[31][23]_i_4/O
                         net (fo=2, routed)           1.212    12.438    if_instance/im/registers[31][23]_i_4_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.562 r  if_instance/im/dmem_i_72/O
                         net (fo=2, routed)           0.309    12.871    if_instance/im/reg_read_data_2[22]
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.124    12.995 r  if_instance/im/registers[31][23]_i_29/O
                         net (fo=29, routed)          1.402    14.397    if_instance/im/registers[31][23]_i_29_n_0
    SLICE_X54Y81         LUT4 (Prop_lut4_I3_O)        0.150    14.547 r  if_instance/im/registers[31][23]_i_65/O
                         net (fo=1, routed)           0.407    14.954    if_instance/im/registers[31][23]_i_65_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.348    15.302 r  if_instance/im/registers[31][23]_i_64/O
                         net (fo=2, routed)           0.803    16.105    if_instance/im/registers[31][23]_i_64_n_0
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124    16.229 r  if_instance/im/registers[31][23]_i_62/O
                         net (fo=3, routed)           0.579    16.809    if_instance/im/registers[31][23]_i_62_n_0
    SLICE_X56Y85         LUT4 (Prop_lut4_I0_O)        0.124    16.933 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.610    17.543    if_instance/im/dmem_i_782_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    17.667 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.784    18.451    if_instance/im/dmem_i_407_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.575 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.018    19.593    if_instance/im/dmem_i_206_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.124    19.717 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.886    20.603    if_instance/im/dmem_i_97_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    20.727 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.172    21.899    uart_instance/state_reg_rep__1_0[13]
    SLICE_X53Y92         LUT4 (Prop_lut4_I2_O)        0.124    22.023 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.687    23.710    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    23.834 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.919    25.753    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631    20.404    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100    20.504 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522    21.026    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.117 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525    22.642    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    23.124    
                         clock uncertainty           -0.175    22.949    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.506    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                         -25.753    
  -------------------------------------------------------------------
                         slack                                 -3.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.235%)  route 0.265ns (58.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X69Y101        FDCE                                         r  io_instance/kb_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  io_instance/kb_value_reg[3]/Q
                         net (fo=1, routed)           0.265    -0.131    io_instance/kb_value_reg_n_0_[3]
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.086 r  io_instance/write_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    io_instance/write_data[3]_i_1_n_0
    SLICE_X65Y99         FDRE                                         r  io_instance/write_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.839    -0.773    io_instance/clk_23MHz
    SLICE_X65Y99         FDRE                                         r  io_instance/write_data_reg[3]/C
                         clock pessimism              0.510    -0.264    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.091    -0.173    io_instance/write_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 io_instance/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.259%)  route 0.298ns (58.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X60Y97         FDCE                                         r  io_instance/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  io_instance/cnt_reg[2]/Q
                         net (fo=62, routed)          0.298    -0.076    io_instance/cnt_reg[2]
    SLICE_X58Y100        LUT5 (Prop_lut5_I3_O)        0.045    -0.031 r  io_instance/addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    io_instance/addr[3]_i_1_n_0
    SLICE_X58Y100        FDRE                                         r  io_instance/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.778    io_instance/clk_23MHz
    SLICE_X58Y100        FDRE                                         r  io_instance/addr_reg[3]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.120    -0.149    io_instance/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.941%)  route 0.318ns (63.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X69Y101        FDCE                                         r  io_instance/kb_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  io_instance/kb_value_reg[2]/Q
                         net (fo=1, routed)           0.318    -0.079    io_instance/kb_value_reg_n_0_[2]
    SLICE_X71Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.034 r  io_instance/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    io_instance/write_data[2]_i_1_n_0
    SLICE_X71Y99         FDRE                                         r  io_instance/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.839    -0.773    io_instance/clk_23MHz
    SLICE_X71Y99         FDRE                                         r  io_instance/write_data_reg[2]/C
                         clock pessimism              0.510    -0.264    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.091    -0.173    io_instance/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 io_instance/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.371ns (68.040%)  route 0.174ns (31.960%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X60Y99         FDCE                                         r  io_instance/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  io_instance/cnt_reg[11]/Q
                         net (fo=4, routed)           0.174    -0.200    io_instance/cnt_reg[11]
    SLICE_X60Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  io_instance/cnt[8]_i_2__16/O
                         net (fo=1, routed)           0.000    -0.155    io_instance/cnt[8]_i_2__16_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.046 r  io_instance/cnt_reg[8]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001    -0.045    io_instance/cnt_reg[8]_i_1__16_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.008 r  io_instance/cnt_reg[12]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     0.008    io_instance/cnt_reg[12]_i_1__16_n_7
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.778    io_instance/clk_23MHz
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[12]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.134    -0.135    io_instance/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 io_instance/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.384ns (68.785%)  route 0.174ns (31.215%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X60Y99         FDCE                                         r  io_instance/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  io_instance/cnt_reg[11]/Q
                         net (fo=4, routed)           0.174    -0.200    io_instance/cnt_reg[11]
    SLICE_X60Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  io_instance/cnt[8]_i_2__16/O
                         net (fo=1, routed)           0.000    -0.155    io_instance/cnt[8]_i_2__16_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.046 r  io_instance/cnt_reg[8]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001    -0.045    io_instance/cnt_reg[8]_i_1__16_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.021 r  io_instance/cnt_reg[12]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     0.021    io_instance/cnt_reg[12]_i_1__16_n_5
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.778    io_instance/clk_23MHz
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[14]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.134    -0.135    io_instance/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X69Y105        FDCE                                         r  io_instance/kb_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/kb_value_reg[15]/Q
                         net (fo=1, routed)           0.124    -0.273    io_instance/kb_value_reg_n_0_[15]
    SLICE_X64Y105        FDRE                                         r  io_instance/write_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X64Y105        FDRE                                         r  io_instance/write_data_reg[15]/C
                         clock pessimism              0.276    -0.501    
    SLICE_X64Y105        FDRE (Hold_fdre_C_D)         0.070    -0.431    io_instance/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 io_instance/kb_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/write_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X69Y103        FDCE                                         r  io_instance/kb_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  io_instance/kb_value_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.301    io_instance/kb_value_reg_n_0_[10]
    SLICE_X68Y103        FDRE                                         r  io_instance/write_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X68Y103        FDRE                                         r  io_instance/write_data_reg[10]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X68Y103        FDRE (Hold_fdre_C_D)         0.057    -0.469    io_instance/write_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 io_instance/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.407ns (70.020%)  route 0.174ns (29.980%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X60Y99         FDCE                                         r  io_instance/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  io_instance/cnt_reg[11]/Q
                         net (fo=4, routed)           0.174    -0.200    io_instance/cnt_reg[11]
    SLICE_X60Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  io_instance/cnt[8]_i_2__16/O
                         net (fo=1, routed)           0.000    -0.155    io_instance/cnt[8]_i_2__16_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.046 r  io_instance/cnt_reg[8]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001    -0.045    io_instance/cnt_reg[8]_i_1__16_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.044 r  io_instance/cnt_reg[12]_i_1__16/O[1]
                         net (fo=1, routed)           0.000     0.044    io_instance/cnt_reg[12]_i_1__16_n_6
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.778    io_instance/clk_23MHz
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[13]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.134    -0.135    io_instance/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 io_instance/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.409ns (70.123%)  route 0.174ns (29.877%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X60Y99         FDCE                                         r  io_instance/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  io_instance/cnt_reg[11]/Q
                         net (fo=4, routed)           0.174    -0.200    io_instance/cnt_reg[11]
    SLICE_X60Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  io_instance/cnt[8]_i_2__16/O
                         net (fo=1, routed)           0.000    -0.155    io_instance/cnt[8]_i_2__16_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.046 r  io_instance/cnt_reg[8]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001    -0.045    io_instance/cnt_reg[8]_i_1__16_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.046 r  io_instance/cnt_reg[12]_i_1__16/O[3]
                         net (fo=1, routed)           0.000     0.046    io_instance/cnt_reg[12]_i_1__16_n_4
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.778    io_instance/clk_23MHz
    SLICE_X60Y100        FDCE                                         r  io_instance/cnt_reg[15]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.134    -0.135    io_instance/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 io_instance/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            io_instance/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.411ns (70.225%)  route 0.174ns (29.775%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X60Y99         FDCE                                         r  io_instance/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  io_instance/cnt_reg[11]/Q
                         net (fo=4, routed)           0.174    -0.200    io_instance/cnt_reg[11]
    SLICE_X60Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.155 r  io_instance/cnt[8]_i_2__16/O
                         net (fo=1, routed)           0.000    -0.155    io_instance/cnt[8]_i_2__16_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.046 r  io_instance/cnt_reg[8]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001    -0.045    io_instance/cnt_reg[8]_i_1__16_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.005 r  io_instance/cnt_reg[12]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000    -0.005    io_instance/cnt_reg[12]_i_1__16_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.048 r  io_instance/cnt_reg[16]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     0.048    io_instance/cnt_reg[16]_i_1__16_n_7
    SLICE_X60Y101        FDCE                                         r  io_instance/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.778    io_instance/clk_23MHz
    SLICE_X60Y101        FDCE                                         r  io_instance/cnt_reg[16]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X60Y101        FDCE (Hold_fdce_C_D)         0.134    -0.135    io_instance/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_23MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y21     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y14     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y14     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y16     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y16     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18     if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y81     register_instance/lo_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X53Y92     register_instance/registers_reg[9][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y76     register_instance/registers_reg[9][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y90     register_instance/registers_reg[9][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y90     register_instance/registers_reg[9][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X66Y102    io_instance/kb_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X69Y101    io_instance/kb_value_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X69Y101    io_instance/kb_value_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X69Y101    io_instance/kb_value_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X69Y101    io_instance/kb_value_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X63Y97     data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X65Y104    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y99     if_instance/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y91     if_instance/pc_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y92     if_instance/pc_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y92     if_instance/pc_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y92     if_instance/pc_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X34Y92     if_instance/pc_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y92     if_instance/pc_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y91     if_instance/pc_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_46MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.617ns  (logic 0.721ns (19.936%)  route 2.896ns (80.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 31.150 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.062    11.493    vic_instance/state[1]
    SLICE_X49Y97         LUT5 (Prop_lut5_I0_O)        0.299    11.792 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.834    13.626    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507    31.150    vic_instance/CLK
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][10]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.712    
                         clock uncertainty           -0.154    31.557    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.164    31.393    vic_instance/epc_all_reg[1][10]
  -------------------------------------------------------------------
                         required time                         31.393    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.617ns  (logic 0.721ns (19.936%)  route 2.896ns (80.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 31.150 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.062    11.493    vic_instance/state[1]
    SLICE_X49Y97         LUT5 (Prop_lut5_I0_O)        0.299    11.792 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.834    13.626    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507    31.150    vic_instance/CLK
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.712    
                         clock uncertainty           -0.154    31.557    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.164    31.393    vic_instance/epc_all_reg[1][4]
  -------------------------------------------------------------------
                         required time                         31.393    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_all_reg[1][9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.617ns  (logic 0.721ns (19.936%)  route 2.896ns (80.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 31.150 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.062    11.493    vic_instance/state[1]
    SLICE_X49Y97         LUT5 (Prop_lut5_I0_O)        0.299    11.792 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.834    13.626    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507    31.150    vic_instance/CLK
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.712    
                         clock uncertainty           -0.154    31.557    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.164    31.393    vic_instance/epc_all_reg[1][9]
  -------------------------------------------------------------------
                         required time                         31.393    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.873ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[16]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.510ns  (logic 0.721ns (20.541%)  route 2.789ns (79.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.792    13.520    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.711    
                         clock uncertainty           -0.154    31.556    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    31.392    vic_instance/epc_reg[16]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 17.873    

Slack (MET) :             17.873ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.510ns  (logic 0.721ns (20.541%)  route 2.789ns (79.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.792    13.520    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.711    
                         clock uncertainty           -0.154    31.556    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    31.392    vic_instance/epc_reg[5]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 17.873    

Slack (MET) :             17.873ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.510ns  (logic 0.721ns (20.541%)  route 2.789ns (79.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 31.149 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.792    13.520    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506    31.149    vic_instance/CLK
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.711    
                         clock uncertainty           -0.154    31.556    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    31.392    vic_instance/epc_reg[7]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                 17.873    

Slack (MET) :             18.014ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.368ns  (logic 0.721ns (21.408%)  route 2.647ns (78.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 31.148 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.650    13.378    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.505    31.148    vic_instance/CLK
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.710    
                         clock uncertainty           -0.154    31.555    
    SLICE_X58Y92         FDCE (Setup_fdce_C_CE)      -0.164    31.391    vic_instance/epc_reg[11]
  -------------------------------------------------------------------
                         required time                         31.391    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 18.014    

Slack (MET) :             18.014ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.368ns  (logic 0.721ns (21.408%)  route 2.647ns (78.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 31.148 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.650    13.378    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.505    31.148    vic_instance/CLK
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.710    
                         clock uncertainty           -0.154    31.555    
    SLICE_X58Y92         FDCE (Setup_fdce_C_CE)      -0.164    31.391    vic_instance/epc_reg[3]
  -------------------------------------------------------------------
                         required time                         31.391    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 18.014    

Slack (MET) :             18.014ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.368ns  (logic 0.721ns (21.408%)  route 2.647ns (78.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 31.148 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.650    13.378    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.505    31.148    vic_instance/CLK
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.710    
                         clock uncertainty           -0.154    31.555    
    SLICE_X58Y92         FDCE (Setup_fdce_C_CE)      -0.164    31.391    vic_instance/epc_reg[6]
  -------------------------------------------------------------------
                         required time                         31.391    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 18.014    

Slack (MET) :             18.014ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        3.368ns  (logic 0.721ns (21.408%)  route 2.647ns (78.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 31.148 - 32.609 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 r  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          0.997    11.429    vic_instance/state[1]
    SLICE_X55Y97         LUT3 (Prop_lut3_I0_O)        0.299    11.728 r  vic_instance/epc[31]_i_1/O
                         net (fo=32, routed)          1.650    13.378    vic_instance/epc[31]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    34.082 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.244    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    27.922 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    29.552    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    29.643 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.505    31.148    vic_instance/CLK
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.561    31.710    
                         clock uncertainty           -0.154    31.555    
    SLICE_X58Y92         FDCE (Setup_fdce_C_CE)      -0.164    31.391    vic_instance/epc_reg[8]
  -------------------------------------------------------------------
                         required time                         31.391    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 18.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][31]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.271ns  (logic 0.191ns (70.453%)  route 0.080ns (29.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 10.329 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    10.329    vic_instance/CLK
    SLICE_X57Y101        FDRE                                         r  vic_instance/epc_all_reg[1][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.146    10.475 r  vic_instance/epc_all_reg[1][31]/Q
                         net (fo=1, routed)           0.080    10.555    vic_instance/epc_all_reg_n_0_[1][31]
    SLICE_X56Y101        LUT5 (Prop_lut5_I2_O)        0.045    10.600 r  vic_instance/epc[31]_i_2/O
                         net (fo=1, routed)           0.000    10.600    vic_instance/epc[31]_i_2_n_0
    SLICE_X56Y101        FDCE                                         r  vic_instance/epc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X56Y101        FDCE                                         r  vic_instance/epc_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.342    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.125    10.467    vic_instance/epc_reg[31]
  -------------------------------------------------------------------
                         required time                        -10.467    
                         arrival time                          10.600    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.271ns  (logic 0.191ns (70.453%)  route 0.080ns (29.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 10.091 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 10.330 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    10.330    vic_instance/CLK
    SLICE_X59Y92         FDRE                                         r  vic_instance/epc_all_reg[3][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.146    10.476 r  vic_instance/epc_all_reg[3][8]/Q
                         net (fo=1, routed)           0.080    10.556    vic_instance/epc_all_reg_n_0_[3][8]
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.045    10.601 r  vic_instance/epc[8]_i_1/O
                         net (fo=1, routed)           0.000    10.601    vic_instance/epc[8]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.834    10.091    vic_instance/CLK
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.343    
    SLICE_X58Y92         FDCE (Hold_fdce_C_D)         0.125    10.468    vic_instance/epc_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.468    
                         arrival time                          10.601    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[7][10]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 10.093 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 10.332 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.565    10.332    vic_instance/CLK
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.146    10.478 r  vic_instance/epc_all_reg[7][10]/Q
                         net (fo=1, routed)           0.087    10.565    vic_instance/epc_all_reg_n_0_[7][10]
    SLICE_X62Y90         LUT5 (Prop_lut5_I4_O)        0.045    10.610 r  vic_instance/epc[10]_i_1/O
                         net (fo=1, routed)           0.000    10.610    vic_instance/epc[10]_i_1_n_0
    SLICE_X62Y90         FDCE                                         r  vic_instance/epc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    10.093    vic_instance/CLK
    SLICE_X62Y90         FDCE                                         r  vic_instance/epc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.345    
    SLICE_X62Y90         FDCE (Hold_fdce_C_D)         0.124    10.469    vic_instance/epc_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.469    
                         arrival time                          10.610    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[3][11]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 10.091 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 10.330 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    10.330    vic_instance/CLK
    SLICE_X59Y92         FDRE                                         r  vic_instance/epc_all_reg[3][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.146    10.476 r  vic_instance/epc_all_reg[3][11]/Q
                         net (fo=1, routed)           0.087    10.563    vic_instance/epc_all_reg_n_0_[3][11]
    SLICE_X58Y92         LUT5 (Prop_lut5_I0_O)        0.045    10.608 r  vic_instance/epc[11]_i_1/O
                         net (fo=1, routed)           0.000    10.608    vic_instance/epc[11]_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.834    10.091    vic_instance/CLK
    SLICE_X58Y92         FDCE                                         r  vic_instance/epc_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.343    
    SLICE_X58Y92         FDCE (Hold_fdce_C_D)         0.124    10.467    vic_instance/epc_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.467    
                         arrival time                          10.608    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[7][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 10.329 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    10.329    vic_instance/CLK
    SLICE_X51Y102        FDRE                                         r  vic_instance/epc_all_reg[7][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.146    10.475 r  vic_instance/epc_all_reg[7][12]/Q
                         net (fo=1, routed)           0.087    10.562    vic_instance/epc_all_reg_n_0_[7][12]
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.045    10.607 r  vic_instance/epc[12]_i_1/O
                         net (fo=1, routed)           0.000    10.607    vic_instance/epc[12]_i_1_n_0
    SLICE_X50Y102        FDCE                                         r  vic_instance/epc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X50Y102        FDCE                                         r  vic_instance/epc_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.342    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.124    10.466    vic_instance/epc_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.466    
                         arrival time                          10.607    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[7][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 10.092 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 10.331 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.564    10.331    vic_instance/CLK
    SLICE_X59Y94         FDRE                                         r  vic_instance/epc_all_reg[7][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.146    10.477 r  vic_instance/epc_all_reg[7][16]/Q
                         net (fo=1, routed)           0.087    10.564    vic_instance/epc_all_reg_n_0_[7][16]
    SLICE_X58Y94         LUT5 (Prop_lut5_I4_O)        0.045    10.609 r  vic_instance/epc[16]_i_1/O
                         net (fo=1, routed)           0.000    10.609    vic_instance/epc[16]_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.835    10.092    vic_instance/CLK
    SLICE_X58Y94         FDCE                                         r  vic_instance/epc_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.344    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.124    10.468    vic_instance/epc_reg[16]
  -------------------------------------------------------------------
                         required time                        -10.468    
                         arrival time                          10.609    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 10.092 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 10.331 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.564    10.331    vic_instance/CLK
    SLICE_X59Y96         FDRE                                         r  vic_instance/epc_all_reg[1][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.146    10.477 r  vic_instance/epc_all_reg[1][18]/Q
                         net (fo=1, routed)           0.087    10.564    vic_instance/epc_all_reg_n_0_[1][18]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.045    10.609 r  vic_instance/epc[18]_i_1/O
                         net (fo=1, routed)           0.000    10.609    vic_instance/epc[18]_i_1_n_0
    SLICE_X58Y96         FDCE                                         r  vic_instance/epc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.835    10.092    vic_instance/CLK
    SLICE_X58Y96         FDCE                                         r  vic_instance/epc_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.344    
    SLICE_X58Y96         FDCE (Hold_fdce_C_D)         0.124    10.468    vic_instance/epc_reg[18]
  -------------------------------------------------------------------
                         required time                        -10.468    
                         arrival time                          10.609    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[7][1]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 10.093 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 10.332 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.565    10.332    vic_instance/CLK
    SLICE_X59Y98         FDRE                                         r  vic_instance/epc_all_reg[7][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.146    10.478 r  vic_instance/epc_all_reg[7][1]/Q
                         net (fo=1, routed)           0.087    10.565    vic_instance/epc_all_reg_n_0_[7][1]
    SLICE_X58Y98         LUT5 (Prop_lut5_I4_O)        0.045    10.610 r  vic_instance/epc[1]_i_1/O
                         net (fo=1, routed)           0.000    10.610    vic_instance/epc[1]_i_1_n_0
    SLICE_X58Y98         FDCE                                         r  vic_instance/epc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.836    10.093    vic_instance/CLK
    SLICE_X58Y98         FDCE                                         r  vic_instance/epc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.345    
    SLICE_X58Y98         FDCE (Hold_fdce_C_D)         0.124    10.469    vic_instance/epc_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.469    
                         arrival time                          10.610    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 10.329 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.562    10.329    vic_instance/CLK
    SLICE_X57Y101        FDRE                                         r  vic_instance/epc_all_reg[1][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.146    10.475 r  vic_instance/epc_all_reg[1][21]/Q
                         net (fo=1, routed)           0.087    10.562    vic_instance/epc_all_reg_n_0_[1][21]
    SLICE_X56Y101        LUT5 (Prop_lut5_I2_O)        0.045    10.607 r  vic_instance/epc[21]_i_1/O
                         net (fo=1, routed)           0.000    10.607    vic_instance/epc[21]_i_1_n_0
    SLICE_X56Y101        FDCE                                         r  vic_instance/epc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X56Y101        FDCE                                         r  vic_instance/epc_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.253    10.342    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.124    10.466    vic_instance/epc_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.466    
                         arrival time                          10.607    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vic_instance/epc_all_reg[1][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/epc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.304ns  (logic 0.191ns (62.799%)  route 0.113ns (37.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 10.089 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 10.330 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    10.330    vic_instance/CLK
    SLICE_X49Y102        FDRE                                         r  vic_instance/epc_all_reg[1][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.146    10.476 r  vic_instance/epc_all_reg[1][23]/Q
                         net (fo=1, routed)           0.113    10.589    vic_instance/epc_all_reg_n_0_[1][23]
    SLICE_X50Y102        LUT5 (Prop_lut5_I2_O)        0.045    10.634 r  vic_instance/epc[23]_i_1/O
                         net (fo=1, routed)           0.000    10.634    vic_instance/epc[23]_i_1_n_0
    SLICE_X50Y102        FDCE                                         r  vic_instance/epc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.832    10.089    vic_instance/CLK
    SLICE_X50Y102        FDCE                                         r  vic_instance/epc_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.365    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.125    10.490    vic_instance/epc_reg[23]
  -------------------------------------------------------------------
                         required time                        -10.490    
                         arrival time                          10.634    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_46MHz_cpu_wiz_clk
Waveform(ns):       { 0.000 10.870 }
Period(ns):         21.739
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         21.739      19.584     BUFGCTRL_X0Y3    cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         21.739      20.490     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X54Y100    vic_instance/epc_all_reg[1][24]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X61Y98     vic_instance/epc_all_reg[1][25]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X51Y100    vic_instance/epc_all_reg[1][26]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X57Y101    vic_instance/epc_all_reg[1][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X56Y102    vic_instance/epc_all_reg[1][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X56Y102    vic_instance/epc_all_reg[1][29]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X61Y98     vic_instance/epc_all_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         21.739      20.739     SLICE_X56Y102    vic_instance/epc_all_reg[1][30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       21.739      191.621    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X61Y98     vic_instance/epc_all_reg[1][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X61Y98     vic_instance/epc_all_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y93     vic_instance/epc_all_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X62Y91     vic_instance/epc_all_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y93     vic_instance/epc_all_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y93     vic_instance/epc_all_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y93     vic_instance/epc_all_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X58Y93     vic_instance/epc_all_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X62Y91     vic_instance/epc_all_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X59Y95     vic_instance/epc_all_reg[3][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X54Y100    vic_instance/epc_all_reg[1][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X54Y100    vic_instance/epc_all_reg[1][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X57Y101    vic_instance/epc_all_reg[1][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X56Y102    vic_instance/epc_all_reg[1][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X56Y102    vic_instance/epc_all_reg[1][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X56Y102    vic_instance/epc_all_reg[1][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X57Y101    vic_instance/epc_all_reg[1][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y100    vic_instance/epc_all_reg[3][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y100    vic_instance/epc_all_reg[3][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.870      10.370     SLICE_X52Y102    vic_instance/epc_all_reg[3][17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_wiz_clk
  To Clock:  clkfbout_cpu_wiz_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_wiz_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    cpu_clk_instance/cpu_wiz_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_10MHz_cpu_wiz_clk

Setup :          528  Failing Endpoints,  Worst Slack      -20.841ns,  Total Violation    -6262.199ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.841ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.561ns  (logic 5.736ns (24.345%)  route 17.825ns (75.655%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 701.139 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.201   721.492    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.535   701.139    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.535    
                         clock uncertainty           -0.319   701.216    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.651    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.651    
                         arrival time                        -721.491    
  -------------------------------------------------------------------
                         slack                                -20.841    

Slack (VIOLATED) :        -20.817ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.527ns  (logic 5.736ns (24.380%)  route 17.791ns (75.620%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 701.129 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.167   721.457    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   701.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.525    
                         clock uncertainty           -0.319   701.207    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.641    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.641    
                         arrival time                        -721.457    
  -------------------------------------------------------------------
                         slack                                -20.817    

Slack (VIOLATED) :        -20.777ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.493ns  (logic 5.736ns (24.416%)  route 17.757ns (75.584%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 701.134 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.132   721.423    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.530   701.134    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.530    
                         clock uncertainty           -0.319   701.211    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.646    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.646    
                         arrival time                        -721.422    
  -------------------------------------------------------------------
                         slack                                -20.777    

Slack (VIOLATED) :        -20.764ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.589ns  (logic 5.736ns (24.316%)  route 17.853ns (75.684%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 701.244 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.229   721.519    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.640   701.244    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.640    
                         clock uncertainty           -0.319   701.321    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   700.755    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.755    
                         arrival time                        -721.519    
  -------------------------------------------------------------------
                         slack                                -20.764    

Slack (VIOLATED) :        -20.742ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.552ns  (logic 5.736ns (24.355%)  route 17.816ns (75.645%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 701.228 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.192   721.482    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.624   701.228    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.624    
                         clock uncertainty           -0.319   701.306    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.740    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.740    
                         arrival time                        -721.482    
  -------------------------------------------------------------------
                         slack                                -20.742    

Slack (VIOLATED) :        -20.700ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.411ns  (logic 5.375ns (22.959%)  route 18.036ns (77.041%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 701.129 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          1.000   710.573    if_instance/im/dmem_i_501_n_0
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.124   710.697 r  if_instance/im/registers[31][1]_i_38/O
                         net (fo=1, routed)           0.000   710.697    if_instance/im/registers[31][1]_i_38_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   711.098 r  if_instance/im/registers_reg[31][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   711.098    if_instance/im/registers_reg[31][1]_i_26_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   711.320 r  if_instance/im/dmem_i_469/O[0]
                         net (fo=3, routed)           0.873   712.193    if_instance/im/alu_instance/data6[4]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.299   712.492 r  if_instance/im/dmem_i_842/O
                         net (fo=1, routed)           0.555   713.047    if_instance/im/dmem_i_842_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124   713.171 r  if_instance/im/dmem_i_495/O
                         net (fo=1, routed)           0.000   713.171    if_instance/im/dmem_i_495_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I0_O)      0.212   713.383 r  if_instance/im/dmem_i_260/O
                         net (fo=1, routed)           1.408   714.791    if_instance/im/dmem_i_260_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.299   715.090 r  if_instance/im/dmem_i_119/O
                         net (fo=1, routed)           0.910   716.000    if_instance/im/dmem_i_119_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I4_O)        0.124   716.124 r  if_instance/im/dmem_i_61/O
                         net (fo=2, routed)           1.739   717.863    uart_instance/state_reg_rep__1_0[2]
    SLICE_X62Y94         LUT5 (Prop_lut5_I2_O)        0.124   717.987 r  uart_instance/dmem_i_14/O
                         net (fo=15, routed)          3.354   721.341    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   701.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.525    
                         clock uncertainty           -0.319   701.207    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   700.641    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.641    
                         arrival time                        -721.341    
  -------------------------------------------------------------------
                         slack                                -20.700    

Slack (VIOLATED) :        -20.696ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.524ns  (logic 5.736ns (24.384%)  route 17.788ns (75.616%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 701.247 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.164   721.454    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.643   701.247    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.643    
                         clock uncertainty           -0.319   701.324    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.758    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.758    
                         arrival time                        -721.454    
  -------------------------------------------------------------------
                         slack                                -20.696    

Slack (VIOLATED) :        -20.684ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.513ns  (logic 5.736ns (24.395%)  route 17.777ns (75.605%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 701.248 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.153   721.444    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.644   701.248    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.644    
                         clock uncertainty           -0.319   701.325    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.759    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.759    
                         arrival time                        -721.443    
  -------------------------------------------------------------------
                         slack                                -20.684    

Slack (VIOLATED) :        -20.663ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.388ns  (logic 5.736ns (24.526%)  route 17.652ns (75.474%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 701.143 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   707.024    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   707.148 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   708.262    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   708.386 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   709.449    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   709.573 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   710.412    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   710.536 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   710.536    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   710.937 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   710.937    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   711.271 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   712.175    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   712.504 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   713.257    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   713.605 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   713.605    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   713.814 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   715.782    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   716.079 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   717.032    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   717.156 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   718.166    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   718.290 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.027   721.318    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539   701.143    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.539    
                         clock uncertainty           -0.319   701.221    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   700.655    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.654    
                         arrival time                        -721.318    
  -------------------------------------------------------------------
                         slack                                -20.663    

Slack (VIOLATED) :        -20.641ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_10MHz_cpu_wiz_clk rise@700.000ns - clk_23MHz_cpu_wiz_clk rise@695.652ns)
  Data Path Delay:        23.475ns  (logic 4.936ns (21.026%)  route 18.539ns (78.973%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 701.129 - 700.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 697.930 - 695.652 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clk_in (IN)
                         net (fo=0)                   0.000   695.652    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   698.430    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069   691.361 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710   693.072    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   693.168 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289   695.457    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124   695.581 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   696.165    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   696.261 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   697.930    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   700.384 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   702.137    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   702.261 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   702.456    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   702.580 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   703.803    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   703.927 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   704.644    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   704.768 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   705.636    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   705.760 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         0.995   706.755    if_instance/im/reg_read_spe[1]
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124   706.879 f  if_instance/im/registers[31][23]_i_4/O
                         net (fo=2, routed)           1.212   708.090    if_instance/im/registers[31][23]_i_4_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124   708.214 r  if_instance/im/dmem_i_72/O
                         net (fo=2, routed)           0.309   708.523    if_instance/im/reg_read_data_2[22]
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.124   708.648 r  if_instance/im/registers[31][23]_i_29/O
                         net (fo=29, routed)          1.402   710.049    if_instance/im/registers[31][23]_i_29_n_0
    SLICE_X54Y81         LUT4 (Prop_lut4_I3_O)        0.150   710.199 r  if_instance/im/registers[31][23]_i_65/O
                         net (fo=1, routed)           0.407   710.606    if_instance/im/registers[31][23]_i_65_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.348   710.954 r  if_instance/im/registers[31][23]_i_64/O
                         net (fo=2, routed)           0.803   711.758    if_instance/im/registers[31][23]_i_64_n_0
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124   711.882 r  if_instance/im/registers[31][23]_i_62/O
                         net (fo=3, routed)           0.579   712.461    if_instance/im/registers[31][23]_i_62_n_0
    SLICE_X56Y85         LUT4 (Prop_lut4_I0_O)        0.124   712.585 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.610   713.195    if_instance/im/dmem_i_782_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124   713.319 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.784   714.103    if_instance/im/dmem_i_407_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   714.227 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.018   715.245    if_instance/im/dmem_i_206_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.124   715.369 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.886   716.255    if_instance/im/dmem_i_97_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124   716.379 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.172   717.552    uart_instance/state_reg_rep__1_0[13]
    SLICE_X53Y92         LUT4 (Prop_lut4_I2_O)        0.124   717.676 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.687   719.363    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124   719.487 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.919   721.405    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clk_in (IN)
                         net (fo=0)                   0.000   700.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.636    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.322   695.313 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   696.943    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.034 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.857   698.891    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.100   698.991 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   699.513    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   699.604 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   701.129    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   701.525    
                         clock uncertainty           -0.319   701.207    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   700.764    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        700.763    
                         arrival time                        -721.405    
  -------------------------------------------------------------------
                         slack                                -20.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.186ns (7.339%)  route 2.349ns (92.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    -0.540    io_instance/clk_23MHz
    SLICE_X68Y107        FDRE                                         r  io_instance/write_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  io_instance/write_data_reg[29]/Q
                         net (fo=1, routed)           1.219     0.821    uart_instance/io_write_data[29]
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.045     0.866 r  uart_instance/dmem_i_19/O
                         net (fo=4, routed)           1.129     1.995    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.907     0.629    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.186    
                         clock uncertainty            0.319     1.505    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.801    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.186ns (7.305%)  route 2.360ns (92.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X68Y102        FDRE                                         r  io_instance/write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  io_instance/write_data_reg[9]/Q
                         net (fo=1, routed)           1.159     0.763    uart_instance/io_write_data[9]
    SLICE_X68Y95         LUT5 (Prop_lut5_I1_O)        0.045     0.808 r  uart_instance/dmem_i_39/O
                         net (fo=4, routed)           1.201     2.009    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.908     0.630    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.187    
                         clock uncertainty            0.319     1.506    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.802    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.186ns (7.354%)  route 2.343ns (92.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.567    -0.536    io_instance/clk_23MHz
    SLICE_X65Y99         FDRE                                         r  io_instance/write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  io_instance/write_data_reg[3]/Q
                         net (fo=1, routed)           1.145     0.750    uart_instance/io_write_data[3]
    SLICE_X62Y94         LUT5 (Prop_lut5_I1_O)        0.045     0.795 r  uart_instance/dmem_i_45/O
                         net (fo=1, routed)           1.198     1.994    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.877     0.599    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.156    
                         clock uncertainty            0.319     1.475    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.771    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.186ns (7.327%)  route 2.353ns (92.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.565    -0.538    io_instance/clk_23MHz
    SLICE_X69Y100        FDRE                                         r  io_instance/write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  io_instance/write_data_reg[4]/Q
                         net (fo=1, routed)           1.105     0.708    uart_instance/io_write_data[4]
    SLICE_X62Y95         LUT5 (Prop_lut5_I1_O)        0.045     0.753 r  uart_instance/dmem_i_44/O
                         net (fo=1, routed)           1.248     2.001    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.877     0.599    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.156    
                         clock uncertainty            0.319     1.475    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.771    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.186ns (7.233%)  route 2.386ns (92.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X68Y103        FDRE                                         r  io_instance/write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  io_instance/write_data_reg[8]/Q
                         net (fo=1, routed)           1.221     0.824    uart_instance/io_write_data[8]
    SLICE_X68Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.869 r  uart_instance/dmem_i_40/O
                         net (fo=4, routed)           1.164     2.033    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.908     0.630    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.187    
                         clock uncertainty            0.319     1.506    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.802    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.186ns (7.168%)  route 2.409ns (92.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X68Y103        FDRE                                         r  io_instance/write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  io_instance/write_data_reg[11]/Q
                         net (fo=1, routed)           1.223     0.826    uart_instance/io_write_data[11]
    SLICE_X68Y90         LUT5 (Prop_lut5_I1_O)        0.045     0.871 r  uart_instance/dmem_i_37/O
                         net (fo=4, routed)           1.186     2.056    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.908     0.630    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.187    
                         clock uncertainty            0.319     1.506    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.802    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.186ns (7.137%)  route 2.420ns (92.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X68Y105        FDRE                                         r  io_instance/write_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  io_instance/write_data_reg[24]/Q
                         net (fo=1, routed)           1.175     0.777    uart_instance/io_write_data[24]
    SLICE_X64Y96         LUT5 (Prop_lut5_I1_O)        0.045     0.822 r  uart_instance/dmem_i_24/O
                         net (fo=4, routed)           1.246     2.068    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.907     0.629    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.186    
                         clock uncertainty            0.319     1.505    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.801    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.209ns (8.015%)  route 2.399ns (91.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    -0.540    io_instance/clk_23MHz
    SLICE_X66Y107        FDRE                                         r  io_instance/write_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  io_instance/write_data_reg[30]/Q
                         net (fo=1, routed)           1.078     0.703    uart_instance/io_write_data[30]
    SLICE_X66Y100        LUT5 (Prop_lut5_I1_O)        0.045     0.748 r  uart_instance/dmem_i_18/O
                         net (fo=4, routed)           1.320     2.068    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.907     0.629    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.186    
                         clock uncertainty            0.319     1.505    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.801    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.186ns (7.218%)  route 2.391ns (92.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X64Y106        FDRE                                         r  io_instance/write_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  io_instance/write_data_reg[27]/Q
                         net (fo=1, routed)           1.164     0.767    uart_instance/io_write_data[27]
    SLICE_X62Y96         LUT5 (Prop_lut5_I1_O)        0.045     0.812 r  uart_instance/dmem_i_21/O
                         net (fo=4, routed)           1.227     2.038    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.876     0.598    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.155    
                         clock uncertainty            0.319     1.474    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.770    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 io_instance/write_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_cpu_wiz_clk rise@0.000ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.186ns (7.111%)  route 2.430ns (92.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.564    -0.539    io_instance/clk_23MHz
    SLICE_X68Y103        FDRE                                         r  io_instance/write_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  io_instance/write_data_reg[12]/Q
                         net (fo=1, routed)           1.198     0.800    uart_instance/io_write_data[12]
    SLICE_X66Y94         LUT5 (Prop_lut5_I1_O)        0.045     0.845 r  uart_instance/dmem_i_36/O
                         net (fo=4, routed)           1.232     2.077    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.012    -0.600    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.544 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.237    -0.307    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.278 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          0.908     0.630    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.187    
                         clock uncertainty            0.319     1.506    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.802    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :         3000  Failing Endpoints,  Worst Slack      -20.560ns,  Total Violation   -40299.758ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.560ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.561ns  (logic 5.736ns (24.345%)  route 17.825ns (75.655%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 805.261 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.201   825.332    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.535   805.261    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.657    
                         clock uncertainty           -0.319   805.338    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.772    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.772    
                         arrival time                        -825.332    
  -------------------------------------------------------------------
                         slack                                -20.560    

Slack (VIOLATED) :        -20.536ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.527ns  (logic 5.736ns (24.380%)  route 17.791ns (75.620%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 805.251 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.167   825.298    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   805.251    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.647    
                         clock uncertainty           -0.319   805.328    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.762    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.762    
                         arrival time                        -825.298    
  -------------------------------------------------------------------
                         slack                                -20.536    

Slack (VIOLATED) :        -20.496ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.493ns  (logic 5.736ns (24.416%)  route 17.757ns (75.584%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.908ns = ( 805.256 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.132   825.264    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.530   805.256    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.652    
                         clock uncertainty           -0.319   805.333    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.767    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.767    
                         arrival time                        -825.263    
  -------------------------------------------------------------------
                         slack                                -20.496    

Slack (VIOLATED) :        -20.483ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.589ns  (logic 5.736ns (24.316%)  route 17.853ns (75.684%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 805.366 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.229   825.360    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.640   805.366    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.762    
                         clock uncertainty           -0.319   805.443    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   804.877    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.877    
                         arrival time                        -825.360    
  -------------------------------------------------------------------
                         slack                                -20.483    

Slack (VIOLATED) :        -20.461ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.552ns  (logic 5.736ns (24.355%)  route 17.816ns (75.645%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.002ns = ( 805.350 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.192   825.323    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.624   805.350    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.746    
                         clock uncertainty           -0.319   805.427    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.861    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.861    
                         arrival time                        -825.323    
  -------------------------------------------------------------------
                         slack                                -20.461    

Slack (VIOLATED) :        -20.419ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.411ns  (logic 5.375ns (22.959%)  route 18.036ns (77.041%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 805.251 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          1.000   814.414    if_instance/im/dmem_i_501_n_0
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.124   814.538 r  if_instance/im/registers[31][1]_i_38/O
                         net (fo=1, routed)           0.000   814.538    if_instance/im/registers[31][1]_i_38_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.939 r  if_instance/im/registers_reg[31][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   814.939    if_instance/im/registers_reg[31][1]_i_26_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   815.161 r  if_instance/im/dmem_i_469/O[0]
                         net (fo=3, routed)           0.873   816.034    if_instance/im/alu_instance/data6[4]
    SLICE_X44Y76         LUT3 (Prop_lut3_I2_O)        0.299   816.333 r  if_instance/im/dmem_i_842/O
                         net (fo=1, routed)           0.555   816.888    if_instance/im/dmem_i_842_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124   817.012 r  if_instance/im/dmem_i_495/O
                         net (fo=1, routed)           0.000   817.012    if_instance/im/dmem_i_495_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I0_O)      0.212   817.224 r  if_instance/im/dmem_i_260/O
                         net (fo=1, routed)           1.408   818.631    if_instance/im/dmem_i_260_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I0_O)        0.299   818.930 r  if_instance/im/dmem_i_119/O
                         net (fo=1, routed)           0.910   819.841    if_instance/im/dmem_i_119_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I4_O)        0.124   819.965 r  if_instance/im/dmem_i_61/O
                         net (fo=2, routed)           1.739   821.704    uart_instance/state_reg_rep__1_0[2]
    SLICE_X62Y94         LUT5 (Prop_lut5_I2_O)        0.124   821.828 r  uart_instance/dmem_i_14/O
                         net (fo=15, routed)          3.354   825.182    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   805.251    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.647    
                         clock uncertainty           -0.319   805.328    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   804.762    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.762    
                         arrival time                        -825.182    
  -------------------------------------------------------------------
                         slack                                -20.419    

Slack (VIOLATED) :        -20.415ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.524ns  (logic 5.736ns (24.384%)  route 17.788ns (75.616%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.021ns = ( 805.369 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.164   825.295    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.643   805.369    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.765    
                         clock uncertainty           -0.319   805.446    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.880    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.880    
                         arrival time                        -825.295    
  -------------------------------------------------------------------
                         slack                                -20.415    

Slack (VIOLATED) :        -20.403ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.513ns  (logic 5.736ns (24.395%)  route 17.777ns (75.605%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 805.370 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.153   825.284    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.644   805.370    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.766    
                         clock uncertainty           -0.319   805.447    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.881    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.881    
                         arrival time                        -825.284    
  -------------------------------------------------------------------
                         slack                                -20.403    

Slack (VIOLATED) :        -20.382ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.388ns  (logic 5.736ns (24.526%)  route 17.652ns (75.474%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 805.265 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         1.265   810.865    if_instance/im/reg_read_spe[1]
    SLICE_X32Y79         LUT4 (Prop_lut4_I3_O)        0.124   810.989 f  if_instance/im/dmem_i_192/O
                         net (fo=2, routed)           1.114   812.103    if_instance/im/dmem_i_192_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124   812.227 r  if_instance/im/dmem_i_92/O
                         net (fo=2, routed)           1.063   813.290    if_instance/im/reg_read_data_2[2]
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.124   813.414 r  if_instance/im/dmem_i_501/O
                         net (fo=29, routed)          0.839   814.253    if_instance/im/dmem_i_501_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I1_O)        0.124   814.377 r  if_instance/im/registers[31][1]_i_51/O
                         net (fo=1, routed)           0.000   814.377    if_instance/im/registers[31][1]_i_51_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   814.778 r  if_instance/im/registers_reg[31][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000   814.778    if_instance/im/registers_reg[31][1]_i_42_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   815.112 r  if_instance/im/dmem_i_830/O[1]
                         net (fo=2, routed)           0.904   816.016    if_instance/im/alu_instance/data7[5]
    SLICE_X42Y82         LUT3 (Prop_lut3_I0_O)        0.329   816.345 r  if_instance/im/dmem_i_839/O
                         net (fo=1, routed)           0.753   817.098    if_instance/im/dmem_i_839_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.348   817.446 r  if_instance/im/dmem_i_487/O
                         net (fo=1, routed)           0.000   817.446    if_instance/im/dmem_i_487_n_0
    SLICE_X38Y82         MUXF7 (Prop_muxf7_I0_O)      0.209   817.655 r  if_instance/im/dmem_i_255/O
                         net (fo=1, routed)           1.967   819.623    if_instance/im/dmem_i_255_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.297   819.920 r  if_instance/im/dmem_i_117/O
                         net (fo=1, routed)           0.953   820.872    if_instance/im/dmem_i_117_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.124   820.996 r  if_instance/im/dmem_i_60/O
                         net (fo=2, routed)           1.011   822.007    uart_instance/state_reg_rep__1_0[3]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.124   822.131 r  uart_instance/dmem_i_13/O
                         net (fo=15, routed)          3.027   825.159    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.539   805.265    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.661    
                         clock uncertainty           -0.319   805.342    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   804.776    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.776    
                         arrival time                        -825.158    
  -------------------------------------------------------------------
                         slack                                -20.382    

Slack (VIOLATED) :        -20.361ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_23MHz_cpu_wiz_clk fall@804.348ns - clk_10MHz_cpu_wiz_clk rise@800.000ns)
  Data Path Delay:        23.475ns  (logic 4.936ns (21.026%)  route 18.539ns (78.973%))
  Logic Levels:           18  (LUT2=2 LUT4=6 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 805.251 - 804.348 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 801.771 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clk_in (IN)
                         net (fo=0)                   0.000   800.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   802.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   795.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   797.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   797.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   799.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   799.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   800.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   800.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   801.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   804.225 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   805.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   806.102 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   806.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   806.421 f  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.223   807.644    if_instance/im/opcode[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124   807.768 r  if_instance/im/lo[31]_i_4/O
                         net (fo=82, routed)          0.717   808.485    if_instance/im/is_R_type
    SLICE_X30Y81         LUT5 (Prop_lut5_I0_O)        0.124   808.609 r  if_instance/im/registers[31][31]_i_17/O
                         net (fo=3, routed)           0.867   809.477    if_instance/im/registers[31][31]_i_17_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124   809.601 r  if_instance/im/registers[31][31]_i_10/O
                         net (fo=160, routed)         0.995   810.596    if_instance/im/reg_read_spe[1]
    SLICE_X33Y82         LUT4 (Prop_lut4_I3_O)        0.124   810.720 f  if_instance/im/registers[31][23]_i_4/O
                         net (fo=2, routed)           1.212   811.931    if_instance/im/registers[31][23]_i_4_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124   812.055 r  if_instance/im/dmem_i_72/O
                         net (fo=2, routed)           0.309   812.364    if_instance/im/reg_read_data_2[22]
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.124   812.488 r  if_instance/im/registers[31][23]_i_29/O
                         net (fo=29, routed)          1.402   813.890    if_instance/im/registers[31][23]_i_29_n_0
    SLICE_X54Y81         LUT4 (Prop_lut4_I3_O)        0.150   814.040 r  if_instance/im/registers[31][23]_i_65/O
                         net (fo=1, routed)           0.407   814.447    if_instance/im/registers[31][23]_i_65_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.348   814.795 r  if_instance/im/registers[31][23]_i_64/O
                         net (fo=2, routed)           0.803   815.599    if_instance/im/registers[31][23]_i_64_n_0
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.124   815.723 r  if_instance/im/registers[31][23]_i_62/O
                         net (fo=3, routed)           0.579   816.302    if_instance/im/registers[31][23]_i_62_n_0
    SLICE_X56Y85         LUT4 (Prop_lut4_I0_O)        0.124   816.426 r  if_instance/im/dmem_i_782/O
                         net (fo=1, routed)           0.610   817.036    if_instance/im/dmem_i_782_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124   817.160 r  if_instance/im/dmem_i_407/O
                         net (fo=1, routed)           0.784   817.944    if_instance/im/dmem_i_407_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   818.068 r  if_instance/im/dmem_i_206/O
                         net (fo=1, routed)           1.018   819.086    if_instance/im/dmem_i_206_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.124   819.210 r  if_instance/im/dmem_i_97/O
                         net (fo=1, routed)           0.886   820.096    if_instance/im/dmem_i_97_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124   820.220 r  if_instance/im/dmem_i_50/O
                         net (fo=2, routed)           1.172   821.393    uart_instance/state_reg_rep__1_0[13]
    SLICE_X53Y92         LUT4 (Prop_lut4_I2_O)        0.124   821.517 r  uart_instance/dmem_i_3/O
                         net (fo=8, routed)           1.687   823.204    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124   823.328 r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.919   825.246    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clk_in (IN)
                         net (fo=0)                   0.000   804.348    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   806.983    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   799.661 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   801.291    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   801.382 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.631   803.013    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.100   803.113 r  cpu_clk_instance/dmem_i_1/O
                         net (fo=1, routed)           0.522   803.635    cpu_clk_instance/seg_data_reg[31]
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   803.726 r  cpu_clk_instance/seg_data_reg[31]_BUFG_inst/O
                         net (fo=32, routed)          1.525   805.251    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396   805.647    
                         clock uncertainty           -0.319   805.328    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   804.885    data_memory_instance/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        804.885    
                         arrival time                        -825.246    
  -------------------------------------------------------------------
                         slack                                -20.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.207%)  route 0.782ns (80.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X67Y110        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.782     0.383    io_instance/sb9/stable_reg_1[0]
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.045     0.428 r  io_instance/sb9/buffer[29]_i_1/O
                         net (fo=1, routed)           0.000     0.428    io_instance/sb9_n_3
    SLICE_X72Y107        FDCE                                         r  io_instance/buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.861    -0.750    io_instance/clk_23MHz
    SLICE_X72Y107        FDCE                                         r  io_instance/buffer_reg[29]/C
                         clock pessimism              0.557    -0.193    
                         clock uncertainty            0.319     0.126    
    SLICE_X72Y107        FDCE (Hold_fdce_C_D)         0.091     0.217    io_instance/buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 io_instance/sb0/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.485%)  route 0.770ns (84.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.602    -0.501    io_instance/sb0/clk_10MHz
    SLICE_X86Y109        FDCE                                         r  io_instance/sb0/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  io_instance/sb0/stable_reg/Q
                         net (fo=5, routed)           0.770     0.410    io_instance/sb0_n_0
    SLICE_X86Y110        FDCE                                         r  io_instance/last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.872    -0.739    io_instance/clk_23MHz
    SLICE_X86Y110        FDCE                                         r  io_instance/last_reg[0]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.319     0.137    
    SLICE_X86Y110        FDCE (Hold_fdce_C_D)         0.046     0.183    io_instance/last_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 io_instance/sb2/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/buffer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.287%)  route 0.778ns (80.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.562    -0.541    io_instance/sb2/clk_10MHz
    SLICE_X67Y110        FDCE                                         r  io_instance/sb2/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  io_instance/sb2/stable_reg/Q
                         net (fo=40, routed)          0.778     0.379    io_instance/sb9/stable_reg_1[0]
    SLICE_X69Y107        LUT4 (Prop_lut4_I2_O)        0.045     0.424 r  io_instance/sb9/buffer[27]_i_1/O
                         net (fo=1, routed)           0.000     0.424    io_instance/sb9_n_5
    SLICE_X69Y107        FDCE                                         r  io_instance/buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.835    -0.777    io_instance/clk_23MHz
    SLICE_X69Y107        FDCE                                         r  io_instance/buffer_reg[27]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.319     0.099    
    SLICE_X69Y107        FDCE (Hold_fdce_C_D)         0.091     0.190    io_instance/buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 io_instance/sb12/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.026%)  route 0.797ns (84.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.598    -0.505    io_instance/sb12/clk_10MHz
    SLICE_X85Y113        FDCE                                         r  io_instance/sb12/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141    -0.364 r  io_instance/sb12/stable_reg/Q
                         net (fo=5, routed)           0.797     0.434    io_instance/sb12_n_0
    SLICE_X87Y111        FDCE                                         r  io_instance/last_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.872    -0.739    io_instance/clk_23MHz
    SLICE_X87Y111        FDCE                                         r  io_instance/last_reg[12]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.319     0.137    
    SLICE_X87Y111        FDCE (Hold_fdce_C_D)         0.061     0.198    io_instance/last_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 io_instance/sb3/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.115%)  route 0.794ns (82.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.594    -0.509    io_instance/sb3/clk_10MHz
    SLICE_X78Y110        FDCE                                         r  io_instance/sb3/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  io_instance/sb3/stable_reg/Q
                         net (fo=9, routed)           0.794     0.450    io_instance/kb_3
    SLICE_X85Y110        FDCE                                         r  io_instance/last_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.871    -0.740    io_instance/clk_23MHz
    SLICE_X85Y110        FDCE                                         r  io_instance/last_reg[3]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.319     0.136    
    SLICE_X85Y110        FDCE (Hold_fdce_C_D)         0.070     0.206    io_instance/last_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 io_instance/sb4/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/last_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.780%)  route 0.813ns (85.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.602    -0.501    io_instance/sb4/clk_10MHz
    SLICE_X87Y109        FDCE                                         r  io_instance/sb4/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  io_instance/sb4/stable_reg/Q
                         net (fo=5, routed)           0.813     0.453    io_instance/sb4_n_0
    SLICE_X86Y110        FDCE                                         r  io_instance/last_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.872    -0.739    io_instance/clk_23MHz
    SLICE_X86Y110        FDCE                                         r  io_instance/last_reg[4]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.319     0.137    
    SLICE_X86Y110        FDCE (Hold_fdce_C_D)         0.070     0.207    io_instance/last_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 io_instance/sb3/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/kb_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.209ns (21.877%)  route 0.746ns (78.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.594    -0.509    io_instance/sb3/clk_10MHz
    SLICE_X78Y110        FDCE                                         r  io_instance/sb3/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.345 f  io_instance/sb3/stable_reg/Q
                         net (fo=9, routed)           0.746     0.402    io_instance/sb1/kb_3
    SLICE_X64Y104        LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  io_instance/sb1/kb_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.447    io_instance/sb1_n_1
    SLICE_X64Y104        FDCE                                         r  io_instance/kb_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X64Y104        FDCE                                         r  io_instance/kb_state_reg[1]/C
                         clock pessimism              0.557    -0.219    
                         clock uncertainty            0.319     0.100    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.092     0.192    io_instance/kb_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 io_instance/sb_ack/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sw_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.495%)  route 0.768ns (80.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.603    -0.500    io_instance/sb_ack/clk_10MHz
    SLICE_X83Y102        FDCE                                         r  io_instance/sb_ack/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.359 f  io_instance/sb_ack/stable_reg/Q
                         net (fo=7, routed)           0.768     0.410    io_instance/sb_ack/ack_s
    SLICE_X64Y102        LUT5 (Prop_lut5_I1_O)        0.045     0.455 r  io_instance/sb_ack/sw_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    io_instance/sb_ack_n_0
    SLICE_X64Y102        FDCE                                         r  io_instance/sw_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X64Y102        FDCE                                         r  io_instance/sw_state_reg[1]/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.092     0.193    io_instance/sw_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 io_instance/sb_ack/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/sw_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.492%)  route 0.768ns (80.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.603    -0.500    io_instance/sb_ack/clk_10MHz
    SLICE_X83Y102        FDCE                                         r  io_instance/sb_ack/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.359 f  io_instance/sb_ack/stable_reg/Q
                         net (fo=7, routed)           0.768     0.410    io_instance/sb_ack/ack_s
    SLICE_X64Y102        LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  io_instance/sb_ack/sw_done_i_1/O
                         net (fo=1, routed)           0.000     0.455    io_instance/sb_ack_n_4
    SLICE_X64Y102        FDCE                                         r  io_instance/sw_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.837    -0.775    io_instance/clk_23MHz
    SLICE_X64Y102        FDCE                                         r  io_instance/sw_done_reg/C
                         clock pessimism              0.557    -0.218    
                         clock uncertainty            0.319     0.101    
    SLICE_X64Y102        FDCE (Hold_fdce_C_D)         0.091     0.192    io_instance/sw_done_reg
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 io_instance/sb3/stable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_instance/kb_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_10MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.209ns (21.645%)  route 0.757ns (78.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.623 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.128    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.594    -0.509    io_instance/sb3/clk_10MHz
    SLICE_X78Y110        FDCE                                         r  io_instance/sb3/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDCE (Prop_fdce_C_Q)         0.164    -0.345 r  io_instance/sb3/stable_reg/Q
                         net (fo=9, routed)           0.757     0.412    io_instance/sb1/kb_3
    SLICE_X64Y104        LUT6 (Prop_lut6_I2_O)        0.045     0.457 r  io_instance/sb1/kb_done_i_1/O
                         net (fo=1, routed)           0.000     0.457    io_instance/sb1_n_34
    SLICE_X64Y104        FDCE                                         r  io_instance/kb_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.836    -0.776    io_instance/clk_23MHz
    SLICE_X64Y104        FDCE                                         r  io_instance/kb_done_reg/C
                         clock pessimism              0.557    -0.219    
                         clock uncertainty            0.319     0.100    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.091     0.191    io_instance/kb_done_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  clk_46MHz_cpu_wiz_clk
  To Clock:  clk_23MHz_cpu_wiz_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.671ns  (logic 1.073ns (18.920%)  route 4.598ns (81.080%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 20.288 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.498    15.355    if_instance/im/state_reg[0]_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.326    15.681 r  if_instance/im/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    15.681    if_instance/im_n_21
    SLICE_X39Y91         FDCE                                         r  if_instance/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.514    20.288    if_instance/clk_23MHz
    SLICE_X39Y91         FDCE                                         r  if_instance/pc_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.684    
                         clock uncertainty           -0.295    20.389    
    SLICE_X39Y91         FDCE (Setup_fdce_C_D)        0.032    20.421    if_instance/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                         -15.681    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.498ns  (logic 1.073ns (19.516%)  route 4.425ns (80.484%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 20.289 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.325    15.182    if_instance/im/state_reg[0]_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.326    15.508 r  if_instance/im/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    15.508    if_instance/im_n_16
    SLICE_X40Y96         FDCE                                         r  if_instance/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.515    20.289    if_instance/clk_23MHz
    SLICE_X40Y96         FDCE                                         r  if_instance/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.685    
                         clock uncertainty           -0.295    20.390    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)        0.032    20.422    if_instance/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.482ns  (logic 1.073ns (19.574%)  route 4.409ns (80.426%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 20.288 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.309    15.165    if_instance/im/state_reg[0]_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.326    15.491 r  if_instance/im/ra[4]_i_1/O
                         net (fo=1, routed)           0.000    15.491    if_instance/im_n_72
    SLICE_X39Y91         FDCE                                         r  if_instance/ra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.514    20.288    if_instance/clk_23MHz
    SLICE_X39Y91         FDCE                                         r  if_instance/ra_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.684    
                         clock uncertainty           -0.295    20.389    
    SLICE_X39Y91         FDCE (Setup_fdce_C_D)        0.034    20.423    if_instance/ra_reg[4]
  -------------------------------------------------------------------
                         required time                         20.423    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.528ns  (logic 1.073ns (19.410%)  route 4.455ns (80.590%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 20.289 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.355    15.212    if_instance/im/state_reg[0]_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.326    15.538 r  if_instance/im/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    15.538    if_instance/im_n_35
    SLICE_X38Y96         FDCE                                         r  if_instance/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.515    20.289    if_instance/clk_23MHz
    SLICE_X38Y96         FDCE                                         r  if_instance/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.685    
                         clock uncertainty           -0.295    20.390    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.084    20.474    if_instance/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -15.538    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.469ns  (logic 1.073ns (19.621%)  route 4.396ns (80.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 20.286 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.296    15.152    if_instance/im/state_reg[0]_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.326    15.478 r  if_instance/im/ra[29]_i_1/O
                         net (fo=1, routed)           0.000    15.478    if_instance/im_n_47
    SLICE_X43Y95         FDCE                                         r  if_instance/ra_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.512    20.286    if_instance/clk_23MHz
    SLICE_X43Y95         FDCE                                         r  if_instance/ra_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.682    
                         clock uncertainty           -0.295    20.387    
    SLICE_X43Y95         FDCE (Setup_fdce_C_D)        0.034    20.421    if_instance/ra_reg[29]
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.458ns  (logic 1.073ns (19.659%)  route 4.385ns (80.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 20.286 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.285    15.142    if_instance/im/state_reg[0]_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.326    15.468 r  if_instance/im/ra[3]_i_1/O
                         net (fo=1, routed)           0.000    15.468    if_instance/im_n_73
    SLICE_X44Y95         FDCE                                         r  if_instance/ra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.512    20.286    if_instance/clk_23MHz
    SLICE_X44Y95         FDCE                                         r  if_instance/ra_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.682    
                         clock uncertainty           -0.295    20.387    
    SLICE_X44Y95         FDCE (Setup_fdce_C_D)        0.034    20.421    if_instance/ra_reg[3]
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.336ns  (logic 1.073ns (20.107%)  route 4.263ns (79.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 20.289 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.163    15.020    if_instance/im/state_reg[0]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326    15.346 r  if_instance/im/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    15.346    if_instance/im_n_29
    SLICE_X35Y91         FDCE                                         r  if_instance/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.515    20.289    if_instance/clk_23MHz
    SLICE_X35Y91         FDCE                                         r  if_instance/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.685    
                         clock uncertainty           -0.295    20.390    
    SLICE_X35Y91         FDCE (Setup_fdce_C_D)        0.032    20.422    if_instance/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.338ns  (logic 1.073ns (20.100%)  route 4.265ns (79.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 20.289 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.165    15.022    if_instance/im/state_reg[0]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.326    15.348 r  if_instance/im/ra[21]_i_1/O
                         net (fo=1, routed)           0.000    15.348    if_instance/im_n_55
    SLICE_X35Y91         FDCE                                         r  if_instance/ra_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.515    20.289    if_instance/clk_23MHz
    SLICE_X35Y91         FDCE                                         r  if_instance/ra_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.685    
                         clock uncertainty           -0.295    20.390    
    SLICE_X35Y91         FDCE (Setup_fdce_C_D)        0.034    20.424    if_instance/ra_reg[21]
  -------------------------------------------------------------------
                         required time                         20.424    
                         arrival time                         -15.348    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.320ns  (logic 1.073ns (20.171%)  route 4.247ns (79.829%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 20.289 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.146    15.003    if_instance/im/state_reg[0]_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.326    15.329 r  if_instance/im/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    15.329    if_instance/im_n_15
    SLICE_X40Y96         FDCE                                         r  if_instance/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.515    20.289    if_instance/clk_23MHz
    SLICE_X40Y96         FDCE                                         r  if_instance/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.685    
                         clock uncertainty           -0.295    20.390    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)        0.034    20.424    if_instance/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         20.424    
                         arrival time                         -15.329    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 vic_instance/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        5.316ns  (logic 1.073ns (20.184%)  route 4.243ns (79.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 20.289 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.860ns = ( 10.010 - 10.870 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    12.415 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    13.648    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069     6.579 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     8.289    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.385 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.624    10.010    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.422    10.432 f  vic_instance/state_reg[1]/Q
                         net (fo=15, routed)          1.100    11.532    vic_instance/state[1]
    SLICE_X53Y98         LUT2 (Prop_lut2_I1_O)        0.325    11.857 r  vic_instance/ra[31]_i_4/O
                         net (fo=60, routed)          3.143    15.000    if_instance/im/state_reg[0]_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.326    15.326 r  if_instance/im/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    15.326    if_instance/im_n_39
    SLICE_X40Y96         FDCE                                         r  if_instance/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    17.052 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    18.682    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.515    20.289    if_instance/clk_23MHz
    SLICE_X40Y96         FDCE                                         r  if_instance/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.396    20.685    
                         clock uncertainty           -0.295    20.390    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)        0.034    20.424    if_instance/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         20.424    
                         arrival time                         -15.326    
  -------------------------------------------------------------------
                         slack                                  5.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.505ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.345ns  (logic 0.191ns (55.291%)  route 0.154ns (44.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 20.960 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 32.069 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    32.069    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.146    32.215 f  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.154    32.370    vic_instance/state[0]
    SLICE_X52Y99         LUT3 (Prop_lut3_I2_O)        0.045    32.415 r  vic_instance/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    32.415    if_instance/state_reg[1][0]
    SLICE_X52Y99         FDCE                                         r  if_instance/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    20.960    if_instance/clk_23MHz
    SLICE_X52Y99         FDCE                                         r  if_instance/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.517    
                         clock uncertainty            0.295    21.812    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.098    21.910    if_instance/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.910    
                         arrival time                          32.415    
  -------------------------------------------------------------------
                         slack                                 10.505    

Slack (MET) :             10.505ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 20.960 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 32.069 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    32.069    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.146    32.215 r  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.155    32.371    if_instance/im/state[0]
    SLICE_X52Y99         LUT4 (Prop_lut4_I1_O)        0.045    32.416 r  if_instance/im/ra[0]_i_1/O
                         net (fo=1, routed)           0.000    32.416    if_instance/im_n_76
    SLICE_X52Y99         FDCE                                         r  if_instance/ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    20.960    if_instance/clk_23MHz
    SLICE_X52Y99         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.517    
                         clock uncertainty            0.295    21.812    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.099    21.911    if_instance/ra_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.911    
                         arrival time                          32.416    
  -------------------------------------------------------------------
                         slack                                 10.505    

Slack (MET) :             10.534ns  (arrival time - required time)
  Source:                 vic_instance/current_interrupt_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/pending_interrupt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.397ns  (logic 0.191ns (48.120%)  route 0.206ns (51.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns = ( 10.330 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    10.330    vic_instance/CLK
    SLICE_X53Y98         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.146    10.476 f  vic_instance/current_interrupt_reg[1]/Q
                         net (fo=35, routed)          0.206    10.682    vic_instance/current_interrupt_reg_n_0_[1]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.045    10.727 r  vic_instance/pending_interrupt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.727    vic_instance/p_0_in[1]
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.779    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.295     0.073    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.120     0.193    vic_instance/pending_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                          10.727    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.581ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            vic_instance/pending_interrupt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk rise@0.000ns - clk_46MHz_cpu_wiz_clk fall@10.870ns)
  Data Path Delay:        0.444ns  (logic 0.191ns (43.057%)  route 0.253ns (56.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns = ( 10.330 - 10.870 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    11.182 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    11.622    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     9.246 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     9.741    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.767 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    10.330    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.146    10.476 f  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.253    10.729    vic_instance/state[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I3_O)        0.045    10.774 r  vic_instance/pending_interrupt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.774    vic_instance/p_0_in[3]
    SLICE_X54Y99         FDCE                                         r  vic_instance/pending_interrupt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.833    -0.779    vic_instance/clk_23MHz
    SLICE_X54Y99         FDCE                                         r  vic_instance/pending_interrupt_reg[3]/C
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.295     0.073    
    SLICE_X54Y99         FDCE (Hold_fdce_C_D)         0.120     0.193    vic_instance/pending_interrupt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                          10.774    
  -------------------------------------------------------------------
                         slack                                 10.581    

Slack (MET) :             10.961ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.833ns  (logic 0.236ns (28.344%)  route 0.597ns (71.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 20.965 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 32.069 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    32.069    vic_instance/CLK
    SLICE_X49Y101        FDCE                                         r  vic_instance/epc_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.146    32.215 r  vic_instance/epc_reg[13]/Q
                         net (fo=1, routed)           0.294    32.509    if_instance/im/epc_reg[31][13]
    SLICE_X46Y94         LUT5 (Prop_lut5_I3_O)        0.045    32.554 f  if_instance/im/ra[13]_i_3/O
                         net (fo=2, routed)           0.303    32.857    if_instance/im/ra[13]_i_3_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.045    32.902 r  if_instance/im/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    32.902    if_instance/im_n_32
    SLICE_X38Y93         FDCE                                         r  if_instance/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.838    20.965    if_instance/clk_23MHz
    SLICE_X38Y93         FDCE                                         r  if_instance/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.522    
                         clock uncertainty            0.295    21.817    
    SLICE_X38Y93         FDCE (Hold_fdce_C_D)         0.124    21.941    if_instance/pc_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.941    
                         arrival time                          32.902    
  -------------------------------------------------------------------
                         slack                                 10.961    

Slack (MET) :             10.992ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/ra_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.865ns  (logic 0.257ns (29.712%)  route 0.608ns (70.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 20.963 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 32.067 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    32.067    vic_instance/CLK
    SLICE_X54Y102        FDCE                                         r  vic_instance/epc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDCE (Prop_fdce_C_Q)         0.167    32.234 r  vic_instance/epc_reg[20]/Q
                         net (fo=1, routed)           0.314    32.548    if_instance/im/epc_reg[31][20]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    32.593 f  if_instance/im/ra[20]_i_3/O
                         net (fo=2, routed)           0.294    32.887    if_instance/im/ra[20]_i_3_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.045    32.932 r  if_instance/im/ra[20]_i_1/O
                         net (fo=1, routed)           0.000    32.932    if_instance/im_n_56
    SLICE_X42Y94         FDCE                                         r  if_instance/ra_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.836    20.963    if_instance/clk_23MHz
    SLICE_X42Y94         FDCE                                         r  if_instance/ra_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.520    
                         clock uncertainty            0.295    21.815    
    SLICE_X42Y94         FDCE (Hold_fdce_C_D)         0.125    21.940    if_instance/ra_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.940    
                         arrival time                          32.932    
  -------------------------------------------------------------------
                         slack                                 10.992    

Slack (MET) :             11.003ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.878ns  (logic 0.257ns (29.278%)  route 0.621ns (70.722%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 20.965 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 32.067 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    32.067    vic_instance/CLK
    SLICE_X54Y102        FDCE                                         r  vic_instance/epc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDCE (Prop_fdce_C_Q)         0.167    32.234 r  vic_instance/epc_reg[20]/Q
                         net (fo=1, routed)           0.314    32.548    if_instance/im/epc_reg[31][20]
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    32.593 f  if_instance/im/ra[20]_i_3/O
                         net (fo=2, routed)           0.307    32.900    if_instance/im/ra[20]_i_3_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.045    32.945 r  if_instance/im/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    32.945    if_instance/im_n_25
    SLICE_X38Y93         FDCE                                         r  if_instance/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.838    20.965    if_instance/clk_23MHz
    SLICE_X38Y93         FDCE                                         r  if_instance/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.522    
                         clock uncertainty            0.295    21.817    
    SLICE_X38Y93         FDCE (Hold_fdce_C_D)         0.125    21.942    if_instance/pc_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.942    
                         arrival time                          32.945    
  -------------------------------------------------------------------
                         slack                                 11.003    

Slack (MET) :             11.012ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.884ns  (logic 0.236ns (26.687%)  route 0.648ns (73.314%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 20.965 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 32.069 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    32.069    vic_instance/CLK
    SLICE_X49Y101        FDCE                                         r  vic_instance/epc_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.146    32.215 r  vic_instance/epc_reg[26]/Q
                         net (fo=1, routed)           0.218    32.434    if_instance/im/epc_reg[31][26]
    SLICE_X45Y98         LUT5 (Prop_lut5_I3_O)        0.045    32.479 f  if_instance/im/ra[26]_i_3/O
                         net (fo=2, routed)           0.430    32.908    if_instance/im/ra[26]_i_3_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.045    32.953 r  if_instance/im/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    32.953    if_instance/im_n_19
    SLICE_X34Y92         FDCE                                         r  if_instance/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.838    20.965    if_instance/clk_23MHz
    SLICE_X34Y92         FDCE                                         r  if_instance/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.522    
                         clock uncertainty            0.295    21.817    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.125    21.942    if_instance/pc_reg[26]
  -------------------------------------------------------------------
                         required time                        -21.942    
                         arrival time                          32.953    
  -------------------------------------------------------------------
                         slack                                 11.012    

Slack (MET) :             11.042ns  (arrival time - required time)
  Source:                 vic_instance/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.885ns  (logic 0.191ns (21.570%)  route 0.694ns (78.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 20.963 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 32.069 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    32.069    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.146    32.215 f  vic_instance/state_reg[0]/Q
                         net (fo=16, routed)          0.694    32.910    if_instance/im/state[0]
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.045    32.955 r  if_instance/im/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    32.955    if_instance/im_n_44
    SLICE_X43Y95         FDCE                                         r  if_instance/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.836    20.963    if_instance/clk_23MHz
    SLICE_X43Y95         FDCE                                         r  if_instance/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.520    
                         clock uncertainty            0.295    21.815    
    SLICE_X43Y95         FDCE (Hold_fdce_C_D)         0.098    21.913    if_instance/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.913    
                         arrival time                          32.955    
  -------------------------------------------------------------------
                         slack                                 11.042    

Slack (MET) :             11.051ns  (arrival time - required time)
  Source:                 vic_instance/epc_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Destination:            if_instance/pc_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_23MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_23MHz_cpu_wiz_clk fall@21.739ns - clk_46MHz_cpu_wiz_clk fall@32.609ns)
  Data Path Delay:        0.921ns  (logic 0.236ns (25.614%)  route 0.685ns (74.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 20.964 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 32.069 - 32.609 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    32.921 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    33.361    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    30.986 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    31.480    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    31.506 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.563    32.069    vic_instance/CLK
    SLICE_X49Y101        FDCE                                         r  vic_instance/epc_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.146    32.215 r  vic_instance/epc_reg[19]/Q
                         net (fo=1, routed)           0.332    32.547    if_instance/im/epc_reg[31][19]
    SLICE_X46Y94         LUT5 (Prop_lut5_I3_O)        0.045    32.592 f  if_instance/im/ra[19]_i_3/O
                         net (fo=2, routed)           0.354    32.946    if_instance/im/ra[19]_i_3_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.045    32.991 r  if_instance/im/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    32.991    if_instance/im_n_26
    SLICE_X38Y92         FDCE                                         r  if_instance/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    22.720    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    19.559 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    20.098    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.127 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.837    20.964    if_instance/clk_23MHz
    SLICE_X38Y92         FDCE                                         r  if_instance/pc_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.557    21.521    
                         clock uncertainty            0.295    21.816    
    SLICE_X38Y92         FDCE (Hold_fdce_C_D)         0.124    21.940    if_instance/pc_reg[19]
  -------------------------------------------------------------------
                         required time                        -21.940    
                         arrival time                          32.991    
  -------------------------------------------------------------------
                         slack                                 11.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            2  Failing Endpoints,  Worst Slack      -11.214ns,  Total Violation      -19.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.214ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_46MHz_cpu_wiz_clk fall@402.174ns - clk_10MHz_cpu_wiz_clk rise@400.000ns)
  Data Path Delay:        10.248ns  (logic 3.322ns (32.416%)  route 6.926ns (67.584%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 400.711 - 402.174 ) 
    Source Clock Delay      (SCD):    1.786ns = ( 401.786 - 400.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    400.000   400.000 r  
    Y18                                               0.000   400.000 r  clk_in (IN)
                         net (fo=0)                   0.000   400.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   401.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   402.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   395.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   397.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   397.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   399.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   399.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   400.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   400.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.684   401.786    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   404.240 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.409   405.649    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[5]
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.124   405.773 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=1, routed)           0.283   406.057    if_instance/im/imem_inst[28]
    SLICE_X13Y80         LUT2 (Prop_lut2_I0_O)        0.124   406.181 r  if_instance/im/lo[31]_i_13/O
                         net (fo=125, routed)         2.195   408.376    if_instance/im/opcode[2]
    SLICE_X28Y84         LUT6 (Prop_lut6_I2_O)        0.124   408.500 r  if_instance/im/hi[30]_i_2/O
                         net (fo=67, routed)          1.877   410.377    if_instance/im/alu_en
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124   410.501 r  if_instance/im/pending_interrupt[1]_i_2/O
                         net (fo=2, routed)           0.436   410.936    if_instance/im/alu_exception
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124   411.060 r  if_instance/im/state[0]_i_3/O
                         net (fo=1, routed)           0.292   411.353    vic_instance/pending_interrupt_reg[1]_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I3_O)        0.124   411.477 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.433   411.910    vic_instance/next_state[0]
    SLICE_X53Y99         LUT3 (Prop_lut3_I0_O)        0.124   412.034 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000   412.034    vic_instance/state[0]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                    402.174   402.174 f  
    Y18                                               0.000   402.174 f  clk_in (IN)
                         net (fo=0)                   0.000   402.174    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   403.648 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   404.810    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   397.487 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   399.117    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   399.208 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.502   400.711    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.396   401.107    
                         clock uncertainty           -0.319   400.788    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)        0.032   400.820    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        400.820    
                         arrival time                        -412.034    
  -------------------------------------------------------------------
                         slack                                -11.214    

Slack (VIOLATED) :        -8.761ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_46MHz_cpu_wiz_clk fall@402.174ns - clk_10MHz_cpu_wiz_clk rise@400.000ns)
  Data Path Delay:        7.856ns  (logic 2.944ns (37.473%)  route 4.912ns (62.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 400.711 - 402.174 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 401.771 - 400.000 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    400.000   400.000 r  
    Y18                                               0.000   400.000 r  clk_in (IN)
                         net (fo=0)                   0.000   400.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   401.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   402.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069   395.709 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   397.420    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   397.516 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         1.782   399.298    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124   399.422 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584   400.006    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   400.102 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669   401.771    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   404.225 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753   405.978    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124   406.102 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195   406.297    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124   406.421 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.781   408.201    if_instance/im/opcode[1]
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124   408.325 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          1.184   409.509    vic_instance/is_eret
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.118   409.627 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000   409.627    vic_instance/state[1]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                    402.174   402.174 f  
    Y18                                               0.000   402.174 f  clk_in (IN)
                         net (fo=0)                   0.000   402.174    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   403.648 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   404.810    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   397.487 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   399.117    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   399.208 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.502   400.711    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.396   401.107    
                         clock uncertainty           -0.319   400.788    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)        0.078   400.866    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        400.866    
                         arrival time                        -409.627    
  -------------------------------------------------------------------
                         slack                                 -8.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.173ns  (arrival time - required time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.174ns  (clk_46MHz_cpu_wiz_clk fall@97.826ns - clk_10MHz_cpu_wiz_clk rise@100.000ns)
  Data Path Delay:        1.843ns  (logic 0.324ns (17.580%)  route 1.519ns (82.420%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 97.047 - 97.826 ) 
    Source Clock Delay      (SCD):    0.367ns = ( 100.367 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   100.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    98.377 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    98.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.898 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.626    99.524    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045    99.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.215    99.784    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    99.810 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.557   100.367    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y82         FDRE                                         r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141   100.508 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.488   100.996    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y82         LUT6 (Prop_lut6_I3_O)        0.045   101.041 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=39, routed)          0.125   101.166    if_instance/im/imem_inst[30]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.045   101.211 f  if_instance/im/lo[31]_i_12/O
                         net (fo=24, routed)          0.428   101.639    if_instance/im/opcode[4]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045   101.684 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.478   102.162    vic_instance/is_eret
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.048   102.210 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000   102.210    vic_instance/state[1]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     97.826    97.826 f  
    Y18                                               0.000    97.826 f  clk_in (IN)
                         net (fo=0)                   0.000    97.826    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    98.327 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    98.807    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    95.646 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    96.185    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    96.214 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    97.047    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    97.604    
                         clock uncertainty            0.319    97.923    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.114    98.037    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -98.037    
                         arrival time                         102.210    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.390ns  (arrival time - required time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_cpu_wiz_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.174ns  (clk_46MHz_cpu_wiz_clk fall@97.826ns - clk_10MHz_cpu_wiz_clk rise@100.000ns)
  Data Path Delay:        2.044ns  (logic 0.366ns (17.902%)  route 1.678ns (82.098%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 97.047 - 97.826 ) 
    Source Clock Delay      (SCD):    0.367ns = ( 100.367 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_cpu_wiz_clk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   100.312 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.752    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    98.377 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    98.872    cpu_clk_instance/cpu_wiz_clock/inst/clk_10MHz_cpu_wiz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.898 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout3_buf/O
                         net (fo=818, routed)         0.626    99.524    cpu_clk_instance/clk_10MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045    99.569 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.215    99.784    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    99.810 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          0.557   100.367    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y82         FDRE                                         r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141   100.508 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.488   100.996    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y82         LUT6 (Prop_lut6_I3_O)        0.045   101.041 f  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=39, routed)          0.125   101.166    if_instance/im/imem_inst[30]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.045   101.211 f  if_instance/im/lo[31]_i_12/O
                         net (fo=24, routed)          0.428   101.639    if_instance/im/opcode[4]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045   101.684 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          0.502   102.186    vic_instance/is_eret
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.045   102.231 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.135   102.366    vic_instance/next_state[0]
    SLICE_X53Y99         LUT3 (Prop_lut3_I0_O)        0.045   102.411 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000   102.411    vic_instance/state[0]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     97.826    97.826 f  
    Y18                                               0.000    97.826 f  clk_in (IN)
                         net (fo=0)                   0.000    97.826    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    98.327 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    98.807    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    95.646 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    96.185    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    96.214 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    97.047    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    97.604    
                         clock uncertainty            0.319    97.923    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.098    98.021    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -98.021    
                         arrival time                         102.411    
  -------------------------------------------------------------------
                         slack                                  4.390    





---------------------------------------------------------------------------------------------------
From Clock:  clk_23MHz_cpu_wiz_clk
  To Clock:  clk_46MHz_cpu_wiz_clk

Setup :            2  Failing Endpoints,  Worst Slack       -3.001ns,  Total Violation       -3.549ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 3.322ns (32.416%)  route 6.926ns (67.584%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -3.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 9.406 - 10.870 ) 
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.684     2.293    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.747 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.409     6.156    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4[5]
    SLICE_X14Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.280 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=1, routed)           0.283     6.564    if_instance/im/imem_inst[28]
    SLICE_X13Y80         LUT2 (Prop_lut2_I0_O)        0.124     6.688 r  if_instance/im/lo[31]_i_13/O
                         net (fo=125, routed)         2.195     8.883    if_instance/im/opcode[2]
    SLICE_X28Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.007 r  if_instance/im/hi[30]_i_2/O
                         net (fo=67, routed)          1.877    10.884    if_instance/im/alu_en
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  if_instance/im/pending_interrupt[1]_i_2/O
                         net (fo=2, routed)           0.436    11.443    if_instance/im/alu_exception
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    11.567 r  if_instance/im/state[0]_i_3/O
                         net (fo=1, routed)           0.292    11.860    vic_instance/pending_interrupt_reg[1]_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I3_O)        0.124    11.984 r  vic_instance/state[0]_i_2/O
                         net (fo=1, routed)           0.433    12.417    vic_instance/next_state[0]
    SLICE_X53Y99         LUT3 (Prop_lut3_I0_O)        0.124    12.541 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.541    vic_instance/state[0]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.502     9.406    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.802    
                         clock uncertainty           -0.295     9.508    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)        0.032     9.540    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 2.944ns (37.473%)  route 4.912ns (62.527%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 9.406 - 10.870 ) 
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        2.289    -0.195    cpu_clk_instance/clk_23MHz
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.071 r  cpu_clk_instance/imem_i_1/O
                         net (fo=1, routed)           0.584     0.513    cpu_clk_instance/clka
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.609 r  cpu_clk_instance/clka_BUFG_inst/O
                         net (fo=32, routed)          1.669     2.278    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.732 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.753     6.485    if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X30Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  if_instance/im/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=35, routed)          0.195     6.804    if_instance/im/imem_inst[27]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.124     6.928 r  if_instance/im/lo[31]_i_8/O
                         net (fo=60, routed)          1.781     8.708    if_instance/im/opcode[1]
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.832 f  if_instance/im/state[1]_i_2/O
                         net (fo=34, routed)          1.184    10.016    vic_instance/is_eret
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.118    10.134 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.134    vic_instance/state[1]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.502     9.406    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.802    
                         clock uncertainty           -0.295     9.508    
    SLICE_X53Y99         FDCE (Setup_fdce_C_D)        0.078     9.586    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.642ns (19.961%)  route 2.574ns (80.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 9.410 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.162     0.820    vic_instance/Q[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     0.944 r  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          1.412     2.356    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506     9.410    vic_instance/CLK
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.806    
                         clock uncertainty           -0.295     9.512    
    SLICE_X63Y90         FDRE (Setup_fdre_C_CE)      -0.202     9.310    vic_instance/epc_all_reg[7][10]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.642ns (19.961%)  route 2.574ns (80.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 9.410 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.162     0.820    vic_instance/Q[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     0.944 r  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          1.412     2.356    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506     9.410    vic_instance/CLK
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][4]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.806    
                         clock uncertainty           -0.295     9.512    
    SLICE_X63Y90         FDRE (Setup_fdre_C_CE)      -0.202     9.310    vic_instance/epc_all_reg[7][4]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.642ns (19.961%)  route 2.574ns (80.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 9.410 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.162     0.820    vic_instance/Q[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     0.944 r  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          1.412     2.356    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.506     9.410    vic_instance/CLK
    SLICE_X63Y90         FDRE                                         r  vic_instance/epc_all_reg[7][9]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.806    
                         clock uncertainty           -0.295     9.512    
    SLICE_X63Y90         FDRE (Setup_fdre_C_CE)      -0.202     9.310    vic_instance/epc_all_reg[7][9]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.642ns (21.391%)  route 2.359ns (78.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 9.403 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          1.162     0.820    vic_instance/Q[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     0.944 r  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          1.197     2.141    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  vic_instance/epc_all_reg[7][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.499     9.403    vic_instance/CLK
    SLICE_X51Y101        FDRE                                         r  vic_instance/epc_all_reg[7][26]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.799    
                         clock uncertainty           -0.295     9.504    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.202     9.302    vic_instance/epc_all_reg[7][26]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.141    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.642ns (21.592%)  route 2.331ns (78.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 9.411 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 r  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          0.497     0.155    vic_instance/Q[0]
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     0.279 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.834     2.113    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507     9.411    vic_instance/CLK
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][10]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.807    
                         clock uncertainty           -0.295     9.513    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.164     9.349    vic_instance/epc_all_reg[1][10]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.642ns (21.592%)  route 2.331ns (78.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 9.411 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 r  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          0.497     0.155    vic_instance/Q[0]
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     0.279 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.834     2.113    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507     9.411    vic_instance/CLK
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.807    
                         clock uncertainty           -0.295     9.513    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.164     9.349    vic_instance/epc_all_reg[1][4]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.642ns (21.592%)  route 2.331ns (78.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 9.411 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 r  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          0.497     0.155    vic_instance/Q[0]
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124     0.279 r  vic_instance/epc_all[1][31]_i_1/O
                         net (fo=32, routed)          1.834     2.113    vic_instance/epc_all[1][31]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.507     9.411    vic_instance/CLK
    SLICE_X62Y91         FDRE                                         r  vic_instance/epc_all_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.807    
                         clock uncertainty           -0.295     9.513    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.164     9.349    vic_instance/epc_all_reg[1][9]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 vic_instance/pending_interrupt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.642ns (22.990%)  route 2.151ns (77.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.395 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        1.624    -0.860    vic_instance/clk_23MHz
    SLICE_X54Y98         FDCE                                         r  vic_instance/pending_interrupt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.342 f  vic_instance/pending_interrupt_reg[1]/Q
                         net (fo=29, routed)          0.830     0.488    vic_instance/Q[0]
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124     0.612 r  vic_instance/epc_all[3][31]_i_1/O
                         net (fo=32, routed)          1.321     1.933    vic_instance/epc_all[3][31]_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  vic_instance/epc_all_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    12.343 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.505    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.183 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     7.813    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.904 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         1.491     9.395    vic_instance/CLK
    SLICE_X55Y103        FDRE                                         r  vic_instance/epc_all_reg[3][29]/C  (IS_INVERTED)
                         clock pessimism              0.396     9.791    
                         clock uncertainty           -0.295     9.496    
    SLICE_X55Y103        FDRE (Setup_fdre_C_CE)      -0.202     9.294    vic_instance/epc_all_reg[3][29]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  7.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.289ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/current_interrupt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        1.213ns  (logic 0.071ns (5.852%)  route 1.142ns (94.148%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 10.090 - 10.870 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 20.116 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.647    21.284    vic_instance/clk_23MHz
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.045    21.329 r  vic_instance/current_interrupt[1]_i_1/O
                         net (fo=1, routed)           0.000    21.329    vic_instance/current_interrupt[1]_i_1_n_0
    SLICE_X53Y98         FDCE                                         r  vic_instance/current_interrupt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    10.090    vic_instance/CLK
    SLICE_X53Y98         FDCE                                         r  vic_instance/current_interrupt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.648    
                         clock uncertainty            0.295    10.942    
    SLICE_X53Y98         FDCE (Hold_fdce_C_D)         0.098    11.040    vic_instance/current_interrupt_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.040    
                         arrival time                          21.329    
  -------------------------------------------------------------------
                         slack                                 10.289    

Slack (MET) :             10.380ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/current_interrupt_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.305ns  (logic 0.071ns (5.442%)  route 1.234ns (94.558%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 31.829 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.739    43.115    vic_instance/clk_23MHz
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.045    43.160 r  vic_instance/current_interrupt[2]_i_1/O
                         net (fo=1, routed)           0.000    43.160    vic_instance/current_interrupt[2]_i_1_n_0
    SLICE_X55Y97         FDCE                                         r  vic_instance/current_interrupt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    31.829    vic_instance/CLK
    SLICE_X55Y97         FDCE                                         r  vic_instance/current_interrupt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.387    
                         clock uncertainty            0.295    32.681    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.098    32.779    vic_instance/current_interrupt_reg[2]
  -------------------------------------------------------------------
                         required time                        -32.779    
                         arrival time                          43.160    
  -------------------------------------------------------------------
                         slack                                 10.380    

Slack (MET) :             10.411ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.351ns  (logic 0.070ns (5.180%)  route 1.281ns (94.820%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 31.829 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.786    43.162    vic_instance/clk_23MHz
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.044    43.206 r  vic_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000    43.206    vic_instance/state[1]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    31.829    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.387    
                         clock uncertainty            0.295    32.681    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.114    32.795    vic_instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -32.795    
                         arrival time                          43.206    
  -------------------------------------------------------------------
                         slack                                 10.411    

Slack (MET) :             10.428ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.352ns  (logic 0.071ns (5.250%)  route 1.281ns (94.750%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns = ( 31.829 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.786    43.162    vic_instance/clk_23MHz
    SLICE_X53Y99         LUT3 (Prop_lut3_I1_O)        0.045    43.207 r  vic_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000    43.207    vic_instance/state[0]_i_1_n_0
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.833    31.829    vic_instance/CLK
    SLICE_X53Y99         FDCE                                         r  vic_instance/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.387    
                         clock uncertainty            0.295    32.681    
    SLICE_X53Y99         FDCE (Hold_fdce_C_D)         0.098    32.779    vic_instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -32.779    
                         arrival time                          43.207    
  -------------------------------------------------------------------
                         slack                                 10.428    

Slack (MET) :             10.455ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.502%)  route 0.112ns (43.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X52Y99         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[0]/Q
                         net (fo=4, routed)           0.112    21.458    vic_instance/D[0]
    SLICE_X54Y100        FDRE                                         r  vic_instance/epc_all_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.088    vic_instance/CLK
    SLICE_X54Y100        FDRE                                         r  vic_instance/epc_all_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.646    
                         clock uncertainty            0.295    10.940    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.063    11.003    vic_instance/epc_all_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -11.003    
                         arrival time                          21.458    
  -------------------------------------------------------------------
                         slack                                 10.455    

Slack (MET) :             10.570ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[3][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.610%)  route 0.242ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X52Y99         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[0]/Q
                         net (fo=4, routed)           0.242    21.588    vic_instance/D[0]
    SLICE_X52Y100        FDRE                                         r  vic_instance/epc_all_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.088    vic_instance/CLK
    SLICE_X52Y100        FDRE                                         r  vic_instance/epc_all_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.646    
                         clock uncertainty            0.295    10.940    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.077    11.017    vic_instance/epc_all_reg[3][0]
  -------------------------------------------------------------------
                         required time                        -11.017    
                         arrival time                          21.588    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             10.618ns  (arrival time - required time)
  Source:                 if_instance/ra_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_23MHz_cpu_wiz_clk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        0.435ns  (logic 0.146ns (33.547%)  route 0.289ns (66.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 21.199 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.563    21.199    if_instance/clk_23MHz
    SLICE_X52Y99         FDCE                                         r  if_instance/ra_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.146    21.345 r  if_instance/ra_reg[0]/Q
                         net (fo=4, routed)           0.289    21.635    vic_instance/D[0]
    SLICE_X53Y101        FDRE                                         r  vic_instance/epc_all_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.088    vic_instance/CLK
    SLICE_X53Y101        FDRE                                         r  vic_instance/epc_all_reg[7][0]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.646    
                         clock uncertainty            0.295    10.940    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.077    11.017    vic_instance/epc_all_reg[7][0]
  -------------------------------------------------------------------
                         required time                        -11.017    
                         arrival time                          21.635    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             10.632ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        1.444ns  (logic 0.071ns (4.918%)  route 1.373ns (95.082%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 20.116 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.653    21.290    vic_instance/clk_23MHz
    SLICE_X55Y97         LUT6 (Prop_lut6_I2_O)        0.045    21.335 f  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          0.225    21.560    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X54Y101        FDRE                                         f  vic_instance/epc_all_reg[7][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.088    vic_instance/CLK
    SLICE_X54Y101        FDRE                                         r  vic_instance/epc_all_reg[7][17]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.646    
                         clock uncertainty            0.295    10.940    
    SLICE_X54Y101        FDRE (Hold_fdre_C_CE)       -0.012    10.928    vic_instance/epc_all_reg[7][17]
  -------------------------------------------------------------------
                         required time                        -10.928    
                         arrival time                          21.560    
  -------------------------------------------------------------------
                         slack                                 10.632    

Slack (MET) :             10.632ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][28]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@10.870ns - clk_23MHz_cpu_wiz_clk fall@21.739ns)
  Data Path Delay:        1.444ns  (logic 0.071ns (4.918%)  route 1.373ns (95.082%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 10.088 - 10.870 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 20.116 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clk_in (IN)
                         net (fo=0)                   0.000    21.739    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    20.116 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    20.611    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.637 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.653    21.290    vic_instance/clk_23MHz
    SLICE_X55Y97         LUT6 (Prop_lut6_I2_O)        0.045    21.335 f  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          0.225    21.560    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X54Y101        FDRE                                         f  vic_instance/epc_all_reg[7][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     10.870    10.870 f  
    Y18                                               0.000    10.870 f  clk_in (IN)
                         net (fo=0)                   0.000    10.870    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    11.370 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    11.850    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     8.689 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     9.229    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     9.258 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.830    10.088    vic_instance/CLK
    SLICE_X54Y101        FDRE                                         r  vic_instance/epc_all_reg[7][28]/C  (IS_INVERTED)
                         clock pessimism              0.557    10.646    
                         clock uncertainty            0.295    10.940    
    SLICE_X54Y101        FDRE (Hold_fdre_C_CE)       -0.012    10.928    vic_instance/epc_all_reg[7][28]
  -------------------------------------------------------------------
                         required time                        -10.928    
                         arrival time                          21.560    
  -------------------------------------------------------------------
                         slack                                 10.632    

Slack (MET) :             10.651ns  (arrival time - required time)
  Source:                 cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_23MHz_cpu_wiz_clk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            vic_instance/epc_all_reg[7][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_46MHz_cpu_wiz_clk  {rise@0.000ns fall@10.870ns period=21.739ns})
  Path Group:             clk_46MHz_cpu_wiz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.870ns  (clk_46MHz_cpu_wiz_clk fall@32.609ns - clk_23MHz_cpu_wiz_clk rise@43.478ns)
  Data Path Delay:        1.447ns  (logic 0.071ns (4.907%)  route 1.376ns (95.093%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 31.831 - 32.609 ) 
    Source Clock Delay      (SCD):    -1.623ns = ( 41.855 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_23MHz_cpu_wiz_clk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clk_in (IN)
                         net (fo=0)                   0.000    43.478    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    43.790 r  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.231    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    41.855 r  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    42.350    cpu_clk_instance/cpu_wiz_clock/inst/clk_23MHz_cpu_wiz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.376 r  cpu_clk_instance/cpu_wiz_clock/inst/clkout2_buf/O
                         net (fo=1367, routed)        0.653    43.029    vic_instance/clk_23MHz
    SLICE_X55Y97         LUT6 (Prop_lut6_I2_O)        0.045    43.074 r  vic_instance/epc_all[7][31]_i_1/O
                         net (fo=32, routed)          0.228    43.302    vic_instance/epc_all[7][31]_i_1_n_0
    SLICE_X59Y93         FDRE                                         r  vic_instance/epc_all_reg[7][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_46MHz_cpu_wiz_clk fall edge)
                                                     32.609    32.609 f  
    Y18                                               0.000    32.609 f  clk_in (IN)
                         net (fo=0)                   0.000    32.609    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    33.109 f  cpu_clk_instance/cpu_wiz_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    33.589    cpu_clk_instance/cpu_wiz_clock/inst/clk_in1_cpu_wiz_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    30.428 f  cpu_clk_instance/cpu_wiz_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    30.968    cpu_clk_instance/cpu_wiz_clock/inst/clk_46MHz_cpu_wiz_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    30.997 f  cpu_clk_instance/cpu_wiz_clock/inst/clkout1_buf/O
                         net (fo=132, routed)         0.835    31.831    vic_instance/CLK
    SLICE_X59Y93         FDRE                                         r  vic_instance/epc_all_reg[7][11]/C  (IS_INVERTED)
                         clock pessimism              0.557    32.389    
                         clock uncertainty            0.295    32.683    
    SLICE_X59Y93         FDRE (Hold_fdre_C_CE)       -0.032    32.651    vic_instance/epc_all_reg[7][11]
  -------------------------------------------------------------------
                         required time                        -32.651    
                         arrival time                          43.302    
  -------------------------------------------------------------------
                         slack                                 10.651    





