
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/root/Desktop/USB_Research/usb1.1/pa.fromNetlist.tcl
# create_project -name usb1.1 -dir "C:/Users/root/Desktop/USB_Research/usb1.1/planAhead_run_3" -part xc6slx16csg324-2
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 420.602 ; gain = 62.102
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_USB_Interface.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/root/Desktop/USB_Research/usb1.1} }
# set_property target_constrs_file "Nexys3_master.ucf" [current_fileset -constrset]
Adding file 'C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys3_master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Nexys3_USB_Interface.ngc ...
WARNING:NetListWriters:298 - No output is written to Nexys3_USB_Interface.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Nexys3_USB_Interface.edif ...
ngc2edif: Total memory usage is 79288 kilobytes

Parsing EDIF File [./planAhead_run_3/usb1.1.data/cache/Nexys3_USB_Interface_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/usb1.1.data/cache/Nexys3_USB_Interface_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'clk_i' [C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf:8]
Finished Parsing UCF File [C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'sys_clk_pin', timing constraint is ignored [C:/Users/root/Desktop/USB_Research/usb1.1/Nexys3_master.ucf:9]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ffba1b6c
link_design: Time (s): elapsed = 00:00:30 . Memory (MB): peak = 573.992 ; gain = 150.875
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Feb 01 14:23:51 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
