library ieee;
use ieee.std_logic_1164.all;

entity memory_testbench is
end memory_testbench;
 
architecture memory_tb of memory_testbench is 
  
    component memory
    port(
	pc :buffer std_logic_vector(0 to 7):= "00000000"; 
	memR, clk :in std_logic;
	ir :out std_logic_vector(31 downto 0)
	);  
    end component;

   --inputs
   signal clk : std_logic := '0';
   signal reset : std_logic := '0';

   --outputs
   signal pc : std_logic_vector(15 downto 0);
   --signal alu_result : std_logic_vector(15 downto 0);

   -- clock period 
   constant clk_period : time := 10 ns;

   begin 
	uut: memory port map(
          clk => clk,
          reset => reset,
          pc => pc_out,
         -- alu_result => alu_result
        );

   clock_process : process
	begin
		reset <= '0';
		clk <= '0';
       		wait for period/2;

		clk <= '1';
		wait for period/2;

      	end process;

   proc : process
	begin
		reset <= '1';
		wait for clk_period*10;
		reset <= '0';
		wait;
	end process;
end;

	
	
	
		

		
