#include "instr_x86.h"
#include "disasm_x86.h"

opcode_x86_t g_opcode_32_1b[] = {
	{0x00, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x01, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x02, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x03, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x04, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADD, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x05, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_ADD, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x06, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x07, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x08, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x09, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OR, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_OR, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x10, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x11, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x12, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x13, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x14, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADC, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x15, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_ADC, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x16, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x17, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x18, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x19, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_SBB, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_SBB, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x1f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x20, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x21, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x22, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x23, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x24, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_AND, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x25, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_AND, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x27, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DAA, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DAA"}},
	{0x28, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x29, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_SUB, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_SUB, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x2f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DAS, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DAS"}},
	{0x30, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x31, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x32, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x33, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x34, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_XOR, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x35, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XOR, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x37, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAA, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAA"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x39, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_CMP, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_CMP, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x3f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAS, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAS"}},
	{0x40, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x41, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x42, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x43, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x44, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x45, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x46, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x47, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0x48, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x49, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4a, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x4f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_DEC, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0x50, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x51, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x52, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x53, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x54, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x55, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x56, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x57, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x58, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x59, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5a, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x60, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHA, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHA"}},
	{0x60, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHAD, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHAD"}},
	{0x61, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPA, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPA"}},
	{0x61, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPAD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPAD"}},
	{0x62, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_BOUND, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BOUND"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ARPL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ARPL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x68, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x69, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_IMUL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0x6a, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_PUSH, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_IMUL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0x6c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x6f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x6f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x70, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JO, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JO"}},
	{0x71, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNO, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNO"}},
	{0x72, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JB, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JB"}},
	{0x73, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNB, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNB"}},
	{0x74, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JZ"}},
	{0x75, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNZ"}},
	{0x76, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JBE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JBE"}},
	{0x77, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNBE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNBE"}},
	{0x78, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JS, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JS"}},
	{0x79, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNS, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNS"}},
	{0x7a, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JP"}},
	{0x7b, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNP"}},
	{0x7c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JL"}},
	{0x7d, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNL"}},
	{0x7e, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JLE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JLE"}},
	{0x7f, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNLE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNLE"}},
	{0x80, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x80, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x80, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x80, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x80, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x80, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x80, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x80, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x81, 0, 1, 1, 0, 4, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x81, 1, 1, 1, 0, 4, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x81, 2, 1, 1, 0, 4, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x81, 3, 1, 1, 0, 4, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x81, 4, 1, 1, 0, 4, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x81, 5, 1, 1, 0, 4, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x81, 6, 1, 1, 0, 4, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x81, 7, 1, 1, 0, 4, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x82, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x82, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x82, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x82, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x82, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x82, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x82, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x82, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x83, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x83, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x83, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x83, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x83, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x83, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x83, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x83, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x84, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0x85, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0x86, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x87, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x88, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x89, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LEA, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LEA"}},
	{0x8e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8f, 0, 1, 1, 0, 0, INSTR_POP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x91, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x92, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x93, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x94, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x95, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x96, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x97, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PAUSE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAUSE"}},
	{0x98, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CBW, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CBW"}},
	{0x98, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CWDE, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CWDE"}},
	{0x99, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CWD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CWD"}},
	{0x99, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CDQ, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CDQ"}},
	{0x9a, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CALLF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALLF"}},
	{0x9b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_FWAIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FWAIT"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x9c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHF"}},
	{0x9c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHFD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHFD"}},
	{0x9d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPF"}},
	{0x9d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPFD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPFD"}},
	{0x9e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SAHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAHF"}},
	{0x9f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LAHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LAHF"}},
	{0xa0, OPCODE_EXT_INVAL, 0, 0, 1, 0, INSTR_MOV, OPERAND_TYPE_AL, OPERAND_TYPE_MOFFSET8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa1, OPCODE_EXT_INVAL, 0, 0, 4, 0, INSTR_MOV, OPERAND_TYPE_AX32, OPERAND_TYPE_MOFFSET32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa2, OPCODE_EXT_INVAL, 0, 0, 1, 0, INSTR_MOV, OPERAND_TYPE_MOFFSET8, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa3, OPCODE_EXT_INVAL, 0, 0, 4, 0, INSTR_MOV, OPERAND_TYPE_MOFFSET32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa8, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_TEST, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xa9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_TEST, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xaa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_RM32, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xab, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xab, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_RM32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xac, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_AL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xad, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xad, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xae, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_RM32, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xaf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xaf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_RM32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xb0, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb1, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb2, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb3, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb6, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb7, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb8, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xba, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbb, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbc, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbd, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbe, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbf, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc0, 0, 1, 1, 0, 1, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xc0, 1, 1, 1, 0, 1, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xc0, 2, 1, 1, 0, 1, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xc0, 3, 1, 1, 0, 1, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xc0, 4, 1, 1, 0, 1, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xc0, 5, 1, 1, 0, 1, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xc0, 6, 1, 1, 0, 1, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xc0, 7, 1, 1, 0, 1, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xc1, 0, 1, 1, 0, 1, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xc1, 1, 1, 1, 0, 1, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xc1, 2, 1, 1, 0, 1, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xc1, 3, 1, 1, 0, 1, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xc1, 4, 1, 1, 0, 1, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xc1, 5, 1, 1, 0, 1, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xc1, 6, 1, 1, 0, 1, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xc1, 7, 1, 1, 0, 1, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xc2, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETN, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETN"}},
	{0xc3, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETN"}},
	{0xc4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LES, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LES"}},
	{0xc5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LDS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LDS"}},
	{0xc6, 0, 1, 1, 0, 1, INSTR_MOV, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc7, 0, 1, 1, 0, 4, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc8, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ENTER, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ENTER"}},
	{0xc9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LEAVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LEAVE"}},
	{0xca, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETF, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETF"}},
	{0xcb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETF"}},
	{0xcc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT"}},
	{0xcd, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_INT, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT"}},
	{0xce, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INTO, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INTO"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IRET, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IRET"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IRETD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IRETD"}},
	{0xd0, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd0, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd0, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd0, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd0, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd0, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd0, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd0, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd1, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd1, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd1, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd1, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd1, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd1, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd1, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd1, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd2, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd2, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd2, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd2, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd2, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd2, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd2, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd2, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd3, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd3, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd3, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd3, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd3, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd3, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd3, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd3, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAM, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAM"}},
	{0xd4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_AMX, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"AMX"}},
	{0xd5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_AAD, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AAD"}},
	{0xd5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADX, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ADX"}},
	{0xd6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UNDEFINED, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNDEFINED"}},
	{0xd6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SALC, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SALC"}},
	{0xd7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XLAT, OPERAND_TYPE_AL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XLAT"}},
	{0xd8, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xd8, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xd8, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xd8, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xd8, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xd8, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xd8, 4, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xd8, 5, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xd8, 6, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xd8, 7, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xd9, 0, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xd9, 1, 1, 0, 0, 0, INSTR_FXCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH"}},
	{0xd9, 1, 1, 0, 0, 0, INSTR_FXCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH"}},
	{0xd9, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xd9, 2, 1, 0, 0, 0, INSTR_FNOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNOP"}},
	{0xd9, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xd9, 3, 1, 0, 0, 0, INSTR_FSTP1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP1"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FLDENV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDENV"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FCHS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCHS"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FABS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FABS"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FTST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FTST"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FXAM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXAM"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDCW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDCW"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLD1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD1"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDL2T, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDL2T"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDL2E, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDL2E"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDPI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDPI"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDLG2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDLG2"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDLN2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDLN2"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDZ"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FNSTENV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTENV"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FSTENV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTENV"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_F2XM1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"F2XM1"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FYL2X, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FYL2X"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPTAN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPTAN"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPATAN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPATAN"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FXTRACT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXTRACT"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPREM1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPREM1"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FDECSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDECSTP"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FINCSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FINCSTP"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FNSTCW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTCW"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSTCW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTCW"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FPREM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPREM"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FYL2XP1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FYL2XP1"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSQRT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSQRT"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSINCOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSINCOS"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FRNDINT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FRNDINT"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSCALE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSCALE"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSIN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSIN"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FCOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOS"}},
	{0xda, 0, 1, 0, 0, 0, INSTR_FIADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIADD"}},
	{0xda, 0, 1, 0, 0, 0, INSTR_FCMOVB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVB"}},
	{0xda, 1, 1, 0, 0, 0, INSTR_FIMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIMUL"}},
	{0xda, 1, 1, 0, 0, 0, INSTR_FCMOVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVE"}},
	{0xda, 2, 1, 0, 0, 0, INSTR_FICOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOM"}},
	{0xda, 2, 1, 0, 0, 0, INSTR_FCMOVBE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVBE"}},
	{0xda, 3, 1, 0, 0, 0, INSTR_FICOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOMP"}},
	{0xda, 3, 1, 0, 0, 0, INSTR_FCMOVU, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVU"}},
	{0xda, 4, 1, 0, 0, 0, INSTR_FISUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUB"}},
	{0xda, 5, 1, 0, 0, 0, INSTR_FISUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUBR"}},
	{0xda, 5, 1, 0, 0, 0, INSTR_FUCOMPP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMPP"}},
	{0xda, 6, 1, 0, 0, 0, INSTR_FIDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIV"}},
	{0xda, 7, 1, 0, 0, 0, INSTR_FIDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIVR"}},
	{0xdb, 0, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdb, 0, 1, 0, 0, 0, INSTR_FCMOVNB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNB"}},
	{0xdb, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdb, 1, 1, 0, 0, 0, INSTR_FCMOVNE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNE"}},
	{0xdb, 2, 1, 0, 0, 0, INSTR_FIST, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIST"}},
	{0xdb, 2, 1, 0, 0, 0, INSTR_FCMOVNBE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNBE"}},
	{0xdb, 3, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xdb, 3, 1, 0, 0, 0, INSTR_FCMOVNU, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNU"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FNCLEX, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNCLEX"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FCLEX, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCLEX"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FNINIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNINIT"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FINIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FINIT"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 5, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xdb, 5, 1, 0, 0, 0, INSTR_FUCOMI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMI"}},
	{0xdb, 6, 1, 0, 0, 0, INSTR_FCOMI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMI"}},
	{0xdb, 7, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdc, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xdc, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xdc, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xdc, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xdc, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xdc, 2, 1, 0, 0, 0, INSTR_FCOM2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM2"}},
	{0xdc, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xdc, 3, 1, 0, 0, 0, INSTR_FCOMP3, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP3"}},
	{0xdc, 4, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xdc, 4, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xdc, 5, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xdc, 5, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xdc, 6, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xdc, 6, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xdc, 7, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xdc, 7, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xdd, 0, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xdd, 0, 1, 0, 0, 0, INSTR_FFREE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FFREE"}},
	{0xdd, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdd, 1, 1, 0, 0, 0, INSTR_FXCH4, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH4"}},
	{0xdd, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xdd, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xdd, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdd, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FRSTOR"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FUCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOM"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FUCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOM"}},
	{0xdd, 5, 1, 0, 0, 0, INSTR_FUCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMP"}},
	{0xdd, 5, 1, 0, 0, 0, INSTR_FUCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMP"}},
	{0xdd, 6, 1, 0, 0, 0, INSTR_FNSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSAVE"}},
	{0xdd, 6, 1, 0, 0, 0, INSTR_FSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSAVE"}},
	{0xdd, 7, 1, 0, 0, 0, INSTR_FNSTSW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTSW"}},
	{0xdd, 7, 1, 0, 0, 0, INSTR_FSTSW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTSW"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FIADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIADD"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FADDP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADDP"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FADDP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADDP"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FIMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIMUL"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FMULP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMULP"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FMULP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMULP"}},
	{0xde, 2, 1, 0, 0, 0, INSTR_FICOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOM"}},
	{0xde, 2, 1, 0, 0, 0, INSTR_FCOMP5, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP5"}},
	{0xde, 3, 1, 0, 0, 0, INSTR_FICOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOMP"}},
	{0xde, 3, 1, 0, 0, 0, INSTR_FCOMPP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMPP"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FISUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUB"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FSUBRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBRP"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FSUBRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBRP"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FISUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUBR"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FSUBP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBP"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FSUBP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBP"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FIDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIV"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FDIVRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVRP"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FDIVRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVRP"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FIDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIVR"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FDIVP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVP"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FDIVP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVP"}},
	{0xdf, 0, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdf, 0, 1, 0, 0, 0, INSTR_FFREEP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FFREEP"}},
	{0xdf, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdf, 1, 1, 0, 0, 0, INSTR_FXCH7, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH7"}},
	{0xdf, 2, 1, 0, 0, 0, INSTR_FIST, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIST"}},
	{0xdf, 2, 1, 0, 0, 0, INSTR_FSTP8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP8"}},
	{0xdf, 3, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xdf, 3, 1, 0, 0, 0, INSTR_FSTP9, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP9"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FBLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FBLD"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FNSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTSW"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTSW"}},
	{0xdf, 5, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdf, 5, 1, 0, 0, 0, INSTR_FUCOMIP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMIP"}},
	{0xdf, 6, 1, 0, 0, 0, INSTR_FBSTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FBSTP"}},
	{0xdf, 6, 1, 0, 0, 0, INSTR_FCOMIP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMIP"}},
	{0xdf, 7, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xe0, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOPNZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOPNZ"}},
	{0xe1, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOPZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOPZ"}},
	{0xe2, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOP"}},
	{0xe3, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JCXZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JCXZ"}},
	{0xe4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_IN, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xe5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_IN, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xe6, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OUT, OPERAND_TYPE_IMM8, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xe7, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OUT, OPERAND_TYPE_IMM8, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xe8, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_CALL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xe9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JMP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xea, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_JMPF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMPF"}},
	{0xeb, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JMP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xec, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IN, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xed, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IN, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xee, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUT, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xef, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUT, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0xf1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UNDEFINED, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNDEFINED"}},
	{0xf1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INT1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT1"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0xf4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_HLT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HLT"}},
	{0xf5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMC"}},
	{0xf6, 0, 1, 1, 0, 1, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf6, 1, 1, 1, 0, 1, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf6, 2, 1, 1, 0, 0, INSTR_NOT, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOT"}},
	{0xf6, 3, 1, 1, 0, 0, INSTR_NEG, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NEG"}},
	{0xf6, 4, 1, 1, 0, 0, INSTR_MUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, {"MUL"}},
	{0xf6, 5, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xf6, 6, 1, 1, 0, 0, INSTR_DIV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, {"DIV"}},
	{0xf6, 7, 1, 1, 0, 0, INSTR_IDIV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, {"IDIV"}},
	{0xf7, 0, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf7, 1, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf7, 2, 1, 1, 0, 0, INSTR_NOT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOT"}},
	{0xf7, 3, 1, 1, 0, 0, INSTR_NEG, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NEG"}},
	{0xf7, 4, 1, 1, 0, 0, INSTR_MUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MUL"}},
	{0xf7, 5, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xf7, 6, 1, 1, 0, 0, INSTR_DIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"DIV"}},
	{0xf7, 7, 1, 1, 0, 0, INSTR_IDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"IDIV"}},
	{0xf8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLC"}},
	{0xf9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STC"}},
	{0xfa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLI"}},
	{0xfb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STI"}},
	{0xfc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLD"}},
	{0xfd, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STD"}},
	{0xfe, 0, 1, 1, 0, 0, INSTR_INC, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0xfe, 1, 1, 1, 0, 0, INSTR_DEC, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0xff, 0, 1, 1, 0, 0, INSTR_INC, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0xff, 1, 1, 1, 0, 0, INSTR_DEC, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0xff, 2, 1, 1, 0, 0, INSTR_CALL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xff, 3, 1, 0, 0, 0, INSTR_CALLF, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALLF"}},
	{0xff, 4, 1, 1, 0, 0, INSTR_JMP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xff, 5, 1, 0, 0, 0, INSTR_JMPF, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMPF"}},
	{0xff, 6, 1, 1, 0, 0, INSTR_PUSH, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
};

opcode_x86_t g_opcode_32_2b[] = {
	{0x00, 0, 1, 0, 0, 0, INSTR_SLDT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SLDT"}},
	{0x00, 1, 1, 0, 0, 0, INSTR_STR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STR"}},
	{0x00, 2, 1, 0, 0, 0, INSTR_LLDT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LLDT"}},
	{0x00, 3, 1, 0, 0, 0, INSTR_LTR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LTR"}},
	{0x00, 4, 1, 0, 0, 0, INSTR_VERR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VERR"}},
	{0x00, 5, 1, 0, 0, 0, INSTR_VERW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VERW"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_SGDT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SGDT"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMCALL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMCALL"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMLAUNCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMLAUNCH"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMRESUME, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMRESUME"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMXOFF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMXOFF"}},
	{0x01, 1, 1, 0, 0, 0, INSTR_SIDT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SIDT"}},
	{0x01, 1, 1, 0, 0, 0, INSTR_MONITOR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MONITOR"}},
	{0x01, 1, 1, 0, 0, 0, INSTR_MWAIT, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MWAIT"}},
	{0x01, 2, 1, 0, 0, 0, INSTR_LGDT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LGDT"}},
	{0x01, 2, 1, 0, 0, 0, INSTR_XGETBV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XGETBV"}},
	{0x01, 2, 1, 0, 0, 0, INSTR_XSETBV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, {"XSETBV"}},
	{0x01, 3, 1, 0, 0, 0, INSTR_LIDT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LIDT"}},
	{0x01, 4, 1, 0, 0, 0, INSTR_SMSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SMSW"}},
	{0x01, 6, 1, 0, 0, 0, INSTR_LMSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LMSW"}},
	{0x01, 7, 1, 0, 0, 0, INSTR_INVLPG, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVLPG"}},
	{0x01, 7, 1, 0, 0, 0, INSTR_RDTSCP, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RDTSCP"}},
	{0x02, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LAR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LAR"}},
	{0x03, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LSL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LSL"}},
	{0x06, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLTS"}},
	{0x08, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVD"}},
	{0x09, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_WBINVD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"WBINVD"}},
	{0x0b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UD2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UD2"}},
	{0x0d, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPS"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSS"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPD"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSD"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPS"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSS"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPD"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSD"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHLPS"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPS"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPD"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDDUP, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDDUP"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSLDUP, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSLDUP"}},
	{0x13, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPS"}},
	{0x13, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPD"}},
	{0x14, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKLPS"}},
	{0x14, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKLPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKLPD"}},
	{0x15, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKHPS"}},
	{0x15, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKHPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKHPD"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLHPS"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPS"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPD"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSHDUP, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSHDUP"}},
	{0x17, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPS"}},
	{0x17, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPD"}},
	{0x18, 0, 1, 0, 0, 0, INSTR_PREFETCHNTA, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHNTA"}},
	{0x18, 1, 1, 0, 0, 0, INSTR_PREFETCHT0, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHT0"}},
	{0x18, 2, 1, 0, 0, 0, INSTR_PREFETCHT1, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHT1"}},
	{0x18, 3, 1, 0, 0, 0, INSTR_PREFETCHT2, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHT2"}},
	{0x18, 4, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x18, 5, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x18, 6, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x18, 7, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x19, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1a, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1b, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1c, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1d, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1e, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 0, 1, 1, 0, 0, INSTR_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x1f, 1, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 2, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 3, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 4, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 5, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 6, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 7, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x20, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x20, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x21, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x21, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x22, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x22, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x23, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x23, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x28, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPS"}},
	{0x28, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPD"}},
	{0x29, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPS"}},
	{0x29, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPD"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPI2PS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPI2PS"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSI2SS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSI2SS"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPI2PD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPI2PD"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSI2SD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSI2SD"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTPS"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTPD"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPS2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPS2PI"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTSS2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTSS2SI"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPD2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPD2PI"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTSD2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTSD2SI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPS2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPS2PI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSS2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSS2SI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPD2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPD2PI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSD2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSD2SI"}},
	{0x2e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UCOMISS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UCOMISS"}},
	{0x2e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UCOMISD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UCOMISD"}},
	{0x2f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_COMISS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"COMISS"}},
	{0x2f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_COMISD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"COMISD"}},
	{0x30, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_WRMSR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, {"WRMSR"}},
	{0x31, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RDTSC, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"RDTSC"}},
	{0x32, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RDMSR, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, {"RDMSR"}},
	{0x33, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RDPMC, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"RDPMC"}},
	{0x34, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SYSENTER, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SYSENTER"}},
	{0x35, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SYSEXIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SYSEXIT"}},
	{0x37, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_GETSEC, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"GETSEC"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSHUFB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSHUFB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSHUFB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSHUFB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHADDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHADDW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHADDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHADDW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHADDD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHADDD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHADDD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHADDD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHADDSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHADDSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHADDSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHADDSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMADDUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMADDUBSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMADDUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMADDUBSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHSUBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHSUBW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHSUBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHSUBW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHSUBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHSUBD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHSUBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHSUBD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHSUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHSUBSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHSUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHSUBSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSIGNB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSIGNB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSIGNB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSIGNB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSIGNW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSIGNW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSIGNW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSIGNW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSIGND, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSIGND"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSIGND, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSIGND"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHRSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHRSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHRSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHRSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PBLENDVB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"PBLENDVB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_BLENDVPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"BLENDVPS"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_BLENDVPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"BLENDVPD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PTEST, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PTEST"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PABSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PABSB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PABSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PABSB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PABSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PABSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PABSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PABSW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PABSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PABSD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PABSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PABSD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVSXBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVSXBW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVSXBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVSXBD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVSXBQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVSXBQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVSXWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVSXWD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVSXWQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVSXWQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVSXDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVSXDQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULDQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTDQA, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTDQA"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKUSDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKUSDW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVZXBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVZXBW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVZXBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVZXBD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVZXBQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVZXBQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVZXWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVZXWD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVZXWQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVZXWQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVZXDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVZXDQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTQ"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINSB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINSD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINUW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINUD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINUD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXSB"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXSD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXUW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXUD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXUD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULLD"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PHMINPOSUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PHMINPOSUW"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_INVEPT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVEPT"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_INVVPID, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVVPID"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVBE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVBE"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CRC32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CRC32"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVBE, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVBE"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CRC32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CRC32"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDPD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDSS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDSD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_BLENDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"BLENDPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_BLENDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"BLENDPD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PBLENDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PBLENDW"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PALIGNR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PALIGNR"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PALIGNR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PALIGNR"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRB"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRW"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_EXTRACTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"EXTRACTPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRB"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_INSERTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"INSERTPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DPPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DPPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DPPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DPPD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_MPSADBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"MPSADBW"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPESTRM, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"PCMPESTRM"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPESTRI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"PCMPESTRI"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PCMPISTRM, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, {"PCMPISTRM"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PCMPISTRI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, {"PCMPISTRI"}},
	{0x40, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVO, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVO"}},
	{0x41, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNO, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNO"}},
	{0x42, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVB"}},
	{0x43, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNB"}},
	{0x44, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVZ, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVZ"}},
	{0x45, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNZ, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNZ"}},
	{0x46, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVBE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVBE"}},
	{0x47, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNBE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNBE"}},
	{0x48, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVS, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVS"}},
	{0x49, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNS, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNS"}},
	{0x4a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVP, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVP"}},
	{0x4b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNP, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNP"}},
	{0x4c, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVL"}},
	{0x4d, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNL"}},
	{0x4e, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVLE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVLE"}},
	{0x4f, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNLE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNLE"}},
	{0x50, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVMSKPS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVMSKPS"}},
	{0x50, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVMSKPD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVMSKPD"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTPS"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTSS"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTPD"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTSD"}},
	{0x52, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RSQRTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RSQRTPS"}},
	{0x52, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RSQRTSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RSQRTSS"}},
	{0x53, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RCPPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCPPS"}},
	{0x53, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RCPSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCPSS"}},
	{0x54, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDPS"}},
	{0x54, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDPD"}},
	{0x55, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDNPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDNPS"}},
	{0x55, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDNPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDNPD"}},
	{0x56, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ORPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ORPS"}},
	{0x56, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ORPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ORPD"}},
	{0x57, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_XORPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XORPS"}},
	{0x57, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_XORPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XORPD"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDPS"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSS"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDPD"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSD"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULPS"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULSS"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULPD"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULSD"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPS2PD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPS2PD"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPD2PS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPD2PS"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSS2SD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSS2SD"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSD2SS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSD2SS"}},
	{0x5b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTDQ2PS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTDQ2PS"}},
	{0x5b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPS2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPS2DQ"}},
	{0x5b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPS2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPS2DQ"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBPS"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBSS"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBPD"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBSD"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINPS"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINSS"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINPD"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINSD"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVPS"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVSS"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVPD"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVSD"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXPS"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXSS"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXPD"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXSD"}},
	{0x60, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLBW"}},
	{0x60, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLBW"}},
	{0x61, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLWD"}},
	{0x61, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLWD"}},
	{0x62, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLDQ"}},
	{0x62, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLDQ"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSWB"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSWB"}},
	{0x64, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTB"}},
	{0x64, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTB"}},
	{0x65, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTW"}},
	{0x65, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTW"}},
	{0x66, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTD"}},
	{0x66, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTD"}},
	{0x67, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKUSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKUSWB"}},
	{0x67, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKUSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKUSWB"}},
	{0x68, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHBW"}},
	{0x68, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHBW"}},
	{0x69, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHWD"}},
	{0x69, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHWD"}},
	{0x6a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHDQ"}},
	{0x6a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHDQ"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSDW"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSDW"}},
	{0x6c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLQDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLQDQ"}},
	{0x6d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHQDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHQDQ"}},
	{0x6e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x6e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x6f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0x6f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQA, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQA"}},
	{0x6f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQU"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFW"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFLW"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFHW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFHW"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFD"}},
	{0x71, 2, 1, 0, 0, 1, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0x71, 2, 1, 0, 0, 1, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0x71, 4, 1, 0, 0, 1, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0x71, 4, 1, 0, 0, 1, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0x71, 6, 1, 0, 0, 1, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0x71, 6, 1, 0, 0, 1, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0x72, 2, 1, 0, 0, 1, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0x72, 2, 1, 0, 0, 1, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0x72, 4, 1, 0, 0, 1, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0x72, 4, 1, 0, 0, 1, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0x72, 6, 1, 0, 0, 1, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0x72, 6, 1, 0, 0, 1, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0x73, 2, 1, 0, 0, 1, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0x73, 2, 1, 0, 0, 1, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0x73, 3, 1, 0, 0, 1, INSTR_PSRLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLDQ"}},
	{0x73, 6, 1, 0, 0, 1, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0x73, 6, 1, 0, 0, 1, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0x73, 7, 1, 0, 0, 1, INSTR_PSLLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLDQ"}},
	{0x74, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQB"}},
	{0x74, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQB"}},
	{0x75, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQW"}},
	{0x75, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQW"}},
	{0x76, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQD"}},
	{0x76, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQD"}},
	{0x77, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_EMMS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"EMMS"}},
	{0x78, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_VMREAD, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMREAD"}},
	{0x79, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_VMWRITE, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMWRITE"}},
	{0x7c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HADDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HADDPD"}},
	{0x7c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HADDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HADDPS"}},
	{0x7d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HSUBPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HSUBPD"}},
	{0x7d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HSUBPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HSUBPS"}},
	{0x7e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x7e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x7e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0x7f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0x7f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQA, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQA"}},
	{0x7f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQU"}},
	{0x80, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JO, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JO"}},
	{0x81, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNO, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNO"}},
	{0x82, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JB, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JB"}},
	{0x83, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNB, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNB"}},
	{0x84, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JZ, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JZ"}},
	{0x85, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNZ, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNZ"}},
	{0x86, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JBE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JBE"}},
	{0x87, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNBE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNBE"}},
	{0x88, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JS, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JS"}},
	{0x89, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNS, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNS"}},
	{0x8a, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JP"}},
	{0x8b, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNP"}},
	{0x8c, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JL"}},
	{0x8d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNL"}},
	{0x8e, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JLE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JLE"}},
	{0x8f, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNLE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNLE"}},
	{0x90, 0, 1, 1, 0, 0, INSTR_SETO, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETO"}},
	{0x91, 0, 1, 1, 0, 0, INSTR_SETNO, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNO"}},
	{0x92, 0, 1, 1, 0, 0, INSTR_SETB, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETB"}},
	{0x93, 0, 1, 1, 0, 0, INSTR_SETNB, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNB"}},
	{0x94, 0, 1, 1, 0, 0, INSTR_SETZ, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETZ"}},
	{0x95, 0, 1, 1, 0, 0, INSTR_SETNZ, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNZ"}},
	{0x96, 0, 1, 1, 0, 0, INSTR_SETBE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETBE"}},
	{0x97, 0, 1, 1, 0, 0, INSTR_SETNBE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNBE"}},
	{0x98, 0, 1, 1, 0, 0, INSTR_SETS, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETS"}},
	{0x99, 0, 1, 1, 0, 0, INSTR_SETNS, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNS"}},
	{0x9a, 0, 1, 1, 0, 0, INSTR_SETP, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETP"}},
	{0x9b, 0, 1, 1, 0, 0, INSTR_SETNP, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNP"}},
	{0x9c, 0, 1, 1, 0, 0, INSTR_SETL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETL"}},
	{0x9d, 0, 1, 1, 0, 0, INSTR_SETNL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNL"}},
	{0x9e, 0, 1, 1, 0, 0, INSTR_SETLE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETLE"}},
	{0x9f, 0, 1, 1, 0, 0, INSTR_SETNLE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNLE"}},
	{0xa0, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0xa1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0xa2, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CPUID, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CPUID"}},
	{0xa3, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BT, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BT"}},
	{0xa4, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_SHLD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHLD"}},
	{0xa5, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SHLD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHLD"}},
	{0xa8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0xa9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0xaa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RSM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RSM"}},
	{0xab, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BTS, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTS"}},
	{0xac, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_SHRD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHRD"}},
	{0xad, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SHRD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHRD"}},
	{0xae, 0, 1, 0, 0, 0, INSTR_FXSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXSAVE"}},
	{0xae, 1, 1, 0, 0, 0, INSTR_FXRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXRSTOR"}},
	{0xae, 2, 1, 0, 0, 0, INSTR_LDMXCSR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LDMXCSR"}},
	{0xae, 3, 1, 0, 0, 0, INSTR_STMXCSR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STMXCSR"}},
	{0xae, 4, 1, 0, 0, 0, INSTR_XSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, {"XSAVE"}},
	{0xae, 5, 1, 0, 0, 0, INSTR_LFENCE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LFENCE"}},
	{0xae, 5, 1, 0, 0, 0, INSTR_XRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XRSTOR"}},
	{0xae, 6, 1, 0, 0, 0, INSTR_MFENCE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MFENCE"}},
	{0xae, 7, 1, 0, 0, 0, INSTR_SFENCE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SFENCE"}},
	{0xae, 7, 1, 0, 0, 0, INSTR_CLFLUSH, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLFLUSH"}},
	{0xaf, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xb0, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMPXCHG, OPERAND_TYPE_RM8, OPERAND_TYPE_AL, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, {"CMPXCHG"}},
	{0xb1, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMPXCHG, OPERAND_TYPE_RM32, OPERAND_TYPE_AX32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, {"CMPXCHG"}},
	{0xb2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LSS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LSS"}},
	{0xb3, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BTR, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTR"}},
	{0xb4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LFS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LFS"}},
	{0xb5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LGS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LGS"}},
	{0xb6, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOVZX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVZX"}},
	{0xb7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVZX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVZX"}},
	{0xb8, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_POPCNT, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPCNT"}},
	{0xb9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UD"}},
	{0xba, 4, 1, 1, 0, 1, INSTR_BT, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BT"}},
	{0xba, 5, 1, 1, 0, 1, INSTR_BTS, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTS"}},
	{0xba, 6, 1, 1, 0, 1, INSTR_BTR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTR"}},
	{0xba, 7, 1, 1, 0, 1, INSTR_BTC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTC"}},
	{0xbb, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BTC, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTC"}},
	{0xbc, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BSF, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSF"}},
	{0xbd, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BSR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSR"}},
	{0xbe, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOVSX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSX"}},
	{0xbf, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSX"}},
	{0xc0, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XADD, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XADD"}},
	{0xc1, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XADD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XADD"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPPS"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPSS"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPPD"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPSD"}},
	{0xc3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTI, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTI"}},
	{0xc4, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRW"}},
	{0xc4, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRW"}},
	{0xc5, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRW, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRW"}},
	{0xc5, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRW, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRW"}},
	{0xc6, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_SHUFPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHUFPS"}},
	{0xc6, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_SHUFPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHUFPD"}},
	{0xc7, 1, 1, 0, 0, 0, INSTR_CMPXCHG8B, OPERAND_TYPE_RM32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPXCHG8B"}},
	{0xc7, 6, 1, 0, 0, 0, INSTR_VMPTRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMPTRLD"}},
	{0xc7, 6, 1, 0, 0, 0, INSTR_VMCLEAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMCLEAR"}},
	{0xc7, 6, 1, 0, 0, 0, INSTR_VMXON, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMXON"}},
	{0xc7, 7, 1, 0, 0, 0, INSTR_VMPTRST, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMPTRST"}},
	{0xc8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xc9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xca, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcd, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xce, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xd0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSUBPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSUBPD"}},
	{0xd0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSUBPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSUBPS"}},
	{0xd1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0xd1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0xd2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0xd2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0xd3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0xd3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0xd4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDQ"}},
	{0xd4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDQ"}},
	{0xd5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULLW"}},
	{0xd5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULLW"}},
	{0xd6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0xd6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ2DQ"}},
	{0xd6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQ2Q, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQ2Q"}},
	{0xd7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVMSKB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVMSKB"}},
	{0xd7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVMSKB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVMSKB"}},
	{0xd8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSB"}},
	{0xd8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSB"}},
	{0xd9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSW"}},
	{0xd9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSW"}},
	{0xda, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINUB"}},
	{0xda, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINUB"}},
	{0xdb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAND, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAND"}},
	{0xdb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAND, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAND"}},
	{0xdc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSB"}},
	{0xdc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSB"}},
	{0xdd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSW"}},
	{0xdd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSW"}},
	{0xde, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXUB"}},
	{0xde, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXUB"}},
	{0xdf, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PANDN, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PANDN"}},
	{0xdf, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PANDN, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PANDN"}},
	{0xe0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGB"}},
	{0xe0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGB"}},
	{0xe1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0xe1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0xe2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0xe2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0xe3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGW"}},
	{0xe3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGW"}},
	{0xe4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHUW"}},
	{0xe4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHUW"}},
	{0xe5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHW"}},
	{0xe5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHW"}},
	{0xe6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPD2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPD2DQ"}},
	{0xe6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPD2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPD2DQ"}},
	{0xe6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTDQ2PD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTDQ2PD"}},
	{0xe7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTQ"}},
	{0xe7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTDQ"}},
	{0xe8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSB"}},
	{0xe8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSB"}},
	{0xe9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSW"}},
	{0xe9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSW"}},
	{0xea, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINSW"}},
	{0xea, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINSW"}},
	{0xeb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_POR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POR"}},
	{0xeb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_POR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POR"}},
	{0xec, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSB"}},
	{0xec, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSB"}},
	{0xed, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSW"}},
	{0xed, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSW"}},
	{0xee, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXSW"}},
	{0xee, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXSW"}},
	{0xef, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PXOR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PXOR"}},
	{0xef, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PXOR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PXOR"}},
	{0xf0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LDDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LDDQU"}},
	{0xf1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0xf1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0xf2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0xf2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0xf3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0xf3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0xf4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULUDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULUDQ"}},
	{0xf4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULUDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULUDQ"}},
	{0xf5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMADDWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMADDWD"}},
	{0xf5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMADDWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMADDWD"}},
	{0xf6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSADBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSADBW"}},
	{0xf6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSADBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSADBW"}},
	{0xf7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MASKMOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MASKMOVQ"}},
	{0xf7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MASKMOVDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MASKMOVDQU"}},
	{0xf8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBB"}},
	{0xf8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBB"}},
	{0xf9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBW"}},
	{0xf9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBW"}},
	{0xfa, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBD"}},
	{0xfa, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBD"}},
	{0xfb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBQ"}},
	{0xfb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBQ"}},
	{0xfc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDB"}},
	{0xfc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDB"}},
	{0xfd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDW"}},
	{0xfd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDW"}},
	{0xfe, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDD"}},
	{0xfe, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDD"}},
};

opcode_x86_t g_opcode_64_1b[] = {
	{0x00, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x01, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x02, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x03, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADD, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x04, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADD, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x05, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_ADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x06, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x07, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x08, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x09, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_OR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OR, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_OR, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x0e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x10, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x11, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x12, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x13, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_ADC, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x14, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ADC, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x15, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_ADC, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x16, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x17, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x18, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x19, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SBB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_SBB, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_SBB, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x1e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x1f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x20, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x21, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x22, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x23, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_AND, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x24, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_AND, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x25, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_AND, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x27, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x28, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x29, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SUB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_SUB, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x2d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_SUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x2f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x30, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x31, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x32, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x33, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XOR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x34, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_XOR, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x35, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_XOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x37, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x39, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMP, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_CMP, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x3d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_CMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x3f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x50, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x51, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x52, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x53, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x54, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x55, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x56, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x57, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x58, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x59, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5a, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x5f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x60, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x61, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x62, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSXD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSXD"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x68, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_PUSH, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x69, OPCODE_EXT_INVAL, 1, 1, 0, 4, INSTR_IMUL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0x6a, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_PUSH, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_IMUL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0x6c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INS"}},
	{0x6e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x6f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x6f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUTS"}},
	{0x70, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JO, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JO"}},
	{0x71, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNO, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNO"}},
	{0x72, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JB, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JB"}},
	{0x73, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNB, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNB"}},
	{0x74, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JZ"}},
	{0x75, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNZ"}},
	{0x76, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JBE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JBE"}},
	{0x77, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNBE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNBE"}},
	{0x78, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JS, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JS"}},
	{0x79, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNS, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNS"}},
	{0x7a, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JP"}},
	{0x7b, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNP"}},
	{0x7c, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JL"}},
	{0x7d, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNL"}},
	{0x7e, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JLE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JLE"}},
	{0x7f, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JNLE, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNLE"}},
	{0x80, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x80, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x80, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x80, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x80, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x80, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x80, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x80, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x81, 0, 1, 1, 0, 4, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x81, 1, 1, 1, 0, 4, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x81, 2, 1, 1, 0, 4, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x81, 3, 1, 1, 0, 4, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x81, 4, 1, 1, 0, 4, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x81, 5, 1, 1, 0, 4, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x81, 6, 1, 1, 0, 4, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x81, 7, 1, 1, 0, 4, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x82, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x83, 0, 1, 1, 0, 1, INSTR_ADD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADD"}},
	{0x83, 1, 1, 1, 0, 1, INSTR_OR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OR"}},
	{0x83, 2, 1, 1, 0, 1, INSTR_ADC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADC"}},
	{0x83, 3, 1, 1, 0, 1, INSTR_SBB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SBB"}},
	{0x83, 4, 1, 1, 0, 1, INSTR_AND, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"AND"}},
	{0x83, 5, 1, 1, 0, 1, INSTR_SUB, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUB"}},
	{0x83, 6, 1, 1, 0, 1, INSTR_XOR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XOR"}},
	{0x83, 7, 1, 1, 0, 1, INSTR_CMP, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMP"}},
	{0x84, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0x85, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0x86, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x87, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x88, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x89, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LEA, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LEA"}},
	{0x8e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x8f, 0, 1, 1, 0, 0, INSTR_POP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x8f, 0, 1, 0, 0, 0, INSTR_POP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x91, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x92, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x93, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x94, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x95, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x96, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x97, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XCHG, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XCHG"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x90, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PAUSE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAUSE"}},
	{0x98, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CBW, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CBW"}},
	{0x99, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CWD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CWD"}},
	{0x9a, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0x9b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_FWAIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FWAIT"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x9c, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSHF"}},
	{0x9d, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POPF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPF"}},
	{0x9e, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SAHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAHF"}},
	{0x9f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LAHF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LAHF"}},
	{0xa0, OPCODE_EXT_INVAL, 0, 0, 1, 0, INSTR_MOV, OPERAND_TYPE_AL, OPERAND_TYPE_MOFFSET8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa1, OPCODE_EXT_INVAL, 0, 0, 4, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_MOFFSET32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa2, OPCODE_EXT_INVAL, 0, 0, 1, 0, INSTR_MOV, OPERAND_TYPE_MOFFSET8, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa3, OPCODE_EXT_INVAL, 0, 0, 4, 0, INSTR_MOV, OPERAND_TYPE_MOFFSET32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xa4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_MOVS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVS"}},
	{0xa6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPS"}},
	{0xa8, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_TEST, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xa9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_TEST, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xaa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_RM32, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xab, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STOS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STOS"}},
	{0xac, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_AL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xad, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LODS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LODS"}},
	{0xae, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_RM32, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xaf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SCAS, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SCAS"}},
	{0xb0, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb1, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb2, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb3, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb6, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb7, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_MOV, OPERAND_TYPE_REG8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb8, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xb9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xba, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbb, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbc, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbd, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbe, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xbf, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_MOV, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc0, 0, 1, 1, 0, 1, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xc0, 1, 1, 1, 0, 1, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xc0, 2, 1, 1, 0, 1, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xc0, 3, 1, 1, 0, 1, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xc0, 4, 1, 1, 0, 1, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xc0, 5, 1, 1, 0, 1, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xc0, 6, 1, 1, 0, 1, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xc0, 7, 1, 1, 0, 1, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xc1, 0, 1, 1, 0, 1, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xc1, 1, 1, 1, 0, 1, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xc1, 2, 1, 1, 0, 1, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xc1, 3, 1, 1, 0, 1, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xc1, 4, 1, 1, 0, 1, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xc1, 5, 1, 1, 0, 1, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xc1, 6, 1, 1, 0, 1, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xc1, 7, 1, 1, 0, 1, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xc2, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETN, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETN"}},
	{0xc3, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETN"}},
	{0xc4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0xc5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0xc6, 0, 1, 1, 0, 1, INSTR_MOV, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc7, 0, 1, 1, 0, 4, INSTR_MOV, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0xc8, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_ENTER, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ENTER"}},
	{0xc9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_LEAVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LEAVE"}},
	{0xca, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETF, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETF"}},
	{0xcb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RETF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RETF"}},
	{0xcc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT"}},
	{0xcd, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_INT, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT"}},
	{0xce, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INTO, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INTO"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IRET, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IRET"}},
	{0xd0, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd0, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd0, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd0, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd0, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd0, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd0, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd0, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd1, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd1, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd1, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd1, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd1, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd1, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd1, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd1, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd2, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd2, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd2, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd2, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd2, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd2, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd2, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd2, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd3, 0, 1, 1, 0, 0, INSTR_ROL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROL"}},
	{0xd3, 1, 1, 1, 0, 0, INSTR_ROR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ROR"}},
	{0xd3, 2, 1, 1, 0, 0, INSTR_RCL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCL"}},
	{0xd3, 3, 1, 1, 0, 0, INSTR_RCR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCR"}},
	{0xd3, 4, 1, 1, 0, 0, INSTR_SHL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHL"}},
	{0xd3, 5, 1, 1, 0, 0, INSTR_SHR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHR"}},
	{0xd3, 6, 1, 1, 0, 0, INSTR_SAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAL"}},
	{0xd3, 7, 1, 1, 0, 0, INSTR_SAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SAR"}},
	{0xd4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0xd5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0xd6, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0xd7, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_XLAT, OPERAND_TYPE_AL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XLAT"}},
	{0xd8, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xd8, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xd8, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xd8, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xd8, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xd8, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xd8, 4, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xd8, 5, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xd8, 6, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xd8, 7, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xd9, 0, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xd9, 1, 1, 0, 0, 0, INSTR_FXCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH"}},
	{0xd9, 1, 1, 0, 0, 0, INSTR_FXCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH"}},
	{0xd9, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xd9, 2, 1, 0, 0, 0, INSTR_FNOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNOP"}},
	{0xd9, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xd9, 3, 1, 0, 0, 0, INSTR_FSTP1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP1"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FLDENV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDENV"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FCHS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCHS"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FABS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FABS"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FTST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FTST"}},
	{0xd9, 4, 1, 0, 0, 0, INSTR_FXAM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXAM"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDCW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDCW"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLD1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD1"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDL2T, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDL2T"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDL2E, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDL2E"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDPI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDPI"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDLG2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDLG2"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDLN2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDLN2"}},
	{0xd9, 5, 1, 0, 0, 0, INSTR_FLDZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLDZ"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FNSTENV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTENV"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FSTENV, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTENV"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_F2XM1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"F2XM1"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FYL2X, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FYL2X"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPTAN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPTAN"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPATAN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPATAN"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FXTRACT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXTRACT"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FPREM1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPREM1"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FDECSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDECSTP"}},
	{0xd9, 6, 1, 0, 0, 0, INSTR_FINCSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FINCSTP"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FNSTCW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTCW"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSTCW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTCW"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FPREM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FPREM"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FYL2XP1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FYL2XP1"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSQRT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSQRT"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSINCOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSINCOS"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FRNDINT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FRNDINT"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSCALE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSCALE"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FSIN, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSIN"}},
	{0xd9, 7, 1, 0, 0, 0, INSTR_FCOS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOS"}},
	{0xda, 0, 1, 0, 0, 0, INSTR_FIADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIADD"}},
	{0xda, 0, 1, 0, 0, 0, INSTR_FCMOVB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVB"}},
	{0xda, 1, 1, 0, 0, 0, INSTR_FIMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIMUL"}},
	{0xda, 1, 1, 0, 0, 0, INSTR_FCMOVE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVE"}},
	{0xda, 2, 1, 0, 0, 0, INSTR_FICOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOM"}},
	{0xda, 2, 1, 0, 0, 0, INSTR_FCMOVBE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVBE"}},
	{0xda, 3, 1, 0, 0, 0, INSTR_FICOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOMP"}},
	{0xda, 3, 1, 0, 0, 0, INSTR_FCMOVU, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVU"}},
	{0xda, 4, 1, 0, 0, 0, INSTR_FISUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUB"}},
	{0xda, 5, 1, 0, 0, 0, INSTR_FISUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUBR"}},
	{0xda, 5, 1, 0, 0, 0, INSTR_FUCOMPP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMPP"}},
	{0xda, 6, 1, 0, 0, 0, INSTR_FIDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIV"}},
	{0xda, 7, 1, 0, 0, 0, INSTR_FIDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIVR"}},
	{0xdb, 0, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdb, 0, 1, 0, 0, 0, INSTR_FCMOVNB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNB"}},
	{0xdb, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdb, 1, 1, 0, 0, 0, INSTR_FCMOVNE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNE"}},
	{0xdb, 2, 1, 0, 0, 0, INSTR_FIST, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIST"}},
	{0xdb, 2, 1, 0, 0, 0, INSTR_FCMOVNBE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNBE"}},
	{0xdb, 3, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xdb, 3, 1, 0, 0, 0, INSTR_FCMOVNU, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCMOVNU"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FNCLEX, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNCLEX"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FCLEX, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCLEX"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FNINIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNINIT"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_FINIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FINIT"}},
	{0xdb, 4, 1, 0, 0, 0, INSTR_NOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {" NOP"}},
	{0xdb, 5, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xdb, 5, 1, 0, 0, 0, INSTR_FUCOMI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMI"}},
	{0xdb, 6, 1, 0, 0, 0, INSTR_FCOMI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMI"}},
	{0xdb, 7, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdc, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xdc, 0, 1, 0, 0, 0, INSTR_FADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADD"}},
	{0xdc, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xdc, 1, 1, 0, 0, 0, INSTR_FMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMUL"}},
	{0xdc, 2, 1, 0, 0, 0, INSTR_FCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM"}},
	{0xdc, 2, 1, 0, 0, 0, INSTR_FCOM2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOM2"}},
	{0xdc, 3, 1, 0, 0, 0, INSTR_FCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP"}},
	{0xdc, 3, 1, 0, 0, 0, INSTR_FCOMP3, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP3"}},
	{0xdc, 4, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xdc, 4, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xdc, 5, 1, 0, 0, 0, INSTR_FSUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBR"}},
	{0xdc, 5, 1, 0, 0, 0, INSTR_FSUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUB"}},
	{0xdc, 6, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xdc, 6, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xdc, 7, 1, 0, 0, 0, INSTR_FDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVR"}},
	{0xdc, 7, 1, 0, 0, 0, INSTR_FDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIV"}},
	{0xdd, 0, 1, 0, 0, 0, INSTR_FLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FLD"}},
	{0xdd, 0, 1, 0, 0, 0, INSTR_FFREE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FFREE"}},
	{0xdd, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdd, 1, 1, 0, 0, 0, INSTR_FXCH4, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH4"}},
	{0xdd, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xdd, 2, 1, 0, 0, 0, INSTR_FST, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FST"}},
	{0xdd, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdd, 3, 1, 0, 0, 0, INSTR_FSTP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FRSTOR"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FUCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOM"}},
	{0xdd, 4, 1, 0, 0, 0, INSTR_FUCOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOM"}},
	{0xdd, 5, 1, 0, 0, 0, INSTR_FUCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMP"}},
	{0xdd, 5, 1, 0, 0, 0, INSTR_FUCOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMP"}},
	{0xdd, 6, 1, 0, 0, 0, INSTR_FNSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSAVE"}},
	{0xdd, 6, 1, 0, 0, 0, INSTR_FSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSAVE"}},
	{0xdd, 7, 1, 0, 0, 0, INSTR_FNSTSW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTSW"}},
	{0xdd, 7, 1, 0, 0, 0, INSTR_FSTSW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTSW"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FIADD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIADD"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FADDP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADDP"}},
	{0xde, 0, 1, 0, 0, 0, INSTR_FADDP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FADDP"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FIMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIMUL"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FMULP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMULP"}},
	{0xde, 1, 1, 0, 0, 0, INSTR_FMULP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FMULP"}},
	{0xde, 2, 1, 0, 0, 0, INSTR_FICOM, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOM"}},
	{0xde, 2, 1, 0, 0, 0, INSTR_FCOMP5, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMP5"}},
	{0xde, 3, 1, 0, 0, 0, INSTR_FICOMP, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FICOMP"}},
	{0xde, 3, 1, 0, 0, 0, INSTR_FCOMPP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMPP"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FISUB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUB"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FSUBRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBRP"}},
	{0xde, 4, 1, 0, 0, 0, INSTR_FSUBRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBRP"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FISUBR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISUBR"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FSUBP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBP"}},
	{0xde, 5, 1, 0, 0, 0, INSTR_FSUBP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSUBP"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FIDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIV"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FDIVRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVRP"}},
	{0xde, 6, 1, 0, 0, 0, INSTR_FDIVRP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVRP"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FIDIVR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIDIVR"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FDIVP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVP"}},
	{0xde, 7, 1, 0, 0, 0, INSTR_FDIVP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FDIVP"}},
	{0xdf, 0, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdf, 0, 1, 0, 0, 0, INSTR_FFREEP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FFREEP"}},
	{0xdf, 1, 1, 0, 0, 0, INSTR_FISTTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTTP"}},
	{0xdf, 1, 1, 0, 0, 0, INSTR_FXCH7, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXCH7"}},
	{0xdf, 2, 1, 0, 0, 0, INSTR_FIST, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FIST"}},
	{0xdf, 2, 1, 0, 0, 0, INSTR_FSTP8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP8"}},
	{0xdf, 3, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xdf, 3, 1, 0, 0, 0, INSTR_FSTP9, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTP9"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FBLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FBLD"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FNSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FNSTSW"}},
	{0xdf, 4, 1, 0, 0, 0, INSTR_FSTSW, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FSTSW"}},
	{0xdf, 5, 1, 0, 0, 0, INSTR_FILD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FILD"}},
	{0xdf, 5, 1, 0, 0, 0, INSTR_FUCOMIP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FUCOMIP"}},
	{0xdf, 6, 1, 0, 0, 0, INSTR_FBSTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FBSTP"}},
	{0xdf, 6, 1, 0, 0, 0, INSTR_FCOMIP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FCOMIP"}},
	{0xdf, 7, 1, 0, 0, 0, INSTR_FISTP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FISTP"}},
	{0xe0, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOPNZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOPNZ"}},
	{0xe1, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOPZ, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOPZ"}},
	{0xe2, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_LOOP, OPERAND_TYPE_INVAL, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LOOP"}},
	{0xe3, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JECXZ, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JECXZ"}},
	{0xe4, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_IN, OPERAND_TYPE_AL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xe5, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_IN, OPERAND_TYPE_AX32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xe6, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OUT, OPERAND_TYPE_IMM8, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xe7, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_OUT, OPERAND_TYPE_IMM8, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xe8, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_CALL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xe9, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JMP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xea, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVALID, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVALID"}},
	{0xeb, OPCODE_EXT_INVAL, 0, 0, 0, 1, INSTR_JMP, OPERAND_TYPE_REL8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xec, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IN, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xed, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_IN, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IN"}},
	{0xee, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUT, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0xef, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_OUT, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"OUT"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0xf1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UNDEFINED, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNDEFINED"}},
	{0xf1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INT1, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INT1"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0x0f, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INSTR_INVAL"}},
	{0xf4, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_HLT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HLT"}},
	{0xf5, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CMC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMC"}},
	{0xf6, 0, 1, 1, 0, 1, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf6, 1, 1, 1, 0, 1, INSTR_TEST, OPERAND_TYPE_RM8, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf6, 2, 1, 1, 0, 0, INSTR_NOT, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOT"}},
	{0xf6, 3, 1, 1, 0, 0, INSTR_NEG, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NEG"}},
	{0xf6, 4, 1, 1, 0, 0, INSTR_MUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, {"MUL"}},
	{0xf6, 5, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xf6, 6, 1, 1, 0, 0, INSTR_DIV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, {"DIV"}},
	{0xf6, 7, 1, 1, 0, 0, INSTR_IDIV, OPERAND_TYPE_AL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, {"IDIV"}},
	{0xf7, 0, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf7, 1, 1, 1, 0, 4, INSTR_TEST, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"TEST"}},
	{0xf7, 2, 1, 1, 0, 0, INSTR_NOT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOT"}},
	{0xf7, 3, 1, 1, 0, 0, INSTR_NEG, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NEG"}},
	{0xf7, 4, 1, 1, 0, 0, INSTR_MUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MUL"}},
	{0xf7, 5, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xf7, 6, 1, 1, 0, 0, INSTR_DIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"DIV"}},
	{0xf7, 7, 1, 1, 0, 0, INSTR_IDIV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"IDIV"}},
	{0xf8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLC"}},
	{0xf9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STC, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STC"}},
	{0xfa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLI"}},
	{0xfb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STI, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STI"}},
	{0xfc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLD"}},
	{0xfd, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_STD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STD"}},
	{0xfe, 0, 1, 1, 0, 0, INSTR_INC, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0xfe, 1, 1, 1, 0, 0, INSTR_DEC, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0xff, 0, 1, 1, 0, 0, INSTR_INC, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INC"}},
	{0xff, 1, 1, 1, 0, 0, INSTR_DEC, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DEC"}},
	{0xff, 2, 1, 1, 0, 0, INSTR_CALL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xff, 2, 1, 0, 0, 0, INSTR_CALL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALL"}},
	{0xff, 3, 1, 0, 0, 0, INSTR_CALLF, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CALLF"}},
	{0xff, 4, 1, 1, 0, 0, INSTR_JMP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xff, 4, 1, 0, 0, 0, INSTR_JMP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMP"}},
	{0xff, 5, 1, 0, 0, 0, INSTR_JMPF, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JMPF"}},
	{0xff, 6, 1, 1, 0, 0, INSTR_PUSH, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0xff, 6, 1, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
};

opcode_x86_t g_opcode_64_2b[] = {
	{0x00, 0, 1, 0, 0, 0, INSTR_SLDT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SLDT"}},
	{0x00, 1, 1, 0, 0, 0, INSTR_STR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STR"}},
	{0x00, 2, 1, 0, 0, 0, INSTR_LLDT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LLDT"}},
	{0x00, 3, 1, 0, 0, 0, INSTR_LTR, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LTR"}},
	{0x00, 4, 1, 0, 0, 0, INSTR_VERR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VERR"}},
	{0x00, 5, 1, 0, 0, 0, INSTR_VERW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VERW"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_SGDT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SGDT"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMCALL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMCALL"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMLAUNCH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMLAUNCH"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMRESUME, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMRESUME"}},
	{0x01, 0, 1, 0, 0, 0, INSTR_VMXOFF, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMXOFF"}},
	{0x01, 1, 1, 0, 0, 0, INSTR_SIDT, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SIDT"}},
	{0x01, 1, 1, 0, 0, 0, INSTR_MONITOR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MONITOR"}},
	{0x01, 1, 1, 0, 0, 0, INSTR_MWAIT, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MWAIT"}},
	{0x01, 2, 1, 0, 0, 0, INSTR_LGDT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LGDT"}},
	{0x01, 2, 1, 0, 0, 0, INSTR_XGETBV, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XGETBV"}},
	{0x01, 2, 1, 0, 0, 0, INSTR_XSETBV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, {"XSETBV"}},
	{0x01, 3, 1, 0, 0, 0, INSTR_LIDT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LIDT"}},
	{0x01, 4, 1, 0, 0, 0, INSTR_SMSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SMSW"}},
	{0x01, 6, 1, 0, 0, 0, INSTR_LMSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LMSW"}},
	{0x01, 7, 1, 0, 0, 0, INSTR_INVLPG, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVLPG"}},
	{0x01, 7, 1, 0, 0, 0, INSTR_SWAPGS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SWAPGS"}},
	{0x01, 7, 1, 0, 0, 0, INSTR_RDTSCP, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RDTSCP"}},
	{0x02, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LAR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LAR"}},
	{0x03, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LSL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LSL"}},
	{0x05, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SYSCALL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SYSCALL"}},
	{0x06, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CLTS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLTS"}},
	{0x07, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SYSRET, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SYSRET"}},
	{0x08, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_INVD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVD"}},
	{0x09, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_WBINVD, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"WBINVD"}},
	{0x0b, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_UD2, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UD2"}},
	{0x0d, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPS"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSS"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPD"}},
	{0x10, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSD"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPS"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSS"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVUPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVUPD"}},
	{0x11, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSD"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHLPS"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPS"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPD"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDDUP, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDDUP"}},
	{0x12, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSLDUP, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSLDUP"}},
	{0x13, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPS"}},
	{0x13, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLPD"}},
	{0x14, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKLPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKLPS"}},
	{0x14, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKLPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKLPD"}},
	{0x15, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKHPS"}},
	{0x15, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UNPCKHPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UNPCKHPD"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVLHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVLHPS"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPS"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPD"}},
	{0x16, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSHDUP, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSHDUP"}},
	{0x17, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPS"}},
	{0x17, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVHPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVHPD"}},
	{0x18, 0, 1, 0, 0, 0, INSTR_PREFETCHNTA, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHNTA"}},
	{0x18, 1, 1, 0, 0, 0, INSTR_PREFETCHT0, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHT0"}},
	{0x18, 2, 1, 0, 0, 0, INSTR_PREFETCHT1, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHT1"}},
	{0x18, 3, 1, 0, 0, 0, INSTR_PREFETCHT2, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PREFETCHT2"}},
	{0x18, 4, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x18, 5, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x18, 6, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x18, 7, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x19, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1a, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1b, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1c, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1d, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1e, OPCODE_EXT_INVAL, 0, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 0, 1, 1, 0, 0, INSTR_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"NOP"}},
	{0x1f, 1, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 2, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 3, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 4, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 5, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 6, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x1f, 7, 1, 1, 0, 0, INSTR_HINT_NOP, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HINT_NOP"}},
	{0x20, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x20, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x21, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x21, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x22, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x22, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x23, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x23, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOV, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOV"}},
	{0x28, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPS"}},
	{0x28, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPD"}},
	{0x29, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPS"}},
	{0x29, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVAPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVAPD"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPI2PS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPI2PS"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSI2SS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSI2SS"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPI2PD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPI2PD"}},
	{0x2a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSI2SD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSI2SD"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTPS"}},
	{0x2b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTPD"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPS2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPS2PI"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTSS2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTSS2SI"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPD2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPD2PI"}},
	{0x2c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTSD2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTSD2SI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPS2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPS2PI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSS2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSS2SI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPD2PI, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPD2PI"}},
	{0x2d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSD2SI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSD2SI"}},
	{0x2e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UCOMISS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UCOMISS"}},
	{0x2e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UCOMISD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UCOMISD"}},
	{0x2f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_COMISS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"COMISS"}},
	{0x2f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_COMISD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"COMISD"}},
	{0x30, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_WRMSR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"WRMSR"}},
	{0x31, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RDTSC, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"RDTSC"}},
	{0x32, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RDMSR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, {"RDMSR"}},
	{0x33, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RDPMC, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"RDPMC"}},
	{0x34, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SYSENTER, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SYSENTER"}},
	{0x35, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_SYSEXIT, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SYSEXIT"}},
	{0x37, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_GETSEC, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"GETSEC"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_INVEPT, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVEPT"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_INVVPID, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"INVVPID"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVBE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVBE"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CRC32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CRC32"}},
	{0x38, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVBE, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVBE"}},
	{0x38, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CRC32, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CRC32"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDPD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDSS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_ROUNDSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"ROUNDSD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_BLENDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"BLENDPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_BLENDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"BLENDPD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PBLENDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PBLENDW"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PALIGNR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PALIGNR"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PALIGNR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PALIGNR"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRB"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRW"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_EXTRACTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"EXTRACTPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRB"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_INSERTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"INSERTPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DPPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DPPS"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DPPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DPPD"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_MPSADBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"MPSADBW"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPESTRM, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"PCMPESTRM"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPESTRI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"PCMPESTRI"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PCMPISTRM, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, {"PCMPISTRM"}},
	{0x3a, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PCMPISTRI, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, {"PCMPISTRI"}},
	{0x40, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVO, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVO"}},
	{0x41, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNO, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNO"}},
	{0x42, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVB"}},
	{0x43, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNB, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNB"}},
	{0x44, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVZ, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVZ"}},
	{0x45, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNZ, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNZ"}},
	{0x46, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVBE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVBE"}},
	{0x47, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNBE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNBE"}},
	{0x48, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVS, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVS"}},
	{0x49, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNS, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNS"}},
	{0x4a, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVP, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVP"}},
	{0x4b, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNP, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNP"}},
	{0x4c, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVL"}},
	{0x4d, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNL"}},
	{0x4e, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVLE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVLE"}},
	{0x4f, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMOVNLE, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMOVNLE"}},
	{0x50, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVMSKPS, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVMSKPS"}},
	{0x50, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVMSKPD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVMSKPD"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTPS"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTSS"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTPD"}},
	{0x51, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SQRTSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SQRTSD"}},
	{0x52, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RSQRTPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RSQRTPS"}},
	{0x52, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RSQRTSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RSQRTSS"}},
	{0x53, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RCPPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCPPS"}},
	{0x53, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_RCPSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RCPSS"}},
	{0x54, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDPS"}},
	{0x54, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDPD"}},
	{0x55, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDNPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDNPS"}},
	{0x55, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ANDNPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ANDNPD"}},
	{0x56, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ORPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ORPS"}},
	{0x56, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ORPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ORPD"}},
	{0x57, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_XORPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XORPS"}},
	{0x57, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_XORPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XORPD"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDPS"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSS"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDPD"}},
	{0x58, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSD"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULPS"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULSS"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULPD"}},
	{0x59, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MULSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MULSD"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPS2PD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPS2PD"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPD2PS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPD2PS"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSS2SD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSS2SD"}},
	{0x5a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTSD2SS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTSD2SS"}},
	{0x5b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTDQ2PS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTDQ2PS"}},
	{0x5b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPS2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPS2DQ"}},
	{0x5b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPS2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPS2DQ"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBPS"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBSS"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBPD"}},
	{0x5c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_SUBSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SUBSD"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINPS"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINSS"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINPD"}},
	{0x5d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MINSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MINSD"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVPS"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVSS"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVPD"}},
	{0x5e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_DIVSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"DIVSD"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXPS"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXSS"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXPD"}},
	{0x5f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MAXSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MAXSD"}},
	{0x60, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLBW"}},
	{0x60, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLBW"}},
	{0x61, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLWD"}},
	{0x61, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLWD"}},
	{0x62, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLDQ"}},
	{0x62, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLDQ"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSWB"}},
	{0x63, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSWB"}},
	{0x64, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTB"}},
	{0x64, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTB"}},
	{0x65, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTW"}},
	{0x65, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTW"}},
	{0x66, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTD"}},
	{0x66, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPGTD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPGTD"}},
	{0x67, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKUSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKUSWB"}},
	{0x67, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKUSWB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKUSWB"}},
	{0x68, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHBW"}},
	{0x68, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHBW"}},
	{0x69, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHWD"}},
	{0x69, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHWD"}},
	{0x6a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHDQ"}},
	{0x6a, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHDQ"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSDW"}},
	{0x6b, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PACKSSDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PACKSSDW"}},
	{0x6c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKLQDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKLQDQ"}},
	{0x6d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PUNPCKHQDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUNPCKHQDQ"}},
	{0x6e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x6e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x6f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0x6f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQA, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQA"}},
	{0x6f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQU"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFW"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFLW"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFHW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFHW"}},
	{0x70, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PSHUFD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PSHUFD"}},
	{0x71, 2, 1, 0, 0, 1, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0x71, 2, 1, 0, 0, 1, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0x71, 4, 1, 0, 0, 1, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0x71, 4, 1, 0, 0, 1, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0x71, 6, 1, 0, 0, 1, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0x71, 6, 1, 0, 0, 1, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0x72, 2, 1, 0, 0, 1, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0x72, 2, 1, 0, 0, 1, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0x72, 4, 1, 0, 0, 1, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0x72, 4, 1, 0, 0, 1, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0x72, 6, 1, 0, 0, 1, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0x72, 6, 1, 0, 0, 1, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0x73, 2, 1, 0, 0, 1, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0x73, 2, 1, 0, 0, 1, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0x73, 3, 1, 0, 0, 1, INSTR_PSRLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLDQ"}},
	{0x73, 6, 1, 0, 0, 1, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0x73, 6, 1, 0, 0, 1, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0x73, 7, 1, 0, 0, 1, INSTR_PSLLDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLDQ"}},
	{0x74, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQB"}},
	{0x74, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQB"}},
	{0x75, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQW"}},
	{0x75, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQW"}},
	{0x76, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQD"}},
	{0x76, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PCMPEQD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PCMPEQD"}},
	{0x77, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_EMMS, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"EMMS"}},
	{0x78, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_VMREAD, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMREAD"}},
	{0x79, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_VMWRITE, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMWRITE"}},
	{0x7c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HADDPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HADDPD"}},
	{0x7c, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HADDPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HADDPS"}},
	{0x7d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HSUBPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HSUBPD"}},
	{0x7d, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_HSUBPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"HSUBPS"}},
	{0x7e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x7e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVD"}},
	{0x7e, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0x7f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0x7f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQA, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQA"}},
	{0x7f, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQU"}},
	{0x80, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JO, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JO"}},
	{0x81, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNO, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNO"}},
	{0x82, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JB, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JB"}},
	{0x83, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNB, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNB"}},
	{0x84, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JZ, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JZ"}},
	{0x85, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNZ, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNZ"}},
	{0x86, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JBE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JBE"}},
	{0x87, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNBE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNBE"}},
	{0x88, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JS, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JS"}},
	{0x89, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNS, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNS"}},
	{0x8a, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JP"}},
	{0x8b, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNP, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNP"}},
	{0x8c, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JL"}},
	{0x8d, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNL, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNL"}},
	{0x8e, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JLE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JLE"}},
	{0x8f, OPCODE_EXT_INVAL, 0, 0, 0, 4, INSTR_JNLE, OPERAND_TYPE_REL32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"JNLE"}},
	{0x90, 0, 1, 1, 0, 0, INSTR_SETO, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETO"}},
	{0x91, 0, 1, 1, 0, 0, INSTR_SETNO, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNO"}},
	{0x92, 0, 1, 1, 0, 0, INSTR_SETB, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETB"}},
	{0x93, 0, 1, 1, 0, 0, INSTR_SETNB, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNB"}},
	{0x94, 0, 1, 1, 0, 0, INSTR_SETZ, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETZ"}},
	{0x95, 0, 1, 1, 0, 0, INSTR_SETNZ, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNZ"}},
	{0x96, 0, 1, 1, 0, 0, INSTR_SETBE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETBE"}},
	{0x97, 0, 1, 1, 0, 0, INSTR_SETNBE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNBE"}},
	{0x98, 0, 1, 1, 0, 0, INSTR_SETS, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETS"}},
	{0x99, 0, 1, 1, 0, 0, INSTR_SETNS, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNS"}},
	{0x9a, 0, 1, 1, 0, 0, INSTR_SETP, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETP"}},
	{0x9b, 0, 1, 1, 0, 0, INSTR_SETNP, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNP"}},
	{0x9c, 0, 1, 1, 0, 0, INSTR_SETL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETL"}},
	{0x9d, 0, 1, 1, 0, 0, INSTR_SETNL, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNL"}},
	{0x9e, 0, 1, 1, 0, 0, INSTR_SETLE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETLE"}},
	{0x9f, 0, 1, 1, 0, 0, INSTR_SETNLE, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SETNLE"}},
	{0xa0, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0xa1, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0xa2, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_CPUID, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CPUID"}},
	{0xa3, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BT, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BT"}},
	{0xa4, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_SHLD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHLD"}},
	{0xa5, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SHLD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHLD"}},
	{0xa8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_PUSH, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PUSH"}},
	{0xa9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_POP, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POP"}},
	{0xaa, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_RSM, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"RSM"}},
	{0xab, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BTS, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTS"}},
	{0xac, OPCODE_EXT_INVAL, 1, 1, 0, 1, INSTR_SHRD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHRD"}},
	{0xad, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_SHRD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SHRD"}},
	{0xae, 0, 1, 0, 0, 0, INSTR_FXSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXSAVE"}},
	{0xae, 0, 1, 0, 0, 0, INSTR_FXSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXSAVE"}},
	{0xae, 1, 1, 0, 0, 0, INSTR_FXRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXRSTOR"}},
	{0xae, 1, 1, 0, 0, 0, INSTR_FXRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"FXRSTOR"}},
	{0xae, 2, 1, 0, 0, 0, INSTR_LDMXCSR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LDMXCSR"}},
	{0xae, 3, 1, 0, 0, 0, INSTR_STMXCSR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"STMXCSR"}},
	{0xae, 4, 1, 0, 0, 0, INSTR_XSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, {"XSAVE"}},
	{0xae, 4, 1, 0, 0, 0, INSTR_XSAVE, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, {"XSAVE"}},
	{0xae, 5, 1, 0, 0, 0, INSTR_LFENCE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LFENCE"}},
	{0xae, 5, 1, 0, 0, 0, INSTR_XRSTOR, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XRSTOR"}},
	{0xae, 6, 1, 0, 0, 0, INSTR_MFENCE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MFENCE"}},
	{0xae, 7, 1, 0, 0, 0, INSTR_SFENCE, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"SFENCE"}},
	{0xae, 7, 1, 0, 0, 0, INSTR_CLFLUSH, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CLFLUSH"}},
	{0xaf, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_IMUL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"IMUL"}},
	{0xb0, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMPXCHG, OPERAND_TYPE_RM8, OPERAND_TYPE_AL, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, {"CMPXCHG"}},
	{0xb1, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_CMPXCHG, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, {"CMPXCHG"}},
	{0xb2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LSS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LSS"}},
	{0xb3, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BTR, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTR"}},
	{0xb4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LFS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LFS"}},
	{0xb5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LGS, OPERAND_TYPE_INVAL, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"LGS"}},
	{0xb6, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOVZX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVZX"}},
	{0xb7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVZX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVZX"}},
	{0xb8, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_POPCNT, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POPCNT"}},
	{0xb9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_UD, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"UD"}},
	{0xba, 4, 1, 1, 0, 1, INSTR_BT, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BT"}},
	{0xba, 5, 1, 1, 0, 1, INSTR_BTS, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTS"}},
	{0xba, 6, 1, 1, 0, 1, INSTR_BTR, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTR"}},
	{0xba, 7, 1, 1, 0, 1, INSTR_BTC, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTC"}},
	{0xbb, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BTC, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BTC"}},
	{0xbc, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BSF, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSF"}},
	{0xbd, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_BSR, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSR"}},
	{0xbe, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_MOVSX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSX"}},
	{0xbf, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVSX, OPERAND_TYPE_REG32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVSX"}},
	{0xc0, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XADD, OPERAND_TYPE_RM8, OPERAND_TYPE_REG8, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XADD"}},
	{0xc1, OPCODE_EXT_INVAL, 1, 1, 0, 0, INSTR_XADD, OPERAND_TYPE_RM32, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"XADD"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPPS"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPSS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPSS"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPPD"}},
	{0xc2, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_CMPSD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"CMPSD"}},
	{0xc3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTI, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTI"}},
	{0xc4, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRW"}},
	{0xc4, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PINSRW, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PINSRW"}},
	{0xc5, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRW, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRW"}},
	{0xc5, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_PEXTRW, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"PEXTRW"}},
	{0xc6, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_SHUFPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHUFPS"}},
	{0xc6, OPCODE_EXT_INVAL, 1, 0, 0, 1, INSTR_SHUFPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_IMM8, OPERAND_TYPE_INVAL, {"SHUFPD"}},
	{0xc7, 1, 1, 0, 0, 0, INSTR_CMPXCHG8B, OPERAND_TYPE_RM32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPXCHG8B"}},
	{0xc7, 1, 1, 0, 0, 0, INSTR_CMPXCHG8B, OPERAND_TYPE_RM32, OPERAND_TYPE_AX32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CMPXCHG8B"}},
	{0xc7, 6, 1, 0, 0, 0, INSTR_VMPTRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMPTRLD"}},
	{0xc7, 6, 1, 0, 0, 0, INSTR_VMCLEAR, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMCLEAR"}},
	{0xc7, 6, 1, 0, 0, 0, INSTR_VMXON, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMXON"}},
	{0xc7, 7, 1, 0, 0, 0, INSTR_VMPTRST, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"VMPTRST"}},
	{0xc8, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xc9, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xca, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcb, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcc, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcd, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xce, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xcf, OPCODE_EXT_INVAL, 0, 0, 0, 0, INSTR_BSWAP, OPERAND_TYPE_REG32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"BSWAP"}},
	{0xd0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSUBPD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSUBPD"}},
	{0xd0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_ADDSUBPS, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"ADDSUBPS"}},
	{0xd1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0xd1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLW"}},
	{0xd2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0xd2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLD"}},
	{0xd3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0xd3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRLQ"}},
	{0xd4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDQ"}},
	{0xd4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDQ"}},
	{0xd5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULLW"}},
	{0xd5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULLW"}},
	{0xd6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ"}},
	{0xd6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVQ2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVQ2DQ"}},
	{0xd6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVDQ2Q, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVDQ2Q"}},
	{0xd7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVMSKB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVMSKB"}},
	{0xd7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMOVMSKB, OPERAND_TYPE_INVAL, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMOVMSKB"}},
	{0xd8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSB"}},
	{0xd8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSB"}},
	{0xd9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSW"}},
	{0xd9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBUSW"}},
	{0xda, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINUB"}},
	{0xda, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINUB"}},
	{0xdb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAND, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAND"}},
	{0xdb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAND, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAND"}},
	{0xdc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSB"}},
	{0xdc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSB"}},
	{0xdd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSW"}},
	{0xdd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDUSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDUSW"}},
	{0xde, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXUB"}},
	{0xde, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXUB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXUB"}},
	{0xdf, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PANDN, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PANDN"}},
	{0xdf, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PANDN, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PANDN"}},
	{0xe0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGB"}},
	{0xe0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGB"}},
	{0xe1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0xe1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAW"}},
	{0xe2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0xe2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSRAD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSRAD"}},
	{0xe3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGW"}},
	{0xe3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PAVGW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PAVGW"}},
	{0xe4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHUW"}},
	{0xe4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHUW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHUW"}},
	{0xe5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHW"}},
	{0xe5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULHW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULHW"}},
	{0xe6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTPD2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTPD2DQ"}},
	{0xe6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTTPD2DQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTTPD2DQ"}},
	{0xe6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_CVTDQ2PD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"CVTDQ2PD"}},
	{0xe7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTQ"}},
	{0xe7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MOVNTDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"MOVNTDQ"}},
	{0xe8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSB"}},
	{0xe8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSB"}},
	{0xe9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSW"}},
	{0xe9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBSW"}},
	{0xea, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINSW"}},
	{0xea, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMINSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMINSW"}},
	{0xeb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_POR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POR"}},
	{0xeb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_POR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"POR"}},
	{0xec, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSB"}},
	{0xec, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSB"}},
	{0xed, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSW"}},
	{0xed, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDSW"}},
	{0xee, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXSW"}},
	{0xee, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMAXSW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMAXSW"}},
	{0xef, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PXOR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PXOR"}},
	{0xef, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PXOR, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PXOR"}},
	{0xf0, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_LDDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"LDDQU"}},
	{0xf1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0xf1, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLW"}},
	{0xf2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0xf2, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLD"}},
	{0xf3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0xf3, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSLLQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSLLQ"}},
	{0xf4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULUDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULUDQ"}},
	{0xf4, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMULUDQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMULUDQ"}},
	{0xf5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMADDWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMADDWD"}},
	{0xf5, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PMADDWD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PMADDWD"}},
	{0xf6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSADBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSADBW"}},
	{0xf6, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSADBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSADBW"}},
	{0xf7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MASKMOVQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MASKMOVQ"}},
	{0xf7, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_MASKMOVDQU, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, {"MASKMOVDQU"}},
	{0xf8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBB"}},
	{0xf8, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBB"}},
	{0xf9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBW"}},
	{0xf9, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBW"}},
	{0xfa, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBD"}},
	{0xfa, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBD"}},
	{0xfb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBQ"}},
	{0xfb, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PSUBQ, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PSUBQ"}},
	{0xfc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDB"}},
	{0xfc, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDB, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDB"}},
	{0xfd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDW"}},
	{0xfd, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDW, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDW"}},
	{0xfe, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDD"}},
	{0xfe, OPCODE_EXT_INVAL, 1, 0, 0, 0, INSTR_PADDD, OPERAND_TYPE_RM32, OPERAND_TYPE_RM32, OPERAND_TYPE_INVAL, OPERAND_TYPE_INVAL, {"PADDD"}},
};

