Analysis & Synthesis report for Lab2_2
Sat Oct 21 21:39:40 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: muxF:inst5|lpm_mux:LPM_MUX_component
 12. Parameter Settings for User Entity Instance: LogicUnit:inst6|muxLU:inst|lpm_mux:LPM_MUX_component
 13. Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_XOR:inst3
 14. Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_INV:inst2
 15. Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_OR:inst5
 16. Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_AND:inst12
 17. Parameter Settings for User Entity Instance: add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component
 18. Parameter Settings for User Entity Instance: Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component
 19. Parameter Settings for User Entity Instance: Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component
 20. Parameter Settings for User Entity Instance: Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component
 22. Parameter Settings for User Entity Instance: Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component
 23. Parameter Settings for User Entity Instance: Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 21 21:39:40 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab2_2                                      ;
; Top-level Entity Name           ; Lab2_2                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 106                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Lab2_2             ; Lab2_2             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+---------+
; Lab2_2.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/Lab2/Lab2_2/Lab2_2.bdf                                           ;         ;
; LogicUnit.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/Lab2/Lab2_2/LogicUnit.bdf                                        ;         ;
; Shifter.bdf                      ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/Lab2/Lab2_2/Shifter.bdf                                          ;         ;
; mux47.v                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/mux47.v                                              ;         ;
; mux39.v                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/mux39.v                                              ;         ;
; mux35.v                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/mux35.v                                              ;         ;
; mux33.v                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/mux33.v                                              ;         ;
; mux32.v                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/mux32.v                                              ;         ;
; extender_module.bdf              ; yes             ; User Block Diagram/Schematic File        ; D:/QuartusLab/Lab2/Lab2_2/extender_module.bdf                                  ;         ;
; add_sub.v                        ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/add_sub.v                                            ;         ;
; Extnd_MUX.v                      ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/Extnd_MUX.v                                          ;         ;
; muxLU.v                          ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/muxLU.v                                              ;         ;
; muxF.v                           ; yes             ; User Wizard-Generated File               ; D:/QuartusLab/Lab2/Lab2_2/muxF.v                                               ;         ;
; zero.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/QuartusLab/Lab2/Lab2_2/zero.bdf                                             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_glc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_glc.tdf                                       ;         ;
; lpm_xor.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_xor.tdf             ;         ;
; lpm_inv.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_inv.tdf             ;         ;
; lpm_or.tdf                       ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_or.tdf              ;         ;
; lpm_and.tdf                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_and.tdf             ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_8ji.tdf               ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/add_sub_8ji.tdf                                   ;         ;
; db/mux_dlc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_dlc.tdf                                       ;         ;
; db/mux_elc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_elc.tdf                                       ;         ;
; db/mux_hlc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_hlc.tdf                                       ;         ;
; db/mux_llc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_llc.tdf                                       ;         ;
; db/mux_jlc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_jlc.tdf                                       ;         ;
; db/mux_klc.tdf                   ; yes             ; Auto-Generated Megafunction              ; D:/QuartusLab/Lab2/Lab2_2/db/mux_klc.tdf                                       ;         ;
+----------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 205              ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 292              ;
;     -- 7 input functions                    ; 3                ;
;     -- 6 input functions                    ; 114              ;
;     -- 5 input functions                    ; 35               ;
;     -- 4 input functions                    ; 58               ;
;     -- <=3 input functions                  ; 82               ;
;                                             ;                  ;
; Dedicated logic registers                   ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 106              ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; ShiftOp[0]~input ;
; Maximum fan-out                             ; 75               ;
; Total fan-out                               ; 1518             ;
; Average fan-out                             ; 3.01             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Lab2_2                                   ; 292 (1)             ; 0 (0)                     ; 0                 ; 0          ; 106  ; 0            ; |Lab2_2                                                                                                     ; Lab2_2          ; work         ;
;    |LogicUnit:inst6|                      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|LogicUnit:inst6                                                                                     ; LogicUnit       ; work         ;
;       |muxLU:inst|                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|LogicUnit:inst6|muxLU:inst                                                                          ; muxLU           ; work         ;
;          |lpm_mux:LPM_MUX_component|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|LogicUnit:inst6|muxLU:inst|lpm_mux:LPM_MUX_component                                                ; lpm_mux         ; work         ;
;             |mux_glc:auto_generated|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|LogicUnit:inst6|muxLU:inst|lpm_mux:LPM_MUX_component|mux_glc:auto_generated                         ; mux_glc         ; work         ;
;    |Shifter:inst4|                        ; 152 (5)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4                                                                                       ; Shifter         ; work         ;
;       |extender_module:inst3|             ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|extender_module:inst3                                                                 ; extender_module ; work         ;
;          |Extnd_MUX:inst|                 ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst                                                  ; Extnd_MUX       ; work         ;
;             |lpm_mux:LPM_MUX_component|   ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component                        ; lpm_mux         ; work         ;
;                |mux_klc:auto_generated|   ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component|mux_klc:auto_generated ; mux_klc         ; work         ;
;       |mux32:inst8|                       ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux32:inst8                                                                           ; mux32           ; work         ;
;          |lpm_mux:LPM_MUX_component|      ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component                                                 ; lpm_mux         ; work         ;
;             |mux_dlc:auto_generated|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component|mux_dlc:auto_generated                          ; mux_dlc         ; work         ;
;       |mux35:inst5|                       ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux35:inst5                                                                           ; mux35           ; work         ;
;          |lpm_mux:LPM_MUX_component|      ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component                                                 ; lpm_mux         ; work         ;
;             |mux_hlc:auto_generated|      ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated                          ; mux_hlc         ; work         ;
;       |mux47:inst|                        ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux47:inst                                                                            ; mux47           ; work         ;
;          |lpm_mux:LPM_MUX_component|      ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component                                                  ; lpm_mux         ; work         ;
;             |mux_jlc:auto_generated|      ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component|mux_jlc:auto_generated                           ; mux_jlc         ; work         ;
;    |add_sub:inst|                         ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|add_sub:inst                                                                                        ; add_sub         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component| ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component                                                      ; lpm_add_sub     ; work         ;
;          |add_sub_8ji:auto_generated|     ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8ji:auto_generated                           ; add_sub_8ji     ; work         ;
;    |muxF:inst5|                           ; 88 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|muxF:inst5                                                                                          ; muxF            ; work         ;
;       |lpm_mux:LPM_MUX_component|         ; 88 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|muxF:inst5|lpm_mux:LPM_MUX_component                                                                ; lpm_mux         ; work         ;
;          |mux_glc:auto_generated|         ; 88 (88)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|muxF:inst5|lpm_mux:LPM_MUX_component|mux_glc:auto_generated                                         ; mux_glc         ; work         ;
;    |zero:inst1|                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab2_2|zero:inst1                                                                                          ; zero            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Altera ; LPM_ADD_SUB  ; 17.0    ; N/A          ; N/A          ; |Lab2_2|add_sub:inst                                       ; add_sub.v       ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|Shifter:inst4|mux47:inst                           ; mux47.v         ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|Shifter:inst4|extender_module:inst3|Extnd_MUX:inst ; Extnd_MUX.v     ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|Shifter:inst4|mux39:inst4                          ; mux39.v         ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|Shifter:inst4|mux35:inst5                          ; mux35.v         ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|Shifter:inst4|mux33:inst6                          ; mux33.v         ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|Shifter:inst4|mux32:inst8                          ; mux32.v         ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|muxF:inst5                                         ; muxF.v          ;
; Altera ; LPM_MUX      ; 17.0    ; N/A          ; N/A          ; |Lab2_2|LogicUnit:inst6|muxLU:inst                         ; muxLU.v         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Lab2_2|Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component|mux_jlc:auto_generated|l1_w12_n0_mux_dataout  ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated|l1_w16_n0_mux_dataout ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Lab2_2|Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component|mux_dlc:auto_generated|l1_w25_n0_mux_dataout ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |Lab2_2|Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component|mux_jlc:auto_generated|l1_w36_n0_mux_dataout  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |Lab2_2|muxF:inst5|lpm_mux:LPM_MUX_component|mux_glc:auto_generated|l2_w19_n0_mux_dataout                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated|l1_w3_n0_mux_dataout  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Lab2_2|Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated|l1_w31_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxF:inst5|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+----------------------------------------------+
; Parameter Name         ; Value     ; Type                                         ;
+------------------------+-----------+----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                               ;
; LPM_WIDTH              ; 32        ; Signed Integer                               ;
; LPM_SIZE               ; 4         ; Signed Integer                               ;
; LPM_WIDTHS             ; 2         ; Signed Integer                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                      ;
; CBXI_PARAMETER         ; mux_glc   ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                      ;
+------------------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogicUnit:inst6|muxLU:inst|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+--------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                         ;
+------------------------+-----------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 32        ; Signed Integer                                               ;
; LPM_SIZE               ; 4         ; Signed Integer                                               ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                      ;
; CBXI_PARAMETER         ; mux_glc   ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                      ;
+------------------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_XOR:inst3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LPM_WIDTH      ; 32    ; Untyped                                           ;
; LPM_SIZE       ; 2     ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_INV:inst2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LPM_WIDTH      ; 32    ; Untyped                                           ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_OR:inst5 ;
+------------------------+-----------+--------------------------------------+
; Parameter Name         ; Value     ; Type                                 ;
+------------------------+-----------+--------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                       ;
; LPM_WIDTH              ; 32        ; Untyped                              ;
; LPM_SIZE               ; 2         ; Untyped                              ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                   ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                              ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                              ;
+------------------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LogicUnit:inst6|LPM_AND:inst12 ;
+------------------------+-----------+----------------------------------------+
; Parameter Name         ; Value     ; Type                                   ;
+------------------------+-----------+----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                         ;
; LPM_WIDTH              ; 32        ; Untyped                                ;
; LPM_SIZE               ; 2         ; Untyped                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                     ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                ;
+------------------------+-----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_8ji ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 32        ; Signed Integer                                              ;
; LPM_SIZE               ; 2         ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_dlc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 33        ; Signed Integer                                              ;
; LPM_SIZE               ; 2         ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_elc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 35        ; Signed Integer                                              ;
; LPM_SIZE               ; 2         ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_hlc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+-------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                        ;
+------------------------+-----------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 39        ; Signed Integer                                              ;
; LPM_SIZE               ; 2         ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0         ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_llc   ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                     ;
+------------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                       ;
+------------------------+-----------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 47        ; Signed Integer                                             ;
; LPM_SIZE               ; 2         ; Signed Integer                                             ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0         ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_jlc   ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                    ;
+------------------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                 ;
+------------------------+-----------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH              ; 63        ; Signed Integer                                                                       ;
; LPM_SIZE               ; 4         ; Signed Integer                                                                       ;
; LPM_WIDTHS             ; 2         ; Signed Integer                                                                       ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                              ;
; CBXI_PARAMETER         ; mux_klc   ; Untyped                                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                              ;
+------------------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 294                         ;
;     arith             ; 33                          ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 32                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 258                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 35                          ;
;         6 data inputs ; 114                         ;
; boundary_port         ; 106                         ;
;                       ;                             ;
; Max LUT depth         ; 8.80                        ;
; Average LUT depth     ; 7.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Oct 21 21:39:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2
Warning (125092): Tcl Script File lmux.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lmux.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file lmux_bb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab2_2.bdf
    Info (12023): Found entity 1: Lab2_2
Info (12021): Found 1 design units, including 1 entities, in source file logicunit.bdf
    Info (12023): Found entity 1: LogicUnit
Info (12021): Found 1 design units, including 1 entities, in source file shifter.bdf
    Info (12023): Found entity 1: Shifter
Info (12021): Found 1 design units, including 1 entities, in source file mux47.v
    Info (12023): Found entity 1: mux47 File: D:/QuartusLab/Lab2/Lab2_2/mux47.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux39.v
    Info (12023): Found entity 1: mux39 File: D:/QuartusLab/Lab2/Lab2_2/mux39.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux35.v
    Info (12023): Found entity 1: mux35 File: D:/QuartusLab/Lab2/Lab2_2/mux35.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux33.v
    Info (12023): Found entity 1: mux33 File: D:/QuartusLab/Lab2/Lab2_2/mux33.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux32.v
    Info (12023): Found entity 1: mux32 File: D:/QuartusLab/Lab2/Lab2_2/mux32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file extender_module.bdf
    Info (12023): Found entity 1: extender_module
Info (12021): Found 1 design units, including 1 entities, in source file add_sub.v
    Info (12023): Found entity 1: add_sub File: D:/QuartusLab/Lab2/Lab2_2/add_sub.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file extnd_mux.v
    Info (12023): Found entity 1: Extnd_MUX File: D:/QuartusLab/Lab2/Lab2_2/Extnd_MUX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file muxlu.v
    Info (12023): Found entity 1: muxLU File: D:/QuartusLab/Lab2/Lab2_2/muxLU.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file muxf.v
    Info (12023): Found entity 1: muxF File: D:/QuartusLab/Lab2/Lab2_2/muxF.v Line: 40
Info (12127): Elaborating entity "Lab2_2" for the top level hierarchy
Warning (12125): Using design file zero.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: zero
Info (12128): Elaborating entity "zero" for hierarchy "zero:inst1"
Info (12128): Elaborating entity "muxF" for hierarchy "muxF:inst5"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "muxF:inst5|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/muxF.v Line: 73
Info (12130): Elaborated megafunction instantiation "muxF:inst5|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/muxF.v Line: 73
Info (12133): Instantiated megafunction "muxF:inst5|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/muxF.v Line: 73
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_glc.tdf Line: 23
Info (12128): Elaborating entity "mux_glc" for hierarchy "muxF:inst5|lpm_mux:LPM_MUX_component|mux_glc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LogicUnit" for hierarchy "LogicUnit:inst6"
Info (12128): Elaborating entity "muxLU" for hierarchy "LogicUnit:inst6|muxLU:inst"
Info (12128): Elaborating entity "LPM_XOR" for hierarchy "LogicUnit:inst6|LPM_XOR:inst3"
Info (12130): Elaborated megafunction instantiation "LogicUnit:inst6|LPM_XOR:inst3"
Info (12133): Instantiated megafunction "LogicUnit:inst6|LPM_XOR:inst3" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "LPM_INV" for hierarchy "LogicUnit:inst6|LPM_INV:inst2"
Info (12130): Elaborated megafunction instantiation "LogicUnit:inst6|LPM_INV:inst2"
Info (12133): Instantiated megafunction "LogicUnit:inst6|LPM_INV:inst2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "LPM_OR" for hierarchy "LogicUnit:inst6|LPM_OR:inst5"
Info (12130): Elaborated megafunction instantiation "LogicUnit:inst6|LPM_OR:inst5"
Info (12133): Instantiated megafunction "LogicUnit:inst6|LPM_OR:inst5" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "LPM_AND" for hierarchy "LogicUnit:inst6|LPM_AND:inst12"
Info (12130): Elaborated megafunction instantiation "LogicUnit:inst6|LPM_AND:inst12"
Info (12133): Instantiated megafunction "LogicUnit:inst6|LPM_AND:inst12" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "add_sub" for hierarchy "add_sub:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component" File: D:/QuartusLab/Lab2/Lab2_2/add_sub.v Line: 72
Info (12130): Elaborated megafunction instantiation "add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component" File: D:/QuartusLab/Lab2/Lab2_2/add_sub.v Line: 72
Info (12133): Instantiated megafunction "add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/add_sub.v Line: 72
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ji.tdf
    Info (12023): Found entity 1: add_sub_8ji File: D:/QuartusLab/Lab2/Lab2_2/db/add_sub_8ji.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8ji" for hierarchy "add_sub:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8ji:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "Shifter" for hierarchy "Shifter:inst4"
Info (12128): Elaborating entity "mux32" for hierarchy "Shifter:inst4|mux32:inst8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux32.v Line: 69
Info (12130): Elaborated megafunction instantiation "Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux32.v Line: 69
Info (12133): Instantiated megafunction "Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/mux32.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_dlc.tdf Line: 23
Info (12128): Elaborating entity "mux_dlc" for hierarchy "Shifter:inst4|mux32:inst8|lpm_mux:LPM_MUX_component|mux_dlc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux33" for hierarchy "Shifter:inst4|mux33:inst6"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux33.v Line: 69
Info (12130): Elaborated megafunction instantiation "Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux33.v Line: 69
Info (12133): Instantiated megafunction "Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/mux33.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_elc.tdf Line: 23
Info (12128): Elaborating entity "mux_elc" for hierarchy "Shifter:inst4|mux33:inst6|lpm_mux:LPM_MUX_component|mux_elc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux35" for hierarchy "Shifter:inst4|mux35:inst5"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux35.v Line: 69
Info (12130): Elaborated megafunction instantiation "Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux35.v Line: 69
Info (12133): Instantiated megafunction "Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/mux35.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "35"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_hlc.tdf Line: 23
Info (12128): Elaborating entity "mux_hlc" for hierarchy "Shifter:inst4|mux35:inst5|lpm_mux:LPM_MUX_component|mux_hlc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux39" for hierarchy "Shifter:inst4|mux39:inst4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux39.v Line: 69
Info (12130): Elaborated megafunction instantiation "Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux39.v Line: 69
Info (12133): Instantiated megafunction "Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/mux39.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "39"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_llc.tdf
    Info (12023): Found entity 1: mux_llc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_llc.tdf Line: 23
Info (12128): Elaborating entity "mux_llc" for hierarchy "Shifter:inst4|mux39:inst4|lpm_mux:LPM_MUX_component|mux_llc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "mux47" for hierarchy "Shifter:inst4|mux47:inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux47.v Line: 69
Info (12130): Elaborated megafunction instantiation "Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/mux47.v Line: 69
Info (12133): Instantiated megafunction "Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/mux47.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "47"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_jlc.tdf Line: 23
Info (12128): Elaborating entity "mux_jlc" for hierarchy "Shifter:inst4|mux47:inst|lpm_mux:LPM_MUX_component|mux_jlc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "extender_module" for hierarchy "Shifter:inst4|extender_module:inst3"
Info (12128): Elaborating entity "Extnd_MUX" for hierarchy "Shifter:inst4|extender_module:inst3|Extnd_MUX:inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/Extnd_MUX.v Line: 73
Info (12130): Elaborated megafunction instantiation "Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component" File: D:/QuartusLab/Lab2/Lab2_2/Extnd_MUX.v Line: 73
Info (12133): Instantiated megafunction "Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/QuartusLab/Lab2/Lab2_2/Extnd_MUX.v Line: 73
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "63"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_klc.tdf
    Info (12023): Found entity 1: mux_klc File: D:/QuartusLab/Lab2/Lab2_2/db/mux_klc.tdf Line: 23
Info (12128): Elaborating entity "mux_klc" for hierarchy "Shifter:inst4|extender_module:inst3|Extnd_MUX:inst|lpm_mux:LPM_MUX_component|mux_klc:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 398 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 292 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 718 megabytes
    Info: Processing ended: Sat Oct 21 21:39:40 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:44


