INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:35:49 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 oehb10/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb1/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.831ns (24.248%)  route 2.596ns (75.752%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 5.088 - 4.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=709, unset)          1.217     1.217    oehb10/clk
    SLICE_X71Y120        FDCE                                         r  oehb10/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDCE (Prop_fdce_C_Q)         0.204     1.421 r  oehb10/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.333     1.754    oehb10/Q[2]
    SLICE_X70Y121        LUT2 (Prop_lut2_I0_O)        0.123     1.877 r  oehb10/dataOutArray[0]0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.877    cmpi3/S[0]
    SLICE_X70Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.123 r  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=16, routed)          0.520     2.643    control_merge4/oehb1/O127[0]
    SLICE_X65Y121        LUT6 (Prop_lut6_I2_O)        0.043     2.686 f  control_merge4/oehb1/full_reg_i_4__2/O
                         net (fo=7, routed)           0.382     3.068    fork12/generateBlocks[0].regblock/full_reg_i_8_0
    SLICE_X65Y121        LUT6 (Prop_lut6_I1_O)        0.043     3.111 r  fork12/generateBlocks[0].regblock/reg_value_i_4__3/O
                         net (fo=3, routed)           0.457     3.569    fork12/generateBlocks[0].regblock/full_reg_reg
    SLICE_X70Y120        LUT6 (Prop_lut6_I4_O)        0.043     3.612 f  fork12/generateBlocks[0].regblock/full_reg_i_8/O
                         net (fo=1, routed)           0.105     3.717    oehb8/full_reg_i_4__0_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I3_O)        0.043     3.760 f  oehb8/full_reg_i_6/O
                         net (fo=2, routed)           0.336     4.096    fork3/generateBlocks[1].regblock/reg_value_reg_6
    SLICE_X67Y120        LUT6 (Prop_lut6_I3_O)        0.043     4.139 f  fork3/generateBlocks[1].regblock/full_reg_i_4__0/O
                         net (fo=6, routed)           0.169     4.308    control_merge5/oehb1/data_reg_reg[0]_6
    SLICE_X67Y120        LUT6 (Prop_lut6_I5_O)        0.043     4.351 r  control_merge5/oehb1/data_reg[7]_i_1__9/O
                         net (fo=8, routed)           0.293     4.644    oehb1/data_reg_reg[7]_4[0]
    SLICE_X65Y120        FDCE                                         r  oehb1/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=709, unset)          1.088     5.088    oehb1/clk
    SLICE_X65Y120        FDCE                                         r  oehb1/data_reg_reg[4]/C
                         clock pessimism              0.085     5.173    
                         clock uncertainty           -0.035     5.138    
    SLICE_X65Y120        FDCE (Setup_fdce_C_CE)      -0.201     4.937    oehb1/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.937    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  0.293    




