// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/06/2021 19:32:59"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_test (
	clk,
	rgbOut,
	h_sync,
	v_sync,
	rst);
input 	clk;
output 	[2:0] rgbOut;
output 	h_sync;
output 	v_sync;
input 	rst;

// Design Ports Information
// rgbOut[0]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgbOut[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgbOut[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_test_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \rgbOut[0]~output_o ;
wire \rgbOut[1]~output_o ;
wire \rgbOut[2]~output_o ;
wire \h_sync~output_o ;
wire \v_sync~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \comb_6|vga_clk~0_combout ;
wire \comb_6|vga_clk~feeder_combout ;
wire \comb_6|vga_clk~q ;
wire \comb_6|vga_clk~clkctrl_outclk ;
wire \comb_6|comb_9|Add1~0_combout ;
wire \comb_6|comb_9|Add0~0_combout ;
wire \comb_6|comb_9|CounterX~3_combout ;
wire \comb_6|comb_9|Add0~1 ;
wire \comb_6|comb_9|Add0~2_combout ;
wire \comb_6|comb_9|Add0~3 ;
wire \comb_6|comb_9|Add0~4_combout ;
wire \comb_6|comb_9|Add0~5 ;
wire \comb_6|comb_9|Add0~6_combout ;
wire \comb_6|comb_9|Add0~7 ;
wire \comb_6|comb_9|Add0~8_combout ;
wire \comb_6|comb_9|Add0~9 ;
wire \comb_6|comb_9|Add0~10_combout ;
wire \comb_6|comb_9|CounterX~2_combout ;
wire \comb_6|comb_9|Add0~11 ;
wire \comb_6|comb_9|Add0~12_combout ;
wire \comb_6|comb_9|Add0~13 ;
wire \comb_6|comb_9|Add0~14_combout ;
wire \comb_6|comb_9|Add0~15 ;
wire \comb_6|comb_9|Add0~16_combout ;
wire \comb_6|comb_9|CounterX~0_combout ;
wire \comb_6|comb_9|Add0~17 ;
wire \comb_6|comb_9|Add0~18_combout ;
wire \comb_6|comb_9|CounterX~1_combout ;
wire \comb_6|comb_9|Equal0~0_combout ;
wire \comb_6|comb_9|Equal0~1_combout ;
wire \comb_6|comb_9|Equal0~2_combout ;
wire \comb_6|comb_9|Add1~1 ;
wire \comb_6|comb_9|Add1~2_combout ;
wire \comb_6|comb_9|CounterY~1_combout ;
wire \comb_6|comb_9|Equal1~0_combout ;
wire \comb_6|comb_9|Add1~13 ;
wire \comb_6|comb_9|Add1~14_combout ;
wire \comb_6|comb_9|Add1~15 ;
wire \comb_6|comb_9|Add1~16_combout ;
wire \comb_6|comb_9|Add1~3 ;
wire \comb_6|comb_9|Add1~4_combout ;
wire \comb_6|comb_9|CounterY~2_combout ;
wire \comb_6|comb_9|Equal1~1_combout ;
wire \comb_6|comb_9|Add1~17 ;
wire \comb_6|comb_9|Add1~18_combout ;
wire \comb_6|comb_9|CounterY~0_combout ;
wire \comb_6|comb_9|Equal1~2_combout ;
wire \comb_6|comb_9|Add1~5 ;
wire \comb_6|comb_9|Add1~6_combout ;
wire \comb_6|comb_9|CounterY~3_combout ;
wire \comb_6|comb_9|Add1~7 ;
wire \comb_6|comb_9|Add1~8_combout ;
wire \comb_6|comb_9|Add1~9 ;
wire \comb_6|comb_9|Add1~10_combout ;
wire \comb_6|comb_9|Add1~11 ;
wire \comb_6|comb_9|Add1~12_combout ;
wire \comb_6|comb_9|LessThan5~0_combout ;
wire \comb_6|comb_9|inDisplayArea~0_combout ;
wire \comb_6|comb_9|inDisplayArea~1_combout ;
wire \comb_6|comb_9|inDisplayArea~q ;
wire \comb_5|dataC[6]~feeder_combout ;
wire \comb_5|counter[0]~45_combout ;
wire \comb_5|counter[1]~15_combout ;
wire \comb_5|counter[1]~16 ;
wire \comb_5|counter[2]~17_combout ;
wire \comb_5|counter[2]~18 ;
wire \comb_5|counter[3]~19_combout ;
wire \comb_5|counter[3]~20 ;
wire \comb_5|counter[4]~21_combout ;
wire \comb_5|counter[4]~22 ;
wire \comb_5|counter[5]~23_combout ;
wire \comb_5|counter[5]~24 ;
wire \comb_5|counter[6]~25_combout ;
wire \comb_5|counter[6]~26 ;
wire \comb_5|counter[7]~27_combout ;
wire \comb_5|counter[7]~28 ;
wire \comb_5|counter[8]~29_combout ;
wire \comb_5|counter[8]~30 ;
wire \comb_5|counter[9]~31_combout ;
wire \comb_5|counter[9]~32 ;
wire \comb_5|counter[10]~33_combout ;
wire \comb_5|counter[10]~34 ;
wire \comb_5|counter[11]~35_combout ;
wire \comb_5|counter[11]~36 ;
wire \comb_5|counter[12]~37_combout ;
wire \comb_5|counter[12]~38 ;
wire \comb_5|counter[13]~39_combout ;
wire \comb_5|counter[13]~40 ;
wire \comb_5|counter[14]~41_combout ;
wire \comb_5|counter[14]~42 ;
wire \comb_5|counter[15]~43_combout ;
wire \comb_5|Equal0~3_combout ;
wire \comb_5|Equal0~0_combout ;
wire \comb_5|Equal0~1_combout ;
wire \comb_5|Equal0~2_combout ;
wire \comb_5|Equal0~4_combout ;
wire \comb_5|data_b[10]~0_combout ;
wire \comb_5|dataC[0]~feeder_combout ;
wire \comb_5|data_b[10]~1 ;
wire \comb_5|data_b[11]~2_combout ;
wire \comb_5|dataC[1]~feeder_combout ;
wire \comb_5|data_b[11]~3 ;
wire \comb_5|data_b[12]~4_combout ;
wire \comb_5|dataC[2]~feeder_combout ;
wire \comb_5|data_b[12]~5 ;
wire \comb_5|data_b[13]~6_combout ;
wire \comb_5|dataC[3]~feeder_combout ;
wire \comb_5|data_b[13]~7 ;
wire \comb_5|data_b[14]~8_combout ;
wire \comb_5|dataC[4]~feeder_combout ;
wire \comb_5|data_b[14]~9 ;
wire \comb_5|data_b[15]~10_combout ;
wire \comb_5|dataC[5]~feeder_combout ;
wire \comb_5|data_b[15]~11 ;
wire \comb_5|data_b[16]~12_combout ;
wire \comb_5|data_b[16]~13 ;
wire \comb_5|data_b[17]~14_combout ;
wire \comb_5|addrC[8]~5_cout ;
wire \comb_5|addrC[8]~7_cout ;
wire \comb_5|addrC[8]~9_cout ;
wire \comb_5|addrC[8]~11_cout ;
wire \comb_5|addrC[8]~13_cout ;
wire \comb_5|addrC[8]~15_cout ;
wire \comb_5|addrC[8]~17_cout ;
wire \comb_5|addrC[8]~18_combout ;
wire \comb_5|addrC[8]~19 ;
wire \comb_5|addrC[9]~20_combout ;
wire \comb_5|addrC[9]~21 ;
wire \comb_5|addrC[10]~22_combout ;
wire \comb_5|addrC[10]~23 ;
wire \comb_5|addrC[11]~24_combout ;
wire \comb_6|Add1~0_combout ;
wire \comb_6|Add1~1 ;
wire \comb_6|Add1~2_combout ;
wire \comb_6|Add0~0_combout ;
wire \comb_6|Add1~3 ;
wire \comb_6|Add1~4_combout ;
wire \comb_6|Add0~1 ;
wire \comb_6|Add0~2_combout ;
wire \comb_6|Add1~5 ;
wire \comb_6|Add1~6_combout ;
wire \comb_6|Add0~3 ;
wire \comb_6|Add0~4_combout ;
wire \comb_6|Add1~7 ;
wire \comb_6|Add1~8_combout ;
wire \comb_6|Add0~5 ;
wire \comb_6|Add0~6_combout ;
wire \comb_6|Add1~9 ;
wire \comb_6|Add1~10_combout ;
wire \comb_6|Add0~7 ;
wire \comb_6|Add0~8_combout ;
wire \comb_6|Add1~11 ;
wire \comb_6|Add1~12_combout ;
wire \comb_6|Add0~9 ;
wire \comb_6|Add0~10_combout ;
wire \comb_6|Add1~13 ;
wire \comb_6|Add1~14_combout ;
wire \~GND~combout ;
wire \ram_rtl_0|auto_generated|ram_block1a30 ;
wire \ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \comb_6|ROMAddr[13]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a24 ;
wire \ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \comb_6|ROMAddr[7]~1_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a25 ;
wire \comb_6|ROMAddr[8]~2_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a26 ;
wire \comb_6|ROMAddr[9]~3_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a27 ;
wire \ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \comb_6|ROMAddr[10]~4_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a28 ;
wire \comb_6|ROMAddr[11]~5_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a29 ;
wire \ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \comb_6|ROMAddr[12]~6_combout ;
wire \ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \comb_5|data_b[17]~15 ;
wire \comb_5|data_b[18]~16_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a18 ;
wire \ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \comb_6|rgbOut[0]~0_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a21 ;
wire \ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \comb_6|rgbOut[0]~1_combout ;
wire \comb_6|rgbOut[0]~2_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a19 ;
wire \comb_6|rgbOut[1]~3_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a22 ;
wire \ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \comb_6|rgbOut[1]~4_combout ;
wire \comb_6|rgbOut[1]~5_combout ;
wire \ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \ram_rtl_0|auto_generated|ram_block1a23 ;
wire \ram_rtl_0|auto_generated|ram_block1a20 ;
wire \ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \comb_6|rgbOut[2]~6_combout ;
wire \comb_6|rgbOut[2]~7_combout ;
wire \comb_6|rgbOut[2]~8_combout ;
wire \comb_6|comb_9|vga_HS~0_combout ;
wire \comb_6|comb_9|vga_HS~1_combout ;
wire \comb_6|comb_9|vga_HS~q ;
wire \comb_6|comb_9|vga_VS~0_combout ;
wire \comb_6|comb_9|vga_VS~1_combout ;
wire \comb_6|comb_9|vga_VS~q ;
wire [0:0] \ROM_rtl_0|auto_generated|address_reg_a ;
wire [7:0] \comb_5|dataC ;
wire [15:0] \comb_5|counter ;
wire [11:0] \comb_5|addrC ;
wire [9:0] \comb_6|comb_9|CounterY ;
wire [9:0] \comb_6|comb_9|CounterX ;

wire [1:0] \ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a18  = \ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a21  = \ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a19  = \ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a22  = \ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a20  = \ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a23  = \ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a30  = \ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a24  = \ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a25  = \ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a26  = \ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a27  = \ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a28  = \ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];

assign \ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \ram_rtl_0|auto_generated|ram_block1a29  = \ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \rgbOut[0]~output (
	.i(\comb_6|rgbOut[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[0]~output .bus_hold = "false";
defparam \rgbOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \rgbOut[1]~output (
	.i(\comb_6|rgbOut[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[1]~output .bus_hold = "false";
defparam \rgbOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \rgbOut[2]~output (
	.i(\comb_6|rgbOut[2]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[2]~output .bus_hold = "false";
defparam \rgbOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \h_sync~output (
	.i(!\comb_6|comb_9|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \v_sync~output (
	.i(!\comb_6|comb_9|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \comb_6|vga_clk~0 (
// Equation(s):
// \comb_6|vga_clk~0_combout  = (!\comb_6|vga_clk~q  & \rst~input_o )

	.dataa(\comb_6|vga_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\comb_6|vga_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|vga_clk~0 .lut_mask = 16'h5500;
defparam \comb_6|vga_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \comb_6|vga_clk~feeder (
// Equation(s):
// \comb_6|vga_clk~feeder_combout  = \comb_6|vga_clk~0_combout 

	.dataa(\comb_6|vga_clk~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_6|vga_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|vga_clk~feeder .lut_mask = 16'hAAAA;
defparam \comb_6|vga_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \comb_6|vga_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_6|vga_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|vga_clk .is_wysiwyg = "true";
defparam \comb_6|vga_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \comb_6|vga_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comb_6|vga_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_6|vga_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \comb_6|vga_clk~clkctrl .clock_type = "global clock";
defparam \comb_6|vga_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \comb_6|comb_9|Add1~0 (
// Equation(s):
// \comb_6|comb_9|Add1~0_combout  = \comb_6|comb_9|CounterY [0] $ (VCC)
// \comb_6|comb_9|Add1~1  = CARRY(\comb_6|comb_9|CounterY [0])

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_6|comb_9|Add1~0_combout ),
	.cout(\comb_6|comb_9|Add1~1 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~0 .lut_mask = 16'h33CC;
defparam \comb_6|comb_9|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \comb_6|comb_9|Add0~0 (
// Equation(s):
// \comb_6|comb_9|Add0~0_combout  = \comb_6|comb_9|CounterX [0] $ (VCC)
// \comb_6|comb_9|Add0~1  = CARRY(\comb_6|comb_9|CounterX [0])

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_6|comb_9|Add0~0_combout ),
	.cout(\comb_6|comb_9|Add0~1 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~0 .lut_mask = 16'h33CC;
defparam \comb_6|comb_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \comb_6|comb_9|CounterX~3 (
// Equation(s):
// \comb_6|comb_9|CounterX~3_combout  = (!\comb_6|comb_9|Equal0~2_combout  & \comb_6|comb_9|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|Equal0~2_combout ),
	.datad(\comb_6|comb_9|Add0~0_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterX~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterX~3 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|CounterX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \comb_6|comb_9|CounterX[0] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[0] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \comb_6|comb_9|Add0~2 (
// Equation(s):
// \comb_6|comb_9|Add0~2_combout  = (\comb_6|comb_9|CounterX [1] & (!\comb_6|comb_9|Add0~1 )) # (!\comb_6|comb_9|CounterX [1] & ((\comb_6|comb_9|Add0~1 ) # (GND)))
// \comb_6|comb_9|Add0~3  = CARRY((!\comb_6|comb_9|Add0~1 ) # (!\comb_6|comb_9|CounterX [1]))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~1 ),
	.combout(\comb_6|comb_9|Add0~2_combout ),
	.cout(\comb_6|comb_9|Add0~3 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~2 .lut_mask = 16'h3C3F;
defparam \comb_6|comb_9|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \comb_6|comb_9|CounterX[1] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[1] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \comb_6|comb_9|Add0~4 (
// Equation(s):
// \comb_6|comb_9|Add0~4_combout  = (\comb_6|comb_9|CounterX [2] & (\comb_6|comb_9|Add0~3  $ (GND))) # (!\comb_6|comb_9|CounterX [2] & (!\comb_6|comb_9|Add0~3  & VCC))
// \comb_6|comb_9|Add0~5  = CARRY((\comb_6|comb_9|CounterX [2] & !\comb_6|comb_9|Add0~3 ))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~3 ),
	.combout(\comb_6|comb_9|Add0~4_combout ),
	.cout(\comb_6|comb_9|Add0~5 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~4 .lut_mask = 16'hC30C;
defparam \comb_6|comb_9|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \comb_6|comb_9|CounterX[2] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[2] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \comb_6|comb_9|Add0~6 (
// Equation(s):
// \comb_6|comb_9|Add0~6_combout  = (\comb_6|comb_9|CounterX [3] & (!\comb_6|comb_9|Add0~5 )) # (!\comb_6|comb_9|CounterX [3] & ((\comb_6|comb_9|Add0~5 ) # (GND)))
// \comb_6|comb_9|Add0~7  = CARRY((!\comb_6|comb_9|Add0~5 ) # (!\comb_6|comb_9|CounterX [3]))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~5 ),
	.combout(\comb_6|comb_9|Add0~6_combout ),
	.cout(\comb_6|comb_9|Add0~7 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~6 .lut_mask = 16'h3C3F;
defparam \comb_6|comb_9|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \comb_6|comb_9|CounterX[3] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[3] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \comb_6|comb_9|Add0~8 (
// Equation(s):
// \comb_6|comb_9|Add0~8_combout  = (\comb_6|comb_9|CounterX [4] & (\comb_6|comb_9|Add0~7  $ (GND))) # (!\comb_6|comb_9|CounterX [4] & (!\comb_6|comb_9|Add0~7  & VCC))
// \comb_6|comb_9|Add0~9  = CARRY((\comb_6|comb_9|CounterX [4] & !\comb_6|comb_9|Add0~7 ))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~7 ),
	.combout(\comb_6|comb_9|Add0~8_combout ),
	.cout(\comb_6|comb_9|Add0~9 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~8 .lut_mask = 16'hC30C;
defparam \comb_6|comb_9|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \comb_6|comb_9|CounterX[4] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[4] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \comb_6|comb_9|Add0~10 (
// Equation(s):
// \comb_6|comb_9|Add0~10_combout  = (\comb_6|comb_9|CounterX [5] & (!\comb_6|comb_9|Add0~9 )) # (!\comb_6|comb_9|CounterX [5] & ((\comb_6|comb_9|Add0~9 ) # (GND)))
// \comb_6|comb_9|Add0~11  = CARRY((!\comb_6|comb_9|Add0~9 ) # (!\comb_6|comb_9|CounterX [5]))

	.dataa(\comb_6|comb_9|CounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~9 ),
	.combout(\comb_6|comb_9|Add0~10_combout ),
	.cout(\comb_6|comb_9|Add0~11 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~10 .lut_mask = 16'h5A5F;
defparam \comb_6|comb_9|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \comb_6|comb_9|CounterX~2 (
// Equation(s):
// \comb_6|comb_9|CounterX~2_combout  = (!\comb_6|comb_9|Equal0~2_combout  & \comb_6|comb_9|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|Equal0~2_combout ),
	.datad(\comb_6|comb_9|Add0~10_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterX~2 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|CounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \comb_6|comb_9|CounterX[5] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[5] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \comb_6|comb_9|Add0~12 (
// Equation(s):
// \comb_6|comb_9|Add0~12_combout  = (\comb_6|comb_9|CounterX [6] & (\comb_6|comb_9|Add0~11  $ (GND))) # (!\comb_6|comb_9|CounterX [6] & (!\comb_6|comb_9|Add0~11  & VCC))
// \comb_6|comb_9|Add0~13  = CARRY((\comb_6|comb_9|CounterX [6] & !\comb_6|comb_9|Add0~11 ))

	.dataa(\comb_6|comb_9|CounterX [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~11 ),
	.combout(\comb_6|comb_9|Add0~12_combout ),
	.cout(\comb_6|comb_9|Add0~13 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~12 .lut_mask = 16'hA50A;
defparam \comb_6|comb_9|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \comb_6|comb_9|CounterX[6] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[6] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \comb_6|comb_9|Add0~14 (
// Equation(s):
// \comb_6|comb_9|Add0~14_combout  = (\comb_6|comb_9|CounterX [7] & (!\comb_6|comb_9|Add0~13 )) # (!\comb_6|comb_9|CounterX [7] & ((\comb_6|comb_9|Add0~13 ) # (GND)))
// \comb_6|comb_9|Add0~15  = CARRY((!\comb_6|comb_9|Add0~13 ) # (!\comb_6|comb_9|CounterX [7]))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~13 ),
	.combout(\comb_6|comb_9|Add0~14_combout ),
	.cout(\comb_6|comb_9|Add0~15 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~14 .lut_mask = 16'h3C3F;
defparam \comb_6|comb_9|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \comb_6|comb_9|CounterX[7] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[7] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \comb_6|comb_9|Add0~16 (
// Equation(s):
// \comb_6|comb_9|Add0~16_combout  = (\comb_6|comb_9|CounterX [8] & (\comb_6|comb_9|Add0~15  $ (GND))) # (!\comb_6|comb_9|CounterX [8] & (!\comb_6|comb_9|Add0~15  & VCC))
// \comb_6|comb_9|Add0~17  = CARRY((\comb_6|comb_9|CounterX [8] & !\comb_6|comb_9|Add0~15 ))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add0~15 ),
	.combout(\comb_6|comb_9|Add0~16_combout ),
	.cout(\comb_6|comb_9|Add0~17 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add0~16 .lut_mask = 16'hC30C;
defparam \comb_6|comb_9|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \comb_6|comb_9|CounterX~0 (
// Equation(s):
// \comb_6|comb_9|CounterX~0_combout  = (!\comb_6|comb_9|Equal0~2_combout  & \comb_6|comb_9|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|Equal0~2_combout ),
	.datad(\comb_6|comb_9|Add0~16_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterX~0 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|CounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \comb_6|comb_9|CounterX[8] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[8] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \comb_6|comb_9|Add0~18 (
// Equation(s):
// \comb_6|comb_9|Add0~18_combout  = \comb_6|comb_9|CounterX [9] $ (\comb_6|comb_9|Add0~17 )

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\comb_6|comb_9|Add0~17 ),
	.combout(\comb_6|comb_9|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Add0~18 .lut_mask = 16'h3C3C;
defparam \comb_6|comb_9|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \comb_6|comb_9|CounterX~1 (
// Equation(s):
// \comb_6|comb_9|CounterX~1_combout  = (!\comb_6|comb_9|Equal0~2_combout  & \comb_6|comb_9|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|Equal0~2_combout ),
	.datad(\comb_6|comb_9|Add0~18_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterX~1 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|CounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \comb_6|comb_9|CounterX[9] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterX[9] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \comb_6|comb_9|Equal0~0 (
// Equation(s):
// \comb_6|comb_9|Equal0~0_combout  = (!\comb_6|comb_9|CounterX [3] & (!\comb_6|comb_9|CounterX [1] & (!\comb_6|comb_9|CounterX [2] & !\comb_6|comb_9|CounterX [0])))

	.dataa(\comb_6|comb_9|CounterX [3]),
	.datab(\comb_6|comb_9|CounterX [1]),
	.datac(\comb_6|comb_9|CounterX [2]),
	.datad(\comb_6|comb_9|CounterX [0]),
	.cin(gnd),
	.combout(\comb_6|comb_9|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_6|comb_9|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \comb_6|comb_9|Equal0~1 (
// Equation(s):
// \comb_6|comb_9|Equal0~1_combout  = (\comb_6|comb_9|CounterX [5] & (!\comb_6|comb_9|CounterX [4] & (!\comb_6|comb_9|CounterX [7] & !\comb_6|comb_9|CounterX [6])))

	.dataa(\comb_6|comb_9|CounterX [5]),
	.datab(\comb_6|comb_9|CounterX [4]),
	.datac(\comb_6|comb_9|CounterX [7]),
	.datad(\comb_6|comb_9|CounterX [6]),
	.cin(gnd),
	.combout(\comb_6|comb_9|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Equal0~1 .lut_mask = 16'h0002;
defparam \comb_6|comb_9|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \comb_6|comb_9|Equal0~2 (
// Equation(s):
// \comb_6|comb_9|Equal0~2_combout  = (\comb_6|comb_9|CounterX [8] & (\comb_6|comb_9|CounterX [9] & (\comb_6|comb_9|Equal0~0_combout  & \comb_6|comb_9|Equal0~1_combout )))

	.dataa(\comb_6|comb_9|CounterX [8]),
	.datab(\comb_6|comb_9|CounterX [9]),
	.datac(\comb_6|comb_9|Equal0~0_combout ),
	.datad(\comb_6|comb_9|Equal0~1_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Equal0~2 .lut_mask = 16'h8000;
defparam \comb_6|comb_9|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \comb_6|comb_9|CounterY[0] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[0] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \comb_6|comb_9|Add1~2 (
// Equation(s):
// \comb_6|comb_9|Add1~2_combout  = (\comb_6|comb_9|CounterY [1] & (!\comb_6|comb_9|Add1~1 )) # (!\comb_6|comb_9|CounterY [1] & ((\comb_6|comb_9|Add1~1 ) # (GND)))
// \comb_6|comb_9|Add1~3  = CARRY((!\comb_6|comb_9|Add1~1 ) # (!\comb_6|comb_9|CounterY [1]))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~1 ),
	.combout(\comb_6|comb_9|Add1~2_combout ),
	.cout(\comb_6|comb_9|Add1~3 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~2 .lut_mask = 16'h3C3F;
defparam \comb_6|comb_9|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \comb_6|comb_9|CounterY~1 (
// Equation(s):
// \comb_6|comb_9|CounterY~1_combout  = (!\comb_6|comb_9|Equal1~2_combout  & \comb_6|comb_9|Add1~2_combout )

	.dataa(\comb_6|comb_9|Equal1~2_combout ),
	.datab(gnd),
	.datac(\comb_6|comb_9|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterY~1 .lut_mask = 16'h5050;
defparam \comb_6|comb_9|CounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \comb_6|comb_9|CounterY[1] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[1] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \comb_6|comb_9|Equal1~0 (
// Equation(s):
// \comb_6|comb_9|Equal1~0_combout  = (!\comb_6|comb_9|CounterY [4] & (!\comb_6|comb_9|CounterY [1] & (\comb_6|comb_9|CounterY [0] & \comb_6|comb_9|CounterY [3])))

	.dataa(\comb_6|comb_9|CounterY [4]),
	.datab(\comb_6|comb_9|CounterY [1]),
	.datac(\comb_6|comb_9|CounterY [0]),
	.datad(\comb_6|comb_9|CounterY [3]),
	.cin(gnd),
	.combout(\comb_6|comb_9|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Equal1~0 .lut_mask = 16'h1000;
defparam \comb_6|comb_9|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \comb_6|comb_9|Add1~12 (
// Equation(s):
// \comb_6|comb_9|Add1~12_combout  = (\comb_6|comb_9|CounterY [6] & (\comb_6|comb_9|Add1~11  $ (GND))) # (!\comb_6|comb_9|CounterY [6] & (!\comb_6|comb_9|Add1~11  & VCC))
// \comb_6|comb_9|Add1~13  = CARRY((\comb_6|comb_9|CounterY [6] & !\comb_6|comb_9|Add1~11 ))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~11 ),
	.combout(\comb_6|comb_9|Add1~12_combout ),
	.cout(\comb_6|comb_9|Add1~13 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~12 .lut_mask = 16'hC30C;
defparam \comb_6|comb_9|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \comb_6|comb_9|Add1~14 (
// Equation(s):
// \comb_6|comb_9|Add1~14_combout  = (\comb_6|comb_9|CounterY [7] & (!\comb_6|comb_9|Add1~13 )) # (!\comb_6|comb_9|CounterY [7] & ((\comb_6|comb_9|Add1~13 ) # (GND)))
// \comb_6|comb_9|Add1~15  = CARRY((!\comb_6|comb_9|Add1~13 ) # (!\comb_6|comb_9|CounterY [7]))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~13 ),
	.combout(\comb_6|comb_9|Add1~14_combout ),
	.cout(\comb_6|comb_9|Add1~15 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~14 .lut_mask = 16'h3C3F;
defparam \comb_6|comb_9|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \comb_6|comb_9|CounterY[7] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[7] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \comb_6|comb_9|Add1~16 (
// Equation(s):
// \comb_6|comb_9|Add1~16_combout  = (\comb_6|comb_9|CounterY [8] & (\comb_6|comb_9|Add1~15  $ (GND))) # (!\comb_6|comb_9|CounterY [8] & (!\comb_6|comb_9|Add1~15  & VCC))
// \comb_6|comb_9|Add1~17  = CARRY((\comb_6|comb_9|CounterY [8] & !\comb_6|comb_9|Add1~15 ))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~15 ),
	.combout(\comb_6|comb_9|Add1~16_combout ),
	.cout(\comb_6|comb_9|Add1~17 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~16 .lut_mask = 16'hC30C;
defparam \comb_6|comb_9|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \comb_6|comb_9|CounterY[8] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[8] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \comb_6|comb_9|Add1~4 (
// Equation(s):
// \comb_6|comb_9|Add1~4_combout  = (\comb_6|comb_9|CounterY [2] & (\comb_6|comb_9|Add1~3  $ (GND))) # (!\comb_6|comb_9|CounterY [2] & (!\comb_6|comb_9|Add1~3  & VCC))
// \comb_6|comb_9|Add1~5  = CARRY((\comb_6|comb_9|CounterY [2] & !\comb_6|comb_9|Add1~3 ))

	.dataa(\comb_6|comb_9|CounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~3 ),
	.combout(\comb_6|comb_9|Add1~4_combout ),
	.cout(\comb_6|comb_9|Add1~5 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~4 .lut_mask = 16'hA50A;
defparam \comb_6|comb_9|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \comb_6|comb_9|CounterY~2 (
// Equation(s):
// \comb_6|comb_9|CounterY~2_combout  = (!\comb_6|comb_9|Equal1~2_combout  & \comb_6|comb_9|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|Equal1~2_combout ),
	.datad(\comb_6|comb_9|Add1~4_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterY~2 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|CounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \comb_6|comb_9|CounterY[2] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[2] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \comb_6|comb_9|Equal1~1 (
// Equation(s):
// \comb_6|comb_9|Equal1~1_combout  = (!\comb_6|comb_9|CounterY [5] & (!\comb_6|comb_9|CounterY [7] & (!\comb_6|comb_9|CounterY [6] & \comb_6|comb_9|CounterY [2])))

	.dataa(\comb_6|comb_9|CounterY [5]),
	.datab(\comb_6|comb_9|CounterY [7]),
	.datac(\comb_6|comb_9|CounterY [6]),
	.datad(\comb_6|comb_9|CounterY [2]),
	.cin(gnd),
	.combout(\comb_6|comb_9|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Equal1~1 .lut_mask = 16'h0100;
defparam \comb_6|comb_9|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \comb_6|comb_9|Add1~18 (
// Equation(s):
// \comb_6|comb_9|Add1~18_combout  = \comb_6|comb_9|Add1~17  $ (\comb_6|comb_9|CounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_6|comb_9|CounterY [9]),
	.cin(\comb_6|comb_9|Add1~17 ),
	.combout(\comb_6|comb_9|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Add1~18 .lut_mask = 16'h0FF0;
defparam \comb_6|comb_9|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \comb_6|comb_9|CounterY~0 (
// Equation(s):
// \comb_6|comb_9|CounterY~0_combout  = (!\comb_6|comb_9|Equal1~2_combout  & \comb_6|comb_9|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|Equal1~2_combout ),
	.datad(\comb_6|comb_9|Add1~18_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterY~0 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|CounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \comb_6|comb_9|CounterY[9] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[9] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \comb_6|comb_9|Equal1~2 (
// Equation(s):
// \comb_6|comb_9|Equal1~2_combout  = (\comb_6|comb_9|Equal1~0_combout  & (!\comb_6|comb_9|CounterY [8] & (\comb_6|comb_9|Equal1~1_combout  & \comb_6|comb_9|CounterY [9])))

	.dataa(\comb_6|comb_9|Equal1~0_combout ),
	.datab(\comb_6|comb_9|CounterY [8]),
	.datac(\comb_6|comb_9|Equal1~1_combout ),
	.datad(\comb_6|comb_9|CounterY [9]),
	.cin(gnd),
	.combout(\comb_6|comb_9|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|Equal1~2 .lut_mask = 16'h2000;
defparam \comb_6|comb_9|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \comb_6|comb_9|Add1~6 (
// Equation(s):
// \comb_6|comb_9|Add1~6_combout  = (\comb_6|comb_9|CounterY [3] & (!\comb_6|comb_9|Add1~5 )) # (!\comb_6|comb_9|CounterY [3] & ((\comb_6|comb_9|Add1~5 ) # (GND)))
// \comb_6|comb_9|Add1~7  = CARRY((!\comb_6|comb_9|Add1~5 ) # (!\comb_6|comb_9|CounterY [3]))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~5 ),
	.combout(\comb_6|comb_9|Add1~6_combout ),
	.cout(\comb_6|comb_9|Add1~7 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~6 .lut_mask = 16'h3C3F;
defparam \comb_6|comb_9|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \comb_6|comb_9|CounterY~3 (
// Equation(s):
// \comb_6|comb_9|CounterY~3_combout  = (!\comb_6|comb_9|Equal1~2_combout  & \comb_6|comb_9|Add1~6_combout )

	.dataa(\comb_6|comb_9|Equal1~2_combout ),
	.datab(gnd),
	.datac(\comb_6|comb_9|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_6|comb_9|CounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|CounterY~3 .lut_mask = 16'h5050;
defparam \comb_6|comb_9|CounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \comb_6|comb_9|CounterY[3] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|CounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[3] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \comb_6|comb_9|Add1~8 (
// Equation(s):
// \comb_6|comb_9|Add1~8_combout  = (\comb_6|comb_9|CounterY [4] & (\comb_6|comb_9|Add1~7  $ (GND))) # (!\comb_6|comb_9|CounterY [4] & (!\comb_6|comb_9|Add1~7  & VCC))
// \comb_6|comb_9|Add1~9  = CARRY((\comb_6|comb_9|CounterY [4] & !\comb_6|comb_9|Add1~7 ))

	.dataa(\comb_6|comb_9|CounterY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~7 ),
	.combout(\comb_6|comb_9|Add1~8_combout ),
	.cout(\comb_6|comb_9|Add1~9 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~8 .lut_mask = 16'hA50A;
defparam \comb_6|comb_9|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \comb_6|comb_9|CounterY[4] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[4] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \comb_6|comb_9|Add1~10 (
// Equation(s):
// \comb_6|comb_9|Add1~10_combout  = (\comb_6|comb_9|CounterY [5] & (!\comb_6|comb_9|Add1~9 )) # (!\comb_6|comb_9|CounterY [5] & ((\comb_6|comb_9|Add1~9 ) # (GND)))
// \comb_6|comb_9|Add1~11  = CARRY((!\comb_6|comb_9|Add1~9 ) # (!\comb_6|comb_9|CounterY [5]))

	.dataa(\comb_6|comb_9|CounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|comb_9|Add1~9 ),
	.combout(\comb_6|comb_9|Add1~10_combout ),
	.cout(\comb_6|comb_9|Add1~11 ));
// synopsys translate_off
defparam \comb_6|comb_9|Add1~10 .lut_mask = 16'h5A5F;
defparam \comb_6|comb_9|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \comb_6|comb_9|CounterY[5] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[5] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \comb_6|comb_9|CounterY[6] (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_6|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|CounterY[6] .is_wysiwyg = "true";
defparam \comb_6|comb_9|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \comb_6|comb_9|LessThan5~0 (
// Equation(s):
// \comb_6|comb_9|LessThan5~0_combout  = (\comb_6|comb_9|CounterY [6] & (\comb_6|comb_9|CounterY [8] & (\comb_6|comb_9|CounterY [7] & \comb_6|comb_9|CounterY [5])))

	.dataa(\comb_6|comb_9|CounterY [6]),
	.datab(\comb_6|comb_9|CounterY [8]),
	.datac(\comb_6|comb_9|CounterY [7]),
	.datad(\comb_6|comb_9|CounterY [5]),
	.cin(gnd),
	.combout(\comb_6|comb_9|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|LessThan5~0 .lut_mask = 16'h8000;
defparam \comb_6|comb_9|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \comb_6|comb_9|inDisplayArea~0 (
// Equation(s):
// \comb_6|comb_9|inDisplayArea~0_combout  = (!\comb_6|comb_9|CounterY [9] & (((!\comb_6|comb_9|CounterX [7] & !\comb_6|comb_9|CounterX [8])) # (!\comb_6|comb_9|CounterX [9])))

	.dataa(\comb_6|comb_9|CounterX [7]),
	.datab(\comb_6|comb_9|CounterX [9]),
	.datac(\comb_6|comb_9|CounterY [9]),
	.datad(\comb_6|comb_9|CounterX [8]),
	.cin(gnd),
	.combout(\comb_6|comb_9|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|inDisplayArea~0 .lut_mask = 16'h0307;
defparam \comb_6|comb_9|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \comb_6|comb_9|inDisplayArea~1 (
// Equation(s):
// \comb_6|comb_9|inDisplayArea~1_combout  = (!\comb_6|comb_9|LessThan5~0_combout  & \comb_6|comb_9|inDisplayArea~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_6|comb_9|LessThan5~0_combout ),
	.datad(\comb_6|comb_9|inDisplayArea~0_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|inDisplayArea~1 .lut_mask = 16'h0F00;
defparam \comb_6|comb_9|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \comb_6|comb_9|inDisplayArea (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|inDisplayArea .is_wysiwyg = "true";
defparam \comb_6|comb_9|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \comb_5|dataC[6]~feeder (
// Equation(s):
// \comb_5|dataC[6]~feeder_combout  = \comb_5|data_b[16]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_5|data_b[16]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_5|dataC[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[6]~feeder .lut_mask = 16'hF0F0;
defparam \comb_5|dataC[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \comb_5|counter[0]~45 (
// Equation(s):
// \comb_5|counter[0]~45_combout  = !\comb_5|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_5|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_5|counter[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|counter[0]~45 .lut_mask = 16'h0F0F;
defparam \comb_5|counter[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \comb_5|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[0] .is_wysiwyg = "true";
defparam \comb_5|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \comb_5|counter[1]~15 (
// Equation(s):
// \comb_5|counter[1]~15_combout  = (\comb_5|counter [1] & (\comb_5|counter [0] $ (VCC))) # (!\comb_5|counter [1] & (\comb_5|counter [0] & VCC))
// \comb_5|counter[1]~16  = CARRY((\comb_5|counter [1] & \comb_5|counter [0]))

	.dataa(\comb_5|counter [1]),
	.datab(\comb_5|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_5|counter[1]~15_combout ),
	.cout(\comb_5|counter[1]~16 ));
// synopsys translate_off
defparam \comb_5|counter[1]~15 .lut_mask = 16'h6688;
defparam \comb_5|counter[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \comb_5|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[1] .is_wysiwyg = "true";
defparam \comb_5|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \comb_5|counter[2]~17 (
// Equation(s):
// \comb_5|counter[2]~17_combout  = (\comb_5|counter [2] & (!\comb_5|counter[1]~16 )) # (!\comb_5|counter [2] & ((\comb_5|counter[1]~16 ) # (GND)))
// \comb_5|counter[2]~18  = CARRY((!\comb_5|counter[1]~16 ) # (!\comb_5|counter [2]))

	.dataa(gnd),
	.datab(\comb_5|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[1]~16 ),
	.combout(\comb_5|counter[2]~17_combout ),
	.cout(\comb_5|counter[2]~18 ));
// synopsys translate_off
defparam \comb_5|counter[2]~17 .lut_mask = 16'h3C3F;
defparam \comb_5|counter[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \comb_5|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[2] .is_wysiwyg = "true";
defparam \comb_5|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \comb_5|counter[3]~19 (
// Equation(s):
// \comb_5|counter[3]~19_combout  = (\comb_5|counter [3] & (\comb_5|counter[2]~18  $ (GND))) # (!\comb_5|counter [3] & (!\comb_5|counter[2]~18  & VCC))
// \comb_5|counter[3]~20  = CARRY((\comb_5|counter [3] & !\comb_5|counter[2]~18 ))

	.dataa(gnd),
	.datab(\comb_5|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[2]~18 ),
	.combout(\comb_5|counter[3]~19_combout ),
	.cout(\comb_5|counter[3]~20 ));
// synopsys translate_off
defparam \comb_5|counter[3]~19 .lut_mask = 16'hC30C;
defparam \comb_5|counter[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \comb_5|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[3] .is_wysiwyg = "true";
defparam \comb_5|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \comb_5|counter[4]~21 (
// Equation(s):
// \comb_5|counter[4]~21_combout  = (\comb_5|counter [4] & (!\comb_5|counter[3]~20 )) # (!\comb_5|counter [4] & ((\comb_5|counter[3]~20 ) # (GND)))
// \comb_5|counter[4]~22  = CARRY((!\comb_5|counter[3]~20 ) # (!\comb_5|counter [4]))

	.dataa(\comb_5|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[3]~20 ),
	.combout(\comb_5|counter[4]~21_combout ),
	.cout(\comb_5|counter[4]~22 ));
// synopsys translate_off
defparam \comb_5|counter[4]~21 .lut_mask = 16'h5A5F;
defparam \comb_5|counter[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \comb_5|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[4] .is_wysiwyg = "true";
defparam \comb_5|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \comb_5|counter[5]~23 (
// Equation(s):
// \comb_5|counter[5]~23_combout  = (\comb_5|counter [5] & (\comb_5|counter[4]~22  $ (GND))) # (!\comb_5|counter [5] & (!\comb_5|counter[4]~22  & VCC))
// \comb_5|counter[5]~24  = CARRY((\comb_5|counter [5] & !\comb_5|counter[4]~22 ))

	.dataa(gnd),
	.datab(\comb_5|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[4]~22 ),
	.combout(\comb_5|counter[5]~23_combout ),
	.cout(\comb_5|counter[5]~24 ));
// synopsys translate_off
defparam \comb_5|counter[5]~23 .lut_mask = 16'hC30C;
defparam \comb_5|counter[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \comb_5|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[5] .is_wysiwyg = "true";
defparam \comb_5|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \comb_5|counter[6]~25 (
// Equation(s):
// \comb_5|counter[6]~25_combout  = (\comb_5|counter [6] & (!\comb_5|counter[5]~24 )) # (!\comb_5|counter [6] & ((\comb_5|counter[5]~24 ) # (GND)))
// \comb_5|counter[6]~26  = CARRY((!\comb_5|counter[5]~24 ) # (!\comb_5|counter [6]))

	.dataa(\comb_5|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[5]~24 ),
	.combout(\comb_5|counter[6]~25_combout ),
	.cout(\comb_5|counter[6]~26 ));
// synopsys translate_off
defparam \comb_5|counter[6]~25 .lut_mask = 16'h5A5F;
defparam \comb_5|counter[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \comb_5|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[6] .is_wysiwyg = "true";
defparam \comb_5|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \comb_5|counter[7]~27 (
// Equation(s):
// \comb_5|counter[7]~27_combout  = (\comb_5|counter [7] & (\comb_5|counter[6]~26  $ (GND))) # (!\comb_5|counter [7] & (!\comb_5|counter[6]~26  & VCC))
// \comb_5|counter[7]~28  = CARRY((\comb_5|counter [7] & !\comb_5|counter[6]~26 ))

	.dataa(\comb_5|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[6]~26 ),
	.combout(\comb_5|counter[7]~27_combout ),
	.cout(\comb_5|counter[7]~28 ));
// synopsys translate_off
defparam \comb_5|counter[7]~27 .lut_mask = 16'hA50A;
defparam \comb_5|counter[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \comb_5|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[7] .is_wysiwyg = "true";
defparam \comb_5|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \comb_5|counter[8]~29 (
// Equation(s):
// \comb_5|counter[8]~29_combout  = (\comb_5|counter [8] & (!\comb_5|counter[7]~28 )) # (!\comb_5|counter [8] & ((\comb_5|counter[7]~28 ) # (GND)))
// \comb_5|counter[8]~30  = CARRY((!\comb_5|counter[7]~28 ) # (!\comb_5|counter [8]))

	.dataa(gnd),
	.datab(\comb_5|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[7]~28 ),
	.combout(\comb_5|counter[8]~29_combout ),
	.cout(\comb_5|counter[8]~30 ));
// synopsys translate_off
defparam \comb_5|counter[8]~29 .lut_mask = 16'h3C3F;
defparam \comb_5|counter[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \comb_5|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[8] .is_wysiwyg = "true";
defparam \comb_5|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \comb_5|counter[9]~31 (
// Equation(s):
// \comb_5|counter[9]~31_combout  = (\comb_5|counter [9] & (\comb_5|counter[8]~30  $ (GND))) # (!\comb_5|counter [9] & (!\comb_5|counter[8]~30  & VCC))
// \comb_5|counter[9]~32  = CARRY((\comb_5|counter [9] & !\comb_5|counter[8]~30 ))

	.dataa(\comb_5|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[8]~30 ),
	.combout(\comb_5|counter[9]~31_combout ),
	.cout(\comb_5|counter[9]~32 ));
// synopsys translate_off
defparam \comb_5|counter[9]~31 .lut_mask = 16'hA50A;
defparam \comb_5|counter[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \comb_5|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[9] .is_wysiwyg = "true";
defparam \comb_5|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \comb_5|counter[10]~33 (
// Equation(s):
// \comb_5|counter[10]~33_combout  = (\comb_5|counter [10] & (!\comb_5|counter[9]~32 )) # (!\comb_5|counter [10] & ((\comb_5|counter[9]~32 ) # (GND)))
// \comb_5|counter[10]~34  = CARRY((!\comb_5|counter[9]~32 ) # (!\comb_5|counter [10]))

	.dataa(\comb_5|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[9]~32 ),
	.combout(\comb_5|counter[10]~33_combout ),
	.cout(\comb_5|counter[10]~34 ));
// synopsys translate_off
defparam \comb_5|counter[10]~33 .lut_mask = 16'h5A5F;
defparam \comb_5|counter[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \comb_5|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[10] .is_wysiwyg = "true";
defparam \comb_5|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \comb_5|counter[11]~35 (
// Equation(s):
// \comb_5|counter[11]~35_combout  = (\comb_5|counter [11] & (\comb_5|counter[10]~34  $ (GND))) # (!\comb_5|counter [11] & (!\comb_5|counter[10]~34  & VCC))
// \comb_5|counter[11]~36  = CARRY((\comb_5|counter [11] & !\comb_5|counter[10]~34 ))

	.dataa(\comb_5|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[10]~34 ),
	.combout(\comb_5|counter[11]~35_combout ),
	.cout(\comb_5|counter[11]~36 ));
// synopsys translate_off
defparam \comb_5|counter[11]~35 .lut_mask = 16'hA50A;
defparam \comb_5|counter[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \comb_5|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[11] .is_wysiwyg = "true";
defparam \comb_5|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \comb_5|counter[12]~37 (
// Equation(s):
// \comb_5|counter[12]~37_combout  = (\comb_5|counter [12] & (!\comb_5|counter[11]~36 )) # (!\comb_5|counter [12] & ((\comb_5|counter[11]~36 ) # (GND)))
// \comb_5|counter[12]~38  = CARRY((!\comb_5|counter[11]~36 ) # (!\comb_5|counter [12]))

	.dataa(\comb_5|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[11]~36 ),
	.combout(\comb_5|counter[12]~37_combout ),
	.cout(\comb_5|counter[12]~38 ));
// synopsys translate_off
defparam \comb_5|counter[12]~37 .lut_mask = 16'h5A5F;
defparam \comb_5|counter[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \comb_5|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[12] .is_wysiwyg = "true";
defparam \comb_5|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \comb_5|counter[13]~39 (
// Equation(s):
// \comb_5|counter[13]~39_combout  = (\comb_5|counter [13] & (\comb_5|counter[12]~38  $ (GND))) # (!\comb_5|counter [13] & (!\comb_5|counter[12]~38  & VCC))
// \comb_5|counter[13]~40  = CARRY((\comb_5|counter [13] & !\comb_5|counter[12]~38 ))

	.dataa(gnd),
	.datab(\comb_5|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[12]~38 ),
	.combout(\comb_5|counter[13]~39_combout ),
	.cout(\comb_5|counter[13]~40 ));
// synopsys translate_off
defparam \comb_5|counter[13]~39 .lut_mask = 16'hC30C;
defparam \comb_5|counter[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \comb_5|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[13] .is_wysiwyg = "true";
defparam \comb_5|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \comb_5|counter[14]~41 (
// Equation(s):
// \comb_5|counter[14]~41_combout  = (\comb_5|counter [14] & (!\comb_5|counter[13]~40 )) # (!\comb_5|counter [14] & ((\comb_5|counter[13]~40 ) # (GND)))
// \comb_5|counter[14]~42  = CARRY((!\comb_5|counter[13]~40 ) # (!\comb_5|counter [14]))

	.dataa(\comb_5|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|counter[13]~40 ),
	.combout(\comb_5|counter[14]~41_combout ),
	.cout(\comb_5|counter[14]~42 ));
// synopsys translate_off
defparam \comb_5|counter[14]~41 .lut_mask = 16'h5A5F;
defparam \comb_5|counter[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \comb_5|counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[14] .is_wysiwyg = "true";
defparam \comb_5|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \comb_5|counter[15]~43 (
// Equation(s):
// \comb_5|counter[15]~43_combout  = \comb_5|counter[14]~42  $ (!\comb_5|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|counter [15]),
	.cin(\comb_5|counter[14]~42 ),
	.combout(\comb_5|counter[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|counter[15]~43 .lut_mask = 16'hF00F;
defparam \comb_5|counter[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \comb_5|counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|counter[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|counter[15] .is_wysiwyg = "true";
defparam \comb_5|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \comb_5|Equal0~3 (
// Equation(s):
// \comb_5|Equal0~3_combout  = (!\comb_5|counter [13] & (!\comb_5|counter [12] & (!\comb_5|counter [14] & !\comb_5|counter [15])))

	.dataa(\comb_5|counter [13]),
	.datab(\comb_5|counter [12]),
	.datac(\comb_5|counter [14]),
	.datad(\comb_5|counter [15]),
	.cin(gnd),
	.combout(\comb_5|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Equal0~3 .lut_mask = 16'h0001;
defparam \comb_5|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \comb_5|Equal0~0 (
// Equation(s):
// \comb_5|Equal0~0_combout  = (!\comb_5|counter [1] & (!\comb_5|counter [0] & (!\comb_5|counter [3] & !\comb_5|counter [2])))

	.dataa(\comb_5|counter [1]),
	.datab(\comb_5|counter [0]),
	.datac(\comb_5|counter [3]),
	.datad(\comb_5|counter [2]),
	.cin(gnd),
	.combout(\comb_5|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_5|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \comb_5|Equal0~1 (
// Equation(s):
// \comb_5|Equal0~1_combout  = (!\comb_5|counter [5] & (!\comb_5|counter [7] & (!\comb_5|counter [4] & !\comb_5|counter [6])))

	.dataa(\comb_5|counter [5]),
	.datab(\comb_5|counter [7]),
	.datac(\comb_5|counter [4]),
	.datad(\comb_5|counter [6]),
	.cin(gnd),
	.combout(\comb_5|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Equal0~1 .lut_mask = 16'h0001;
defparam \comb_5|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \comb_5|Equal0~2 (
// Equation(s):
// \comb_5|Equal0~2_combout  = (!\comb_5|counter [9] & (!\comb_5|counter [10] & (!\comb_5|counter [8] & !\comb_5|counter [11])))

	.dataa(\comb_5|counter [9]),
	.datab(\comb_5|counter [10]),
	.datac(\comb_5|counter [8]),
	.datad(\comb_5|counter [11]),
	.cin(gnd),
	.combout(\comb_5|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Equal0~2 .lut_mask = 16'h0001;
defparam \comb_5|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \comb_5|Equal0~4 (
// Equation(s):
// \comb_5|Equal0~4_combout  = (\comb_5|Equal0~3_combout  & (\comb_5|Equal0~0_combout  & (\comb_5|Equal0~1_combout  & \comb_5|Equal0~2_combout )))

	.dataa(\comb_5|Equal0~3_combout ),
	.datab(\comb_5|Equal0~0_combout ),
	.datac(\comb_5|Equal0~1_combout ),
	.datad(\comb_5|Equal0~2_combout ),
	.cin(gnd),
	.combout(\comb_5|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|Equal0~4 .lut_mask = 16'h8000;
defparam \comb_5|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \comb_5|dataC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[6] .is_wysiwyg = "true";
defparam \comb_5|dataC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \comb_5|data_b[10]~0 (
// Equation(s):
// \comb_5|data_b[10]~0_combout  = \comb_5|dataC [0] $ (VCC)
// \comb_5|data_b[10]~1  = CARRY(\comb_5|dataC [0])

	.dataa(gnd),
	.datab(\comb_5|dataC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_5|data_b[10]~0_combout ),
	.cout(\comb_5|data_b[10]~1 ));
// synopsys translate_off
defparam \comb_5|data_b[10]~0 .lut_mask = 16'h33CC;
defparam \comb_5|data_b[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \comb_5|dataC[0]~feeder (
// Equation(s):
// \comb_5|dataC[0]~feeder_combout  = \comb_5|data_b[10]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|data_b[10]~0_combout ),
	.cin(gnd),
	.combout(\comb_5|dataC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_5|dataC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N5
dffeas \comb_5|dataC[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[0] .is_wysiwyg = "true";
defparam \comb_5|dataC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \comb_5|data_b[11]~2 (
// Equation(s):
// \comb_5|data_b[11]~2_combout  = (\comb_5|dataC [1] & (!\comb_5|data_b[10]~1 )) # (!\comb_5|dataC [1] & ((\comb_5|data_b[10]~1 ) # (GND)))
// \comb_5|data_b[11]~3  = CARRY((!\comb_5|data_b[10]~1 ) # (!\comb_5|dataC [1]))

	.dataa(\comb_5|dataC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[10]~1 ),
	.combout(\comb_5|data_b[11]~2_combout ),
	.cout(\comb_5|data_b[11]~3 ));
// synopsys translate_off
defparam \comb_5|data_b[11]~2 .lut_mask = 16'h5A5F;
defparam \comb_5|data_b[11]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \comb_5|dataC[1]~feeder (
// Equation(s):
// \comb_5|dataC[1]~feeder_combout  = \comb_5|data_b[11]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|data_b[11]~2_combout ),
	.cin(gnd),
	.combout(\comb_5|dataC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_5|dataC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \comb_5|dataC[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[1] .is_wysiwyg = "true";
defparam \comb_5|dataC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \comb_5|data_b[12]~4 (
// Equation(s):
// \comb_5|data_b[12]~4_combout  = (\comb_5|dataC [2] & (\comb_5|data_b[11]~3  $ (GND))) # (!\comb_5|dataC [2] & (!\comb_5|data_b[11]~3  & VCC))
// \comb_5|data_b[12]~5  = CARRY((\comb_5|dataC [2] & !\comb_5|data_b[11]~3 ))

	.dataa(gnd),
	.datab(\comb_5|dataC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[11]~3 ),
	.combout(\comb_5|data_b[12]~4_combout ),
	.cout(\comb_5|data_b[12]~5 ));
// synopsys translate_off
defparam \comb_5|data_b[12]~4 .lut_mask = 16'hC30C;
defparam \comb_5|data_b[12]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \comb_5|dataC[2]~feeder (
// Equation(s):
// \comb_5|dataC[2]~feeder_combout  = \comb_5|data_b[12]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_5|data_b[12]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_5|dataC[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[2]~feeder .lut_mask = 16'hF0F0;
defparam \comb_5|dataC[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \comb_5|dataC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[2] .is_wysiwyg = "true";
defparam \comb_5|dataC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \comb_5|data_b[13]~6 (
// Equation(s):
// \comb_5|data_b[13]~6_combout  = (\comb_5|dataC [3] & (!\comb_5|data_b[12]~5 )) # (!\comb_5|dataC [3] & ((\comb_5|data_b[12]~5 ) # (GND)))
// \comb_5|data_b[13]~7  = CARRY((!\comb_5|data_b[12]~5 ) # (!\comb_5|dataC [3]))

	.dataa(gnd),
	.datab(\comb_5|dataC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[12]~5 ),
	.combout(\comb_5|data_b[13]~6_combout ),
	.cout(\comb_5|data_b[13]~7 ));
// synopsys translate_off
defparam \comb_5|data_b[13]~6 .lut_mask = 16'h3C3F;
defparam \comb_5|data_b[13]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \comb_5|dataC[3]~feeder (
// Equation(s):
// \comb_5|dataC[3]~feeder_combout  = \comb_5|data_b[13]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|data_b[13]~6_combout ),
	.cin(gnd),
	.combout(\comb_5|dataC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_5|dataC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \comb_5|dataC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[3] .is_wysiwyg = "true";
defparam \comb_5|dataC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \comb_5|data_b[14]~8 (
// Equation(s):
// \comb_5|data_b[14]~8_combout  = (\comb_5|dataC [4] & (\comb_5|data_b[13]~7  $ (GND))) # (!\comb_5|dataC [4] & (!\comb_5|data_b[13]~7  & VCC))
// \comb_5|data_b[14]~9  = CARRY((\comb_5|dataC [4] & !\comb_5|data_b[13]~7 ))

	.dataa(gnd),
	.datab(\comb_5|dataC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[13]~7 ),
	.combout(\comb_5|data_b[14]~8_combout ),
	.cout(\comb_5|data_b[14]~9 ));
// synopsys translate_off
defparam \comb_5|data_b[14]~8 .lut_mask = 16'hC30C;
defparam \comb_5|data_b[14]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \comb_5|dataC[4]~feeder (
// Equation(s):
// \comb_5|dataC[4]~feeder_combout  = \comb_5|data_b[14]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|data_b[14]~8_combout ),
	.cin(gnd),
	.combout(\comb_5|dataC[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[4]~feeder .lut_mask = 16'hFF00;
defparam \comb_5|dataC[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \comb_5|dataC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[4] .is_wysiwyg = "true";
defparam \comb_5|dataC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \comb_5|data_b[15]~10 (
// Equation(s):
// \comb_5|data_b[15]~10_combout  = (\comb_5|dataC [5] & (!\comb_5|data_b[14]~9 )) # (!\comb_5|dataC [5] & ((\comb_5|data_b[14]~9 ) # (GND)))
// \comb_5|data_b[15]~11  = CARRY((!\comb_5|data_b[14]~9 ) # (!\comb_5|dataC [5]))

	.dataa(gnd),
	.datab(\comb_5|dataC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[14]~9 ),
	.combout(\comb_5|data_b[15]~10_combout ),
	.cout(\comb_5|data_b[15]~11 ));
// synopsys translate_off
defparam \comb_5|data_b[15]~10 .lut_mask = 16'h3C3F;
defparam \comb_5|data_b[15]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \comb_5|dataC[5]~feeder (
// Equation(s):
// \comb_5|dataC[5]~feeder_combout  = \comb_5|data_b[15]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_5|data_b[15]~10_combout ),
	.cin(gnd),
	.combout(\comb_5|dataC[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|dataC[5]~feeder .lut_mask = 16'hFF00;
defparam \comb_5|dataC[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \comb_5|dataC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|dataC[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[5] .is_wysiwyg = "true";
defparam \comb_5|dataC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \comb_5|data_b[16]~12 (
// Equation(s):
// \comb_5|data_b[16]~12_combout  = (\comb_5|dataC [6] & (\comb_5|data_b[15]~11  $ (GND))) # (!\comb_5|dataC [6] & (!\comb_5|data_b[15]~11  & VCC))
// \comb_5|data_b[16]~13  = CARRY((\comb_5|dataC [6] & !\comb_5|data_b[15]~11 ))

	.dataa(\comb_5|dataC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[15]~11 ),
	.combout(\comb_5|data_b[16]~12_combout ),
	.cout(\comb_5|data_b[16]~13 ));
// synopsys translate_off
defparam \comb_5|data_b[16]~12 .lut_mask = 16'hA50A;
defparam \comb_5|data_b[16]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \comb_5|data_b[17]~14 (
// Equation(s):
// \comb_5|data_b[17]~14_combout  = (\comb_5|dataC [7] & (!\comb_5|data_b[16]~13 )) # (!\comb_5|dataC [7] & ((\comb_5|data_b[16]~13 ) # (GND)))
// \comb_5|data_b[17]~15  = CARRY((!\comb_5|data_b[16]~13 ) # (!\comb_5|dataC [7]))

	.dataa(gnd),
	.datab(\comb_5|dataC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|data_b[16]~13 ),
	.combout(\comb_5|data_b[17]~14_combout ),
	.cout(\comb_5|data_b[17]~15 ));
// synopsys translate_off
defparam \comb_5|data_b[17]~14 .lut_mask = 16'h3C3F;
defparam \comb_5|data_b[17]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \comb_5|dataC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|data_b[17]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|dataC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|dataC[7] .is_wysiwyg = "true";
defparam \comb_5|dataC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \comb_5|addrC[8]~5 (
// Equation(s):
// \comb_5|addrC[8]~5_cout  = CARRY((\comb_5|dataC [0] & \comb_5|dataC [1]))

	.dataa(\comb_5|dataC [0]),
	.datab(\comb_5|dataC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\comb_5|addrC[8]~5_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~5 .lut_mask = 16'h0088;
defparam \comb_5|addrC[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \comb_5|addrC[8]~7 (
// Equation(s):
// \comb_5|addrC[8]~7_cout  = CARRY((!\comb_5|addrC[8]~5_cout ) # (!\comb_5|dataC [2]))

	.dataa(gnd),
	.datab(\comb_5|dataC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~5_cout ),
	.combout(),
	.cout(\comb_5|addrC[8]~7_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~7 .lut_mask = 16'h003F;
defparam \comb_5|addrC[8]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \comb_5|addrC[8]~9 (
// Equation(s):
// \comb_5|addrC[8]~9_cout  = CARRY((\comb_5|dataC [3] & !\comb_5|addrC[8]~7_cout ))

	.dataa(gnd),
	.datab(\comb_5|dataC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~7_cout ),
	.combout(),
	.cout(\comb_5|addrC[8]~9_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~9 .lut_mask = 16'h000C;
defparam \comb_5|addrC[8]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \comb_5|addrC[8]~11 (
// Equation(s):
// \comb_5|addrC[8]~11_cout  = CARRY((!\comb_5|addrC[8]~9_cout ) # (!\comb_5|dataC [4]))

	.dataa(\comb_5|dataC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~9_cout ),
	.combout(),
	.cout(\comb_5|addrC[8]~11_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~11 .lut_mask = 16'h005F;
defparam \comb_5|addrC[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \comb_5|addrC[8]~13 (
// Equation(s):
// \comb_5|addrC[8]~13_cout  = CARRY((\comb_5|dataC [5] & !\comb_5|addrC[8]~11_cout ))

	.dataa(\comb_5|dataC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~11_cout ),
	.combout(),
	.cout(\comb_5|addrC[8]~13_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~13 .lut_mask = 16'h000A;
defparam \comb_5|addrC[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \comb_5|addrC[8]~15 (
// Equation(s):
// \comb_5|addrC[8]~15_cout  = CARRY((!\comb_5|addrC[8]~13_cout ) # (!\comb_5|dataC [6]))

	.dataa(gnd),
	.datab(\comb_5|dataC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~13_cout ),
	.combout(),
	.cout(\comb_5|addrC[8]~15_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~15 .lut_mask = 16'h003F;
defparam \comb_5|addrC[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \comb_5|addrC[8]~17 (
// Equation(s):
// \comb_5|addrC[8]~17_cout  = CARRY((\comb_5|dataC [7] & !\comb_5|addrC[8]~15_cout ))

	.dataa(gnd),
	.datab(\comb_5|dataC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~15_cout ),
	.combout(),
	.cout(\comb_5|addrC[8]~17_cout ));
// synopsys translate_off
defparam \comb_5|addrC[8]~17 .lut_mask = 16'h000C;
defparam \comb_5|addrC[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \comb_5|addrC[8]~18 (
// Equation(s):
// \comb_5|addrC[8]~18_combout  = (\comb_5|addrC [8] & (!\comb_5|addrC[8]~17_cout )) # (!\comb_5|addrC [8] & ((\comb_5|addrC[8]~17_cout ) # (GND)))
// \comb_5|addrC[8]~19  = CARRY((!\comb_5|addrC[8]~17_cout ) # (!\comb_5|addrC [8]))

	.dataa(gnd),
	.datab(\comb_5|addrC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~17_cout ),
	.combout(\comb_5|addrC[8]~18_combout ),
	.cout(\comb_5|addrC[8]~19 ));
// synopsys translate_off
defparam \comb_5|addrC[8]~18 .lut_mask = 16'h3C3F;
defparam \comb_5|addrC[8]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \comb_5|addrC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|addrC[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|addrC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|addrC[8] .is_wysiwyg = "true";
defparam \comb_5|addrC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \comb_5|addrC[9]~20 (
// Equation(s):
// \comb_5|addrC[9]~20_combout  = (\comb_5|addrC [9] & (\comb_5|addrC[8]~19  $ (GND))) # (!\comb_5|addrC [9] & (!\comb_5|addrC[8]~19  & VCC))
// \comb_5|addrC[9]~21  = CARRY((\comb_5|addrC [9] & !\comb_5|addrC[8]~19 ))

	.dataa(gnd),
	.datab(\comb_5|addrC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[8]~19 ),
	.combout(\comb_5|addrC[9]~20_combout ),
	.cout(\comb_5|addrC[9]~21 ));
// synopsys translate_off
defparam \comb_5|addrC[9]~20 .lut_mask = 16'hC30C;
defparam \comb_5|addrC[9]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \comb_5|addrC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|addrC[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|addrC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|addrC[9] .is_wysiwyg = "true";
defparam \comb_5|addrC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \comb_5|addrC[10]~22 (
// Equation(s):
// \comb_5|addrC[10]~22_combout  = (\comb_5|addrC [10] & (!\comb_5|addrC[9]~21 )) # (!\comb_5|addrC [10] & ((\comb_5|addrC[9]~21 ) # (GND)))
// \comb_5|addrC[10]~23  = CARRY((!\comb_5|addrC[9]~21 ) # (!\comb_5|addrC [10]))

	.dataa(gnd),
	.datab(\comb_5|addrC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_5|addrC[9]~21 ),
	.combout(\comb_5|addrC[10]~22_combout ),
	.cout(\comb_5|addrC[10]~23 ));
// synopsys translate_off
defparam \comb_5|addrC[10]~22 .lut_mask = 16'h3C3F;
defparam \comb_5|addrC[10]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \comb_5|addrC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|addrC[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|addrC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|addrC[10] .is_wysiwyg = "true";
defparam \comb_5|addrC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \comb_5|addrC[11]~24 (
// Equation(s):
// \comb_5|addrC[11]~24_combout  = \comb_5|addrC [11] $ (!\comb_5|addrC[10]~23 )

	.dataa(\comb_5|addrC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\comb_5|addrC[10]~23 ),
	.combout(\comb_5|addrC[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|addrC[11]~24 .lut_mask = 16'hA5A5;
defparam \comb_5|addrC[11]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \comb_5|addrC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_5|addrC[11]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_5|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_5|addrC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_5|addrC[11] .is_wysiwyg = "true";
defparam \comb_5|addrC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \comb_6|Add1~0 (
// Equation(s):
// \comb_6|Add1~0_combout  = (\comb_6|comb_9|CounterX [7] & (\comb_6|comb_9|CounterY [4] $ (VCC))) # (!\comb_6|comb_9|CounterX [7] & (\comb_6|comb_9|CounterY [4] & VCC))
// \comb_6|Add1~1  = CARRY((\comb_6|comb_9|CounterX [7] & \comb_6|comb_9|CounterY [4]))

	.dataa(\comb_6|comb_9|CounterX [7]),
	.datab(\comb_6|comb_9|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_6|Add1~0_combout ),
	.cout(\comb_6|Add1~1 ));
// synopsys translate_off
defparam \comb_6|Add1~0 .lut_mask = 16'h6688;
defparam \comb_6|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \comb_6|Add1~2 (
// Equation(s):
// \comb_6|Add1~2_combout  = (\comb_6|comb_9|CounterY [5] & ((\comb_6|comb_9|CounterX [8] & (\comb_6|Add1~1  & VCC)) # (!\comb_6|comb_9|CounterX [8] & (!\comb_6|Add1~1 )))) # (!\comb_6|comb_9|CounterY [5] & ((\comb_6|comb_9|CounterX [8] & (!\comb_6|Add1~1 )) 
// # (!\comb_6|comb_9|CounterX [8] & ((\comb_6|Add1~1 ) # (GND)))))
// \comb_6|Add1~3  = CARRY((\comb_6|comb_9|CounterY [5] & (!\comb_6|comb_9|CounterX [8] & !\comb_6|Add1~1 )) # (!\comb_6|comb_9|CounterY [5] & ((!\comb_6|Add1~1 ) # (!\comb_6|comb_9|CounterX [8]))))

	.dataa(\comb_6|comb_9|CounterY [5]),
	.datab(\comb_6|comb_9|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add1~1 ),
	.combout(\comb_6|Add1~2_combout ),
	.cout(\comb_6|Add1~3 ));
// synopsys translate_off
defparam \comb_6|Add1~2 .lut_mask = 16'h9617;
defparam \comb_6|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \comb_6|Add0~0 (
// Equation(s):
// \comb_6|Add0~0_combout  = (\comb_6|comb_9|CounterY [6] & (\comb_6|comb_9|CounterY [4] $ (VCC))) # (!\comb_6|comb_9|CounterY [6] & (\comb_6|comb_9|CounterY [4] & VCC))
// \comb_6|Add0~1  = CARRY((\comb_6|comb_9|CounterY [6] & \comb_6|comb_9|CounterY [4]))

	.dataa(\comb_6|comb_9|CounterY [6]),
	.datab(\comb_6|comb_9|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_6|Add0~0_combout ),
	.cout(\comb_6|Add0~1 ));
// synopsys translate_off
defparam \comb_6|Add0~0 .lut_mask = 16'h6688;
defparam \comb_6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \comb_6|Add1~4 (
// Equation(s):
// \comb_6|Add1~4_combout  = ((\comb_6|comb_9|CounterX [9] $ (\comb_6|Add0~0_combout  $ (!\comb_6|Add1~3 )))) # (GND)
// \comb_6|Add1~5  = CARRY((\comb_6|comb_9|CounterX [9] & ((\comb_6|Add0~0_combout ) # (!\comb_6|Add1~3 ))) # (!\comb_6|comb_9|CounterX [9] & (\comb_6|Add0~0_combout  & !\comb_6|Add1~3 )))

	.dataa(\comb_6|comb_9|CounterX [9]),
	.datab(\comb_6|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add1~3 ),
	.combout(\comb_6|Add1~4_combout ),
	.cout(\comb_6|Add1~5 ));
// synopsys translate_off
defparam \comb_6|Add1~4 .lut_mask = 16'h698E;
defparam \comb_6|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \comb_6|Add0~2 (
// Equation(s):
// \comb_6|Add0~2_combout  = (\comb_6|comb_9|CounterY [7] & ((\comb_6|comb_9|CounterY [5] & (\comb_6|Add0~1  & VCC)) # (!\comb_6|comb_9|CounterY [5] & (!\comb_6|Add0~1 )))) # (!\comb_6|comb_9|CounterY [7] & ((\comb_6|comb_9|CounterY [5] & (!\comb_6|Add0~1 )) 
// # (!\comb_6|comb_9|CounterY [5] & ((\comb_6|Add0~1 ) # (GND)))))
// \comb_6|Add0~3  = CARRY((\comb_6|comb_9|CounterY [7] & (!\comb_6|comb_9|CounterY [5] & !\comb_6|Add0~1 )) # (!\comb_6|comb_9|CounterY [7] & ((!\comb_6|Add0~1 ) # (!\comb_6|comb_9|CounterY [5]))))

	.dataa(\comb_6|comb_9|CounterY [7]),
	.datab(\comb_6|comb_9|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add0~1 ),
	.combout(\comb_6|Add0~2_combout ),
	.cout(\comb_6|Add0~3 ));
// synopsys translate_off
defparam \comb_6|Add0~2 .lut_mask = 16'h9617;
defparam \comb_6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \comb_6|Add1~6 (
// Equation(s):
// \comb_6|Add1~6_combout  = (\comb_6|Add0~2_combout  & (!\comb_6|Add1~5 )) # (!\comb_6|Add0~2_combout  & ((\comb_6|Add1~5 ) # (GND)))
// \comb_6|Add1~7  = CARRY((!\comb_6|Add1~5 ) # (!\comb_6|Add0~2_combout ))

	.dataa(gnd),
	.datab(\comb_6|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add1~5 ),
	.combout(\comb_6|Add1~6_combout ),
	.cout(\comb_6|Add1~7 ));
// synopsys translate_off
defparam \comb_6|Add1~6 .lut_mask = 16'h3C3F;
defparam \comb_6|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \comb_6|Add0~4 (
// Equation(s):
// \comb_6|Add0~4_combout  = ((\comb_6|comb_9|CounterY [6] $ (\comb_6|comb_9|CounterY [8] $ (!\comb_6|Add0~3 )))) # (GND)
// \comb_6|Add0~5  = CARRY((\comb_6|comb_9|CounterY [6] & ((\comb_6|comb_9|CounterY [8]) # (!\comb_6|Add0~3 ))) # (!\comb_6|comb_9|CounterY [6] & (\comb_6|comb_9|CounterY [8] & !\comb_6|Add0~3 )))

	.dataa(\comb_6|comb_9|CounterY [6]),
	.datab(\comb_6|comb_9|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add0~3 ),
	.combout(\comb_6|Add0~4_combout ),
	.cout(\comb_6|Add0~5 ));
// synopsys translate_off
defparam \comb_6|Add0~4 .lut_mask = 16'h698E;
defparam \comb_6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \comb_6|Add1~8 (
// Equation(s):
// \comb_6|Add1~8_combout  = (\comb_6|Add0~4_combout  & (\comb_6|Add1~7  $ (GND))) # (!\comb_6|Add0~4_combout  & (!\comb_6|Add1~7  & VCC))
// \comb_6|Add1~9  = CARRY((\comb_6|Add0~4_combout  & !\comb_6|Add1~7 ))

	.dataa(\comb_6|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add1~7 ),
	.combout(\comb_6|Add1~8_combout ),
	.cout(\comb_6|Add1~9 ));
// synopsys translate_off
defparam \comb_6|Add1~8 .lut_mask = 16'hA50A;
defparam \comb_6|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \comb_6|Add0~6 (
// Equation(s):
// \comb_6|Add0~6_combout  = (\comb_6|comb_9|CounterY [7] & ((\comb_6|comb_9|CounterY [9] & (\comb_6|Add0~5  & VCC)) # (!\comb_6|comb_9|CounterY [9] & (!\comb_6|Add0~5 )))) # (!\comb_6|comb_9|CounterY [7] & ((\comb_6|comb_9|CounterY [9] & (!\comb_6|Add0~5 )) 
// # (!\comb_6|comb_9|CounterY [9] & ((\comb_6|Add0~5 ) # (GND)))))
// \comb_6|Add0~7  = CARRY((\comb_6|comb_9|CounterY [7] & (!\comb_6|comb_9|CounterY [9] & !\comb_6|Add0~5 )) # (!\comb_6|comb_9|CounterY [7] & ((!\comb_6|Add0~5 ) # (!\comb_6|comb_9|CounterY [9]))))

	.dataa(\comb_6|comb_9|CounterY [7]),
	.datab(\comb_6|comb_9|CounterY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add0~5 ),
	.combout(\comb_6|Add0~6_combout ),
	.cout(\comb_6|Add0~7 ));
// synopsys translate_off
defparam \comb_6|Add0~6 .lut_mask = 16'h9617;
defparam \comb_6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \comb_6|Add1~10 (
// Equation(s):
// \comb_6|Add1~10_combout  = (\comb_6|Add0~6_combout  & (!\comb_6|Add1~9 )) # (!\comb_6|Add0~6_combout  & ((\comb_6|Add1~9 ) # (GND)))
// \comb_6|Add1~11  = CARRY((!\comb_6|Add1~9 ) # (!\comb_6|Add0~6_combout ))

	.dataa(gnd),
	.datab(\comb_6|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add1~9 ),
	.combout(\comb_6|Add1~10_combout ),
	.cout(\comb_6|Add1~11 ));
// synopsys translate_off
defparam \comb_6|Add1~10 .lut_mask = 16'h3C3F;
defparam \comb_6|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \comb_6|Add0~8 (
// Equation(s):
// \comb_6|Add0~8_combout  = (\comb_6|comb_9|CounterY [8] & (\comb_6|Add0~7  $ (GND))) # (!\comb_6|comb_9|CounterY [8] & (!\comb_6|Add0~7  & VCC))
// \comb_6|Add0~9  = CARRY((\comb_6|comb_9|CounterY [8] & !\comb_6|Add0~7 ))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add0~7 ),
	.combout(\comb_6|Add0~8_combout ),
	.cout(\comb_6|Add0~9 ));
// synopsys translate_off
defparam \comb_6|Add0~8 .lut_mask = 16'hC30C;
defparam \comb_6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \comb_6|Add1~12 (
// Equation(s):
// \comb_6|Add1~12_combout  = (\comb_6|Add0~8_combout  & (\comb_6|Add1~11  $ (GND))) # (!\comb_6|Add0~8_combout  & (!\comb_6|Add1~11  & VCC))
// \comb_6|Add1~13  = CARRY((\comb_6|Add0~8_combout  & !\comb_6|Add1~11 ))

	.dataa(\comb_6|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_6|Add1~11 ),
	.combout(\comb_6|Add1~12_combout ),
	.cout(\comb_6|Add1~13 ));
// synopsys translate_off
defparam \comb_6|Add1~12 .lut_mask = 16'hA50A;
defparam \comb_6|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \comb_6|Add0~10 (
// Equation(s):
// \comb_6|Add0~10_combout  = \comb_6|comb_9|CounterY [9] $ (\comb_6|Add0~9 )

	.dataa(\comb_6|comb_9|CounterY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\comb_6|Add0~9 ),
	.combout(\comb_6|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|Add0~10 .lut_mask = 16'h5A5A;
defparam \comb_6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \comb_6|Add1~14 (
// Equation(s):
// \comb_6|Add1~14_combout  = \comb_6|Add1~13  $ (\comb_6|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_6|Add0~10_combout ),
	.cin(\comb_6|Add1~13 ),
	.combout(\comb_6|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|Add1~14 .lut_mask = 16'h0FF0;
defparam \comb_6|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[16]~12_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \comb_6|ROMAddr[13]~0 (
// Equation(s):
// \comb_6|ROMAddr[13]~0_combout  = (\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a30 )) # (!\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a16~portbdataout )))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [3]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[13]~0 .lut_mask = 16'hF3C0;
defparam \comb_6|ROMAddr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[10]~0_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \comb_6|ROMAddr[7]~1 (
// Equation(s):
// \comb_6|ROMAddr[7]~1_combout  = (\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a24 )) # (!\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a10~portbdataout )))

	.dataa(\comb_6|comb_9|CounterX [3]),
	.datab(gnd),
	.datac(\ram_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[7]~1 .lut_mask = 16'hF5A0;
defparam \comb_6|ROMAddr[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[11]~2_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \comb_6|ROMAddr[8]~2 (
// Equation(s):
// \comb_6|ROMAddr[8]~2_combout  = (\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a25 ))) # (!\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(gnd),
	.datac(\comb_6|comb_9|CounterX [3]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[8]~2 .lut_mask = 16'hFA0A;
defparam \comb_6|ROMAddr[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[12]~4_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \comb_6|ROMAddr[9]~3 (
// Equation(s):
// \comb_6|ROMAddr[9]~3_combout  = (\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a26 ))) # (!\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))

	.dataa(\comb_6|comb_9|CounterX [3]),
	.datab(gnd),
	.datac(\ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[9]~3 .lut_mask = 16'hFA50;
defparam \comb_6|ROMAddr[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[13]~6_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \comb_6|ROMAddr[10]~4 (
// Equation(s):
// \comb_6|ROMAddr[10]~4_combout  = (\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a27 )) # (!\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a13~portbdataout )))

	.dataa(gnd),
	.datab(\comb_6|comb_9|CounterX [3]),
	.datac(\ram_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[10]~4 .lut_mask = 16'hF3C0;
defparam \comb_6|ROMAddr[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[14]~8_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \comb_6|ROMAddr[11]~5 (
// Equation(s):
// \comb_6|ROMAddr[11]~5_combout  = (\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a28 ))) # (!\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(gnd),
	.datac(\comb_6|comb_9|CounterX [3]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[11]~5 .lut_mask = 16'hFA0A;
defparam \comb_6|ROMAddr[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\comb_5|data_b[15]~10_combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \comb_6|ROMAddr[12]~6 (
// Equation(s):
// \comb_6|ROMAddr[12]~6_combout  = (\comb_6|comb_9|CounterX [3] & (\ram_rtl_0|auto_generated|ram_block1a29 )) # (!\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\comb_6|comb_9|CounterX [3]),
	.datab(gnd),
	.datac(\ram_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|ROMAddr[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|ROMAddr[12]~6 .lut_mask = 16'hF5A0;
defparam \comb_6|ROMAddr[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\comb_6|ROMAddr[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\comb_6|ROMAddr[12]~6_combout ,\comb_6|ROMAddr[11]~5_combout ,\comb_6|ROMAddr[10]~4_combout ,\comb_6|ROMAddr[9]~3_combout ,\comb_6|ROMAddr[8]~2_combout ,\comb_6|ROMAddr[7]~1_combout ,\comb_6|comb_9|CounterY [3],\comb_6|comb_9|CounterY [2],\comb_6|comb_9|CounterY [1],
\comb_6|comb_9|CounterY [0],\comb_6|comb_9|CounterX [2],\comb_6|comb_9|CounterX [1],\comb_6|comb_9|CounterX [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/vga_test.ram0_vga_test_71fa7413.hdl.mif";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:ROM_rtl_0|altsyncram_d871:auto_generated|ALTSYNCRAM";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000007F636363361C08000000000000000000000000000000003B6E0000000000000E18181818701818180E0000000000001818181818001818181800000000000070181818180E181818700000000000007F63060C18337F0000000000001F30607E636363636363000000000000000000C3663C183C66C300000000000000000066FFDBDBC3C3C3000000000000000000183C66C3C3C3C30000000000000000006E333333333333000000000000000000386C0C0C0C0C3F0C0C080000000000003E63301C06633E0000000000000000000F060606666E3B0000000000007830303E33333333336E0000000000000F06063E66666666663B0000000000;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h000000003E63636363633E0000000000000000006666666666663B000000000000000000DBDBDBDBDBFF670000000000000000003C18181818181818181C0000000000006766361E1E36660606070000003C6666606060606060700060600000000000003C18181818181C00181800000000000067666666666E360606070000001E33303E33333333336E0000000000000000000F060606060F0626361C0000000000003E6303037F633E0000000000000000006E33333333363C3030380000000000003E63030303633E0000000000000000003E66666666361E0606070000000000006E3333333E301E000000000000000000000000000000000000180C18;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000FF0000000000000000000000000000000000000000000000000063361C08000000003C30303030303030303C000000000000406070381C0E070301000000000000003C0C0C0C0C0C0C0C0C3C000000000000FFC383060C183061C3FF0000000000003C181818183C66C3C3C3000000000000C3C3663C18183C66C3C30000000000006666FFDBDBC3C3C3C3C3000000000000183C66C3C3C3C3C3C3C30000000000003E6363636363636363630000000000003C18181818181899DBFF0000000000003E636360301C0663633E00000000000067666666363E6666663F0000000070303E7B6B6363636363633E0000000000000F060606063E6666663F0000;
defparam \ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000003E63636363636363633E00000000000063636363737B7F6F6763000000000000C3C3C3C3C3DBFFFFE7C30000000000007F66460606060606060F000000000000676666361E1E366666670000000000001E3333333030303030780000000000003C18181818181818183C00000000000063636363637F636363630000000000005C6663637B030343663C0000000000000F060606161E1646667F0000000000007F664606161E1646667F0000000000001F36666666666666361F0000000000003C66430303030343663C0000000000003F666666663E6666663F000000000000636363637F6363361C080000000000003E033B7B7B7B6363633E0000;
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \ROM_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_6|ROMAddr[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ROM_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\comb_6|ROMAddr[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\comb_6|ROMAddr[12]~6_combout ,\comb_6|ROMAddr[11]~5_combout ,\comb_6|ROMAddr[10]~4_combout ,\comb_6|ROMAddr[9]~3_combout ,\comb_6|ROMAddr[8]~2_combout ,\comb_6|ROMAddr[7]~1_combout ,\comb_6|comb_9|CounterY [3],\comb_6|comb_9|CounterY [2],\comb_6|comb_9|CounterY [1],
\comb_6|comb_9|CounterY [0],\comb_6|comb_9|CounterX [2],\comb_6|comb_9|CounterX [1],\comb_6|comb_9|CounterX [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/vga_test.ram0_vga_test_71fa7413.hdl.mif";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:ROM_rtl_0|altsyncram_d871:auto_generated|ALTSYNCRAM";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000001818001818183063633E000000000000060C18306030180C06000000000000000000007E00007E0000000000000000006030180C060C183060000000000000000C181800000018180000000000000000001818000000181800000000000000001E306060607E6363633E0000000000003E636363633E6363633E0000000000000C0C0C0C18306060637F0000000000003E636363633F0303061C0000000000003E636060603F0303037F000000000000783030307F33363C38300000000000003E636060603C6060633E0000000000007F6303060C183060633E0000000000007E1818181818181E1C180000000000003E6363676F7B7363633E0000;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h000000000103060C18306040000000000000000018180000000000000000000000000000000000007E000000000000000000000C18181800000000000000000000000000000018187E18180000000000000000000000663CFF3C660000000000000000000C18303030303030180C00000000000030180C0C0C0C0C0C183000000000000000000000000000060C0C0C00000000006E3333333B6E1C36361C0000000000006163060C1830634300000000000018183E636160603E0343633E18180000000036367F3636367F363600000000000000000000000000002466666600000000001818001818183C3C3C18000000000000000000000000000000000000;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000081C1C3E3E7F7F0000000000000000007F7F3E3E1C1C08000000000000000000002466FF662400000000000000000000007F0303030000000000000000000000000C067F060C000000000000000000000018307F3018000000000000000000183C7E18181818181818000000000000181818181818187E3C1800000000000C7E183C7E1818187E3C180000000000007F7F7F7F00000000000000000000003E63301C366363361C06633E0100000000D8D8D8D8D8DEDBDBDBFE0000000000006666006666666666666600010000000000183C7E1818187E3C18000000000000406070787C7F7C78706040000000000103070F1F3FFF3F1F0F070300;
defparam \ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000001818DB3CE73CDB18180000000000000367E7E6C6C6C6C6FEC6FE000000000000070F0E0C0C0C0CFCCCFC00000000000018187E183C666666663C0000000000001E333333331E4C5870780000FFFFFFFFFFC399BDBD99C3FFFFFFFFFF00000000003C664242663C0000000000FFFFFFFFFFFFE7C3C3E7FFFFFFFFFFFE000000000000183C3C18000000000000000000003C18187EFFFF7E3C18000000000000003C1818E7E7E73C3C180000000000000000081C3E7F3E1C080000000000000000081C3E7F7F7F7F3600000000000000007EFFFFE7C3FFFFDBFF7E0000000000007E818199BD8181A5817E000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \ROM_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (\ROM_rtl_0|auto_generated|address_reg_a [0] & (\ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (!\ROM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\ROM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ROM_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hBB88;
defparam \ROM_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \comb_5|data_b[18]~16 (
// Equation(s):
// \comb_5|data_b[18]~16_combout  = !\comb_5|data_b[17]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\comb_5|data_b[17]~15 ),
	.combout(\comb_5|data_b[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_5|data_b[18]~16 .lut_mask = 16'h0F0F;
defparam \comb_5|data_b[18]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\comb_5|data_b[18]~16_combout ,vcc}),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,vcc}),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \comb_6|rgbOut[0]~0 (
// Equation(s):
// \comb_6|rgbOut[0]~0_combout  = (\comb_6|comb_9|CounterX [3] & ((\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((\ram_rtl_0|auto_generated|ram_block1a18 )))) # (!\comb_6|comb_9|CounterX [3] & 
// (!\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\comb_6|comb_9|CounterX [3]),
	.datab(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\ram_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[0]~0 .lut_mask = 16'hB9A8;
defparam \comb_6|rgbOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \comb_6|rgbOut[0]~1 (
// Equation(s):
// \comb_6|rgbOut[0]~1_combout  = (\comb_6|rgbOut[0]~0_combout  & (((\ram_rtl_0|auto_generated|ram_block1a21 )) # (!\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))) # (!\comb_6|rgbOut[0]~0_combout  & 
// (\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\comb_6|rgbOut[0]~0_combout ),
	.datab(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\ram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[0]~1 .lut_mask = 16'hE6A2;
defparam \comb_6|rgbOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \comb_6|rgbOut[0]~2 (
// Equation(s):
// \comb_6|rgbOut[0]~2_combout  = (\comb_6|comb_9|inDisplayArea~q  & \comb_6|rgbOut[0]~1_combout )

	.dataa(gnd),
	.datab(\comb_6|comb_9|inDisplayArea~q ),
	.datac(gnd),
	.datad(\comb_6|rgbOut[0]~1_combout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[0]~2 .lut_mask = 16'hCC00;
defparam \comb_6|rgbOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \comb_6|rgbOut[1]~3 (
// Equation(s):
// \comb_6|rgbOut[1]~3_combout  = (\comb_6|comb_9|CounterX [3] & ((\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((\ram_rtl_0|auto_generated|ram_block1a19 )))) # (!\comb_6|comb_9|CounterX [3] & 
// (!\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (\ram_rtl_0|auto_generated|ram_block1a5~portbdataout )))

	.dataa(\comb_6|comb_9|CounterX [3]),
	.datab(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[1]~3 .lut_mask = 16'hBA98;
defparam \comb_6|rgbOut[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \comb_6|rgbOut[1]~4 (
// Equation(s):
// \comb_6|rgbOut[1]~4_combout  = (\comb_6|rgbOut[1]~3_combout  & (((\ram_rtl_0|auto_generated|ram_block1a22 )) # (!\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))) # (!\comb_6|rgbOut[1]~3_combout  & 
// (\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\comb_6|rgbOut[1]~3_combout ),
	.datab(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\ram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[1]~4 .lut_mask = 16'hE6A2;
defparam \comb_6|rgbOut[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \comb_6|rgbOut[1]~5 (
// Equation(s):
// \comb_6|rgbOut[1]~5_combout  = (\comb_6|comb_9|inDisplayArea~q  & \comb_6|rgbOut[1]~4_combout )

	.dataa(gnd),
	.datab(\comb_6|comb_9|inDisplayArea~q ),
	.datac(gnd),
	.datad(\comb_6|rgbOut[1]~4_combout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[1]~5 .lut_mask = 16'hCC00;
defparam \comb_6|rgbOut[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,vcc}),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\comb_5|addrC [11],\comb_5|addrC [10],\comb_5|addrC [9],\comb_5|addrC [8],\comb_5|dataC [7],\comb_5|dataC [6],\comb_5|dataC [5],\comb_5|dataC [4],\comb_5|dataC [3],\comb_5|dataC [2],\comb_5|dataC [1],\comb_5|dataC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\~GND~combout ,\comb_6|Add1~14_combout ,\comb_6|Add1~12_combout ,\comb_6|Add1~10_combout ,\comb_6|Add1~8_combout ,\comb_6|Add1~6_combout ,\comb_6|Add1~4_combout ,\comb_6|Add1~2_combout ,\comb_6|Add1~0_combout ,\comb_6|comb_9|CounterX [6],\comb_6|comb_9|CounterX [5],
\comb_6|comb_9|CounterX [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:ram_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \comb_6|rgbOut[2]~6 (
// Equation(s):
// \comb_6|rgbOut[2]~6_combout  = (\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (((\comb_6|comb_9|CounterX [3])))) # (!\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\comb_6|comb_9|CounterX [3] & 
// (\ram_rtl_0|auto_generated|ram_block1a20 )) # (!\comb_6|comb_9|CounterX [3] & ((\ram_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\comb_6|comb_9|CounterX [3]),
	.datad(\ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[2]~6 .lut_mask = 16'hE3E0;
defparam \comb_6|rgbOut[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \comb_6|rgbOut[2]~7 (
// Equation(s):
// \comb_6|rgbOut[2]~7_combout  = (\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\comb_6|rgbOut[2]~6_combout  & ((\ram_rtl_0|auto_generated|ram_block1a23 ))) # (!\comb_6|rgbOut[2]~6_combout  & 
// (\ram_rtl_0|auto_generated|ram_block1a9~portbdataout )))) # (!\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (((\comb_6|rgbOut[2]~6_combout ))))

	.dataa(\ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\ROM_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\ram_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\comb_6|rgbOut[2]~6_combout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[2]~7 .lut_mask = 16'hF388;
defparam \comb_6|rgbOut[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \comb_6|rgbOut[2]~8 (
// Equation(s):
// \comb_6|rgbOut[2]~8_combout  = (\comb_6|comb_9|inDisplayArea~q  & \comb_6|rgbOut[2]~7_combout )

	.dataa(gnd),
	.datab(\comb_6|comb_9|inDisplayArea~q ),
	.datac(gnd),
	.datad(\comb_6|rgbOut[2]~7_combout ),
	.cin(gnd),
	.combout(\comb_6|rgbOut[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|rgbOut[2]~8 .lut_mask = 16'hCC00;
defparam \comb_6|rgbOut[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \comb_6|comb_9|vga_HS~0 (
// Equation(s):
// \comb_6|comb_9|vga_HS~0_combout  = (\comb_6|comb_9|CounterX [6] & (((!\comb_6|comb_9|CounterX [4])) # (!\comb_6|comb_9|CounterX [5]))) # (!\comb_6|comb_9|CounterX [6] & ((\comb_6|comb_9|CounterX [5]) # ((\comb_6|comb_9|CounterX [4] & 
// !\comb_6|comb_9|Equal0~0_combout ))))

	.dataa(\comb_6|comb_9|CounterX [6]),
	.datab(\comb_6|comb_9|CounterX [5]),
	.datac(\comb_6|comb_9|CounterX [4]),
	.datad(\comb_6|comb_9|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|vga_HS~0 .lut_mask = 16'h6E7E;
defparam \comb_6|comb_9|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \comb_6|comb_9|vga_HS~1 (
// Equation(s):
// \comb_6|comb_9|vga_HS~1_combout  = (\comb_6|comb_9|CounterX [7] & (\comb_6|comb_9|CounterX [9] & (\comb_6|comb_9|vga_HS~0_combout  & !\comb_6|comb_9|CounterX [8])))

	.dataa(\comb_6|comb_9|CounterX [7]),
	.datab(\comb_6|comb_9|CounterX [9]),
	.datac(\comb_6|comb_9|vga_HS~0_combout ),
	.datad(\comb_6|comb_9|CounterX [8]),
	.cin(gnd),
	.combout(\comb_6|comb_9|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|vga_HS~1 .lut_mask = 16'h0080;
defparam \comb_6|comb_9|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \comb_6|comb_9|vga_HS (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|vga_HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|vga_HS .is_wysiwyg = "true";
defparam \comb_6|comb_9|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \comb_6|comb_9|vga_VS~0 (
// Equation(s):
// \comb_6|comb_9|vga_VS~0_combout  = (((\comb_6|comb_9|CounterY [4]) # (!\comb_6|comb_9|CounterY [1])) # (!\comb_6|comb_9|CounterY [3])) # (!\comb_6|comb_9|CounterY [0])

	.dataa(\comb_6|comb_9|CounterY [0]),
	.datab(\comb_6|comb_9|CounterY [3]),
	.datac(\comb_6|comb_9|CounterY [4]),
	.datad(\comb_6|comb_9|CounterY [1]),
	.cin(gnd),
	.combout(\comb_6|comb_9|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|vga_VS~0 .lut_mask = 16'hF7FF;
defparam \comb_6|comb_9|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \comb_6|comb_9|vga_VS~1 (
// Equation(s):
// \comb_6|comb_9|vga_VS~1_combout  = (\comb_6|comb_9|LessThan5~0_combout  & (!\comb_6|comb_9|CounterY [2] & (!\comb_6|comb_9|CounterY [9] & !\comb_6|comb_9|vga_VS~0_combout )))

	.dataa(\comb_6|comb_9|LessThan5~0_combout ),
	.datab(\comb_6|comb_9|CounterY [2]),
	.datac(\comb_6|comb_9|CounterY [9]),
	.datad(\comb_6|comb_9|vga_VS~0_combout ),
	.cin(gnd),
	.combout(\comb_6|comb_9|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_6|comb_9|vga_VS~1 .lut_mask = 16'h0002;
defparam \comb_6|comb_9|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \comb_6|comb_9|vga_VS (
	.clk(\comb_6|vga_clk~clkctrl_outclk ),
	.d(\comb_6|comb_9|vga_VS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_6|comb_9|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_6|comb_9|vga_VS .is_wysiwyg = "true";
defparam \comb_6|comb_9|vga_VS .power_up = "low";
// synopsys translate_on

assign rgbOut[0] = \rgbOut[0]~output_o ;

assign rgbOut[1] = \rgbOut[1]~output_o ;

assign rgbOut[2] = \rgbOut[2]~output_o ;

assign h_sync = \h_sync~output_o ;

assign v_sync = \v_sync~output_o ;

endmodule
