Protel Design System Design Rule Check
PCB File : D:\PCB_DOC\[Elec2PCB] PCB2 - 03 Tài li?u d?c Khoá NEW Advanced PCB - Send to Student\ESP32 P4 M3\ESP32_P4_M3.PcbDoc
Date     : 12/5/2025
Time     : 10:08:22 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=4mm) (Preferred=1.5mm) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (101.78mm,101.47mm) on Top Overlay And Pad C37-1(102.16mm,101.87mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (101.78mm,102.27mm) on Top Overlay And Pad C37-1(102.16mm,101.87mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (103.94mm,101.47mm) on Top Overlay And Pad C37-2(103.56mm,101.87mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (103.94mm,102.27mm) on Top Overlay And Pad C37-2(103.56mm,101.87mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (115.838mm,4.274mm) on Top Overlay And Pad MOSBUS RTU-1(115.838mm,4.274mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Arc (118.293mm,48.374mm) on Top Overlay And Pad Q4-1(119.093mm,48.374mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (126.369mm,11.572mm) on Top Overlay And Pad F4-2(126.585mm,10.731mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (126.79mm,11.37mm) on Top Overlay And Pad F4-2(126.585mm,10.731mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (126mm,4.275mm) on Top Overlay And Pad MOSBUS RTU-3(126mm,4.275mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (128.457mm,22.207mm) on Top Overlay And Pad C43-1(128.857mm,22.587mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (128.457mm,24.367mm) on Top Overlay And Pad C43-2(128.857mm,23.987mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (129.257mm,22.207mm) on Top Overlay And Pad C43-1(128.857mm,22.587mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (129.257mm,24.367mm) on Top Overlay And Pad C43-2(128.857mm,23.987mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Arc (131.093mm,4.289mm) on Top Overlay And Pad MOSBUS RTU-4(131.088mm,4.284mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (135.008mm,105.224mm) on Top Overlay And Pad L4-2(135.56mm,105.21mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (135.574mm,104.659mm) on Top Overlay And Pad L4-2(135.56mm,105.21mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (136.077mm,63.313mm) on Top Overlay And Pad MQ-SENSOR-3(136.077mm,63.313mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (136.144mm,53.086mm) on Top Overlay And Pad MQ-SENSOR-1(136.144mm,53.086mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (136.536mm,106.751mm) on Top Overlay And Pad L4-1(136.55mm,106.2mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (137.102mm,106.186mm) on Top Overlay And Pad L4-1(136.55mm,106.2mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Arc (20.52mm,7.807mm) on Top Overlay And Pad IC1-1(21.359mm,7.884mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.107mm,17.77mm) on Top Overlay And Pad C5-1(22.507mm,17.39mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.907mm,17.77mm) on Top Overlay And Pad C5-1(22.507mm,17.39mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (23.74mm,3.847mm) on Top Overlay And Pad C10-1(24.14mm,4.227mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (23.74mm,6.007mm) on Top Overlay And Pad C10-2(24.14mm,5.627mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (24.54mm,3.847mm) on Top Overlay And Pad C10-1(24.14mm,4.227mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (24.54mm,6.007mm) on Top Overlay And Pad C10-2(24.14mm,5.627mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (25.863mm,39.427mm) on Top Overlay And Pad C76-2(26.264mm,39.808mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (25.864mm,41.588mm) on Top Overlay And Pad C76-1(26.264mm,41.207mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (26.663mm,39.427mm) on Top Overlay And Pad C76-2(26.264mm,39.808mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (26.664mm,41.588mm) on Top Overlay And Pad C76-1(26.264mm,41.207mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (27.335mm,43.1mm) on Top Overlay And Pad IC2-16(27.693mm,43.054mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (28.343mm,44.404mm) on Top Overlay And Pad IC2-15(28.343mm,43.054mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.169mm,36.146mm) on Top Overlay And Pad C18-2(33.569mm,36.526mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.169mm,38.306mm) on Top Overlay And Pad C18-1(33.569mm,37.926mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.17mm,47.95mm) on Top Overlay And Pad C15-1(33.55mm,48.35mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.17mm,48.75mm) on Top Overlay And Pad C15-1(33.55mm,48.35mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.205mm,39.66mm) on Top Overlay And Pad C17-2(33.586mm,40.06mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.205mm,40.46mm) on Top Overlay And Pad C17-2(33.586mm,40.06mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Arc (33.732mm,12.686mm) on Top Overlay And Pad U1-5(33.949mm,11.686mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.969mm,36.146mm) on Top Overlay And Pad C18-2(33.569mm,36.526mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (33.969mm,38.306mm) on Top Overlay And Pad C18-1(33.569mm,37.926mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.366mm,39.659mm) on Top Overlay And Pad C17-1(34.985mm,40.06mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.366mm,40.459mm) on Top Overlay And Pad C17-1(34.985mm,40.06mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Arc (35.892mm,12.685mm) on Top Overlay And Pad U1-4(35.849mm,11.686mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (38.621mm,76.507mm) on Top Overlay And Pad IC13-1(38.77mm,75.177mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (56.993mm,21.756mm) on Top Overlay And Pad Q13-1(57.295mm,21.333mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.07mm,104.95mm) on Top Overlay And Pad L5-2(57.45mm,105.35mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.07mm,105.75mm) on Top Overlay And Pad L5-2(57.45mm,105.35mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (59.23mm,104.95mm) on Top Overlay And Pad L5-1(58.85mm,105.35mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (59.23mm,105.75mm) on Top Overlay And Pad L5-1(58.85mm,105.35mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (69.373mm,23.279mm) on Top Overlay And Pad Q12-1(69.675mm,22.856mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (69.506mm,24.109mm) on Top Overlay And Pad C51-2(69.886mm,24.509mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (69.506mm,24.909mm) on Top Overlay And Pad C51-2(69.886mm,24.509mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (71.666mm,24.108mm) on Top Overlay And Pad C51-1(71.286mm,24.509mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (71.666mm,24.908mm) on Top Overlay And Pad C51-1(71.286mm,24.509mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Arc (80.889mm,67.576mm) on Top Overlay And Pad IC10-15(79.639mm,67.556mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Arc (80.889mm,74.976mm) on Top Overlay And Pad IC10-20(79.639mm,74.956mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (81.353mm,22.792mm) on Top Overlay And Pad Q11-1(81.655mm,22.368mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (81.35mm,77.87mm) on Top Overlay And Pad C73-2(81.75mm,78.25mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (81.35mm,80.03mm) on Top Overlay And Pad C73-1(81.75mm,79.65mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (81.499mm,23.697mm) on Top Overlay And Pad C50-2(81.879mm,24.097mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (81.499mm,24.497mm) on Top Overlay And Pad C50-2(81.879mm,24.097mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (82.15mm,77.87mm) on Top Overlay And Pad C73-2(81.75mm,78.25mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (82.15mm,80.03mm) on Top Overlay And Pad C73-1(81.75mm,79.65mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (82.443mm,95.619mm) on Top Overlay And Pad C36-1(82.823mm,96.019mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (82.443mm,96.419mm) on Top Overlay And Pad C36-1(82.823mm,96.019mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (83.1mm,80.003mm) on Top Overlay And Pad C74-1(83.5mm,79.623mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (83.659mm,23.697mm) on Top Overlay And Pad C50-1(83.279mm,24.097mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (83.659mm,24.497mm) on Top Overlay And Pad C50-1(83.279mm,24.097mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (83.9mm,80.003mm) on Top Overlay And Pad C74-1(83.5mm,79.623mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (84.603mm,95.619mm) on Top Overlay And Pad C36-2(84.223mm,96.019mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (84.603mm,96.419mm) on Top Overlay And Pad C36-2(84.223mm,96.019mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.065mm,40.548mm) on Top Overlay And Pad C63-2(95.465mm,40.929mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.065mm,42.709mm) on Top Overlay And Pad C63-1(95.465mm,42.328mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.865mm,40.548mm) on Top Overlay And Pad C63-2(95.465mm,40.929mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.865mm,42.709mm) on Top Overlay And Pad C63-1(95.465mm,42.328mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (96.8mm,33.238mm) on Top Overlay And Pad IC8-25(96.8mm,33.788mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (96.8mm,33.238mm) on Top Overlay And Pad IC8-26(97.2mm,33.788mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (96.908mm,40.548mm) on Top Overlay And Pad C62-2(97.309mm,40.929mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (96.909mm,42.709mm) on Top Overlay And Pad C62-1(97.309mm,42.328mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (97.708mm,40.548mm) on Top Overlay And Pad C62-2(97.309mm,40.929mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (97.709mm,42.709mm) on Top Overlay And Pad C62-1(97.309mm,42.328mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (98.8mm,33.238mm) on Top Overlay And Pad IC8-29(98.4mm,33.788mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad ANT1-1(140.738mm,110.69mm) on L1-TOP And Track (139.495mm,110.991mm)(140.653mm,112.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad ANT1-1(140.738mm,110.69mm) on L1-TOP And Track (140.653mm,112.148mm)(142.198mm,110.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad ANT1-1(140.738mm,110.69mm) on L1-TOP And Track (141.041mm,109.445mm)(142.198mm,110.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad ANT1-2(138.487mm,108.437mm) on L1-TOP And Track (137.028mm,108.523mm)(138.186mm,109.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad ANT1-2(138.487mm,108.437mm) on L1-TOP And Track (137.028mm,108.523mm)(138.573mm,106.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad ANT1-2(138.487mm,108.437mm) on L1-TOP And Track (138.573mm,106.978mm)(139.731mm,108.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad AUDIO-1(103.013mm,106.229mm) on L1-TOP And Track (103.644mm,106.404mm)(104.518mm,106.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad AUDIO-4(99.263mm,106.229mm) on L1-TOP And Track (97.828mm,106.404mm)(98.632mm,106.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-1(24.14mm,4.227mm) on L1-TOP And Track (23.43mm,3.847mm)(23.43mm,4.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C10-1(24.14mm,4.227mm) on L1-TOP And Track (23.74mm,3.537mm)(24.54mm,3.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-1(24.14mm,4.227mm) on L1-TOP And Track (24.85mm,3.847mm)(24.85mm,4.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-2(24.14mm,5.627mm) on L1-TOP And Track (23.431mm,5.207mm)(23.431mm,6.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C10-2(24.14mm,5.627mm) on L1-TOP And Track (23.74mm,6.317mm)(24.54mm,6.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-2(24.14mm,5.627mm) on L1-TOP And Track (24.85mm,5.207mm)(24.85mm,6.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C15-1(33.55mm,48.35mm) on L1-TOP And Track (32.86mm,47.95mm)(32.86mm,48.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C15-1(33.55mm,48.35mm) on L1-TOP And Track (33.17mm,47.64mm)(33.97mm,47.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C15-1(33.55mm,48.35mm) on L1-TOP And Track (33.17mm,49.06mm)(33.97mm,49.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-1(34.985mm,40.06mm) on L1-TOP And Track (34.566mm,39.349mm)(35.366mm,39.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-1(34.985mm,40.06mm) on L1-TOP And Track (34.566mm,40.769mm)(35.366mm,40.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C17-1(34.985mm,40.06mm) on L1-TOP And Track (35.675mm,39.659mm)(35.675mm,40.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C17-2(33.586mm,40.06mm) on L1-TOP And Track (32.896mm,39.66mm)(32.896mm,40.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-2(33.586mm,40.06mm) on L1-TOP And Track (33.205mm,39.35mm)(34.005mm,39.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-2(33.586mm,40.06mm) on L1-TOP And Track (33.205mm,40.77mm)(34.005mm,40.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-1(33.569mm,37.926mm) on L1-TOP And Track (32.859mm,37.506mm)(32.859mm,38.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C18-1(33.569mm,37.926mm) on L1-TOP And Track (33.169mm,38.616mm)(33.969mm,38.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-1(33.569mm,37.926mm) on L1-TOP And Track (34.279mm,37.506mm)(34.279mm,38.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-2(33.569mm,36.526mm) on L1-TOP And Track (32.859mm,36.146mm)(32.859mm,36.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C18-2(33.569mm,36.526mm) on L1-TOP And Track (33.168mm,35.836mm)(33.968mm,35.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-2(33.569mm,36.526mm) on L1-TOP And Track (34.278mm,36.146mm)(34.278mm,36.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C36-1(82.823mm,96.019mm) on L1-TOP And Track (82.133mm,95.619mm)(82.133mm,96.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C36-1(82.823mm,96.019mm) on L1-TOP And Track (82.443mm,95.309mm)(83.243mm,95.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C36-1(82.823mm,96.019mm) on L1-TOP And Track (82.443mm,96.729mm)(83.243mm,96.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C36-2(84.223mm,96.019mm) on L1-TOP And Track (83.803mm,95.309mm)(84.603mm,95.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C36-2(84.223mm,96.019mm) on L1-TOP And Track (83.803mm,96.728mm)(84.603mm,96.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C36-2(84.223mm,96.019mm) on L1-TOP And Track (84.913mm,95.619mm)(84.913mm,96.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C37-1(102.16mm,101.87mm) on L1-TOP And Track (101.47mm,101.47mm)(101.47mm,102.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C37-1(102.16mm,101.87mm) on L1-TOP And Track (101.78mm,101.16mm)(102.58mm,101.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C37-1(102.16mm,101.87mm) on L1-TOP And Track (101.78mm,102.58mm)(102.58mm,102.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C37-2(103.56mm,101.87mm) on L1-TOP And Track (103.14mm,101.16mm)(103.94mm,101.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C37-2(103.56mm,101.87mm) on L1-TOP And Track (103.14mm,102.58mm)(103.94mm,102.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C37-2(103.56mm,101.87mm) on L1-TOP And Track (104.25mm,101.47mm)(104.25mm,102.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C43-1(128.857mm,22.587mm) on L1-TOP And Track (128.147mm,22.207mm)(128.147mm,23.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C43-1(128.857mm,22.587mm) on L1-TOP And Track (128.457mm,21.897mm)(129.257mm,21.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C43-1(128.857mm,22.587mm) on L1-TOP And Track (129.567mm,22.207mm)(129.567mm,23.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C43-2(128.857mm,23.987mm) on L1-TOP And Track (128.148mm,23.568mm)(128.148mm,24.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C43-2(128.857mm,23.987mm) on L1-TOP And Track (128.457mm,24.677mm)(129.257mm,24.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C43-2(128.857mm,23.987mm) on L1-TOP And Track (129.567mm,23.568mm)(129.567mm,24.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C50-1(83.279mm,24.097mm) on L1-TOP And Track (82.859mm,23.387mm)(83.659mm,23.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C50-1(83.279mm,24.097mm) on L1-TOP And Track (82.859mm,24.807mm)(83.659mm,24.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C50-1(83.279mm,24.097mm) on L1-TOP And Track (83.969mm,23.697mm)(83.969mm,24.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C50-2(81.879mm,24.097mm) on L1-TOP And Track (81.189mm,23.697mm)(81.189mm,24.497mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C50-2(81.879mm,24.097mm) on L1-TOP And Track (81.499mm,23.387mm)(82.299mm,23.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C50-2(81.879mm,24.097mm) on L1-TOP And Track (81.499mm,24.807mm)(82.299mm,24.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C5-1(22.507mm,17.39mm) on L1-TOP And Track (21.798mm,16.97mm)(21.798mm,17.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C5-1(22.507mm,17.39mm) on L1-TOP And Track (22.107mm,18.08mm)(22.907mm,18.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C5-1(22.507mm,17.39mm) on L1-TOP And Track (23.217mm,16.97mm)(23.217mm,17.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-1(71.286mm,24.509mm) on L1-TOP And Track (70.867mm,23.799mm)(71.667mm,23.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-1(71.286mm,24.509mm) on L1-TOP And Track (70.867mm,25.218mm)(71.667mm,25.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C51-1(71.286mm,24.509mm) on L1-TOP And Track (71.976mm,24.108mm)(71.976mm,24.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C51-2(69.886mm,24.509mm) on L1-TOP And Track (69.196mm,24.109mm)(69.196mm,24.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-2(69.886mm,24.509mm) on L1-TOP And Track (69.506mm,23.799mm)(70.306mm,23.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-2(69.886mm,24.509mm) on L1-TOP And Track (69.506mm,25.219mm)(70.306mm,25.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C62-1(97.309mm,42.328mm) on L1-TOP And Track (96.599mm,41.909mm)(96.599mm,42.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C62-1(97.309mm,42.328mm) on L1-TOP And Track (96.909mm,43.018mm)(97.709mm,43.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C62-1(97.309mm,42.328mm) on L1-TOP And Track (98.019mm,41.909mm)(98.019mm,42.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C62-2(97.309mm,40.929mm) on L1-TOP And Track (96.599mm,40.548mm)(96.599mm,41.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C62-2(97.309mm,40.929mm) on L1-TOP And Track (96.908mm,40.239mm)(97.708mm,40.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C62-2(97.309mm,40.929mm) on L1-TOP And Track (98.018mm,40.548mm)(98.018mm,41.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C63-1(95.465mm,42.328mm) on L1-TOP And Track (94.755mm,41.909mm)(94.755mm,42.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C63-1(95.465mm,42.328mm) on L1-TOP And Track (95.065mm,43.018mm)(95.865mm,43.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C63-1(95.465mm,42.328mm) on L1-TOP And Track (96.175mm,41.909mm)(96.175mm,42.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C63-2(95.465mm,40.929mm) on L1-TOP And Track (94.755mm,40.548mm)(94.755mm,41.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C63-2(95.465mm,40.929mm) on L1-TOP And Track (95.065mm,40.239mm)(95.865mm,40.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C63-2(95.465mm,40.929mm) on L1-TOP And Track (96.175mm,40.548mm)(96.175mm,41.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C73-1(81.75mm,79.65mm) on L1-TOP And Track (81.04mm,79.23mm)(81.04mm,80.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C73-1(81.75mm,79.65mm) on L1-TOP And Track (81.35mm,80.34mm)(82.15mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C73-1(81.75mm,79.65mm) on L1-TOP And Track (82.46mm,79.23mm)(82.46mm,80.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C73-2(81.75mm,78.25mm) on L1-TOP And Track (81.04mm,77.87mm)(81.04mm,78.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C73-2(81.75mm,78.25mm) on L1-TOP And Track (81.35mm,77.56mm)(82.15mm,77.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C73-2(81.75mm,78.25mm) on L1-TOP And Track (82.46mm,77.87mm)(82.46mm,78.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C74-1(83.5mm,79.623mm) on L1-TOP And Track (82.79mm,79.203mm)(82.79mm,80.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C74-1(83.5mm,79.623mm) on L1-TOP And Track (83.1mm,80.313mm)(83.9mm,80.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C74-1(83.5mm,79.623mm) on L1-TOP And Track (84.21mm,79.203mm)(84.21mm,80.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C76-1(26.264mm,41.207mm) on L1-TOP And Track (25.554mm,40.788mm)(25.554mm,41.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C76-1(26.264mm,41.207mm) on L1-TOP And Track (25.864mm,41.897mm)(26.664mm,41.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C76-1(26.264mm,41.207mm) on L1-TOP And Track (26.974mm,40.788mm)(26.974mm,41.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C76-2(26.264mm,39.808mm) on L1-TOP And Track (25.554mm,39.427mm)(25.554mm,40.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C76-2(26.264mm,39.808mm) on L1-TOP And Track (25.863mm,39.117mm)(26.663mm,39.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C76-2(26.264mm,39.808mm) on L1-TOP And Track (26.973mm,39.427mm)(26.973mm,40.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C79-1(108.73mm,95.257mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C79-1(108.73mm,95.257mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C79-1(108.73mm,95.257mm) on L1-TOP And Track (105.005mm,93.781mm)(108.658mm,93.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C79-1(108.73mm,95.257mm) on L1-TOP And Track (105.005mm,96.733mm)(108.658mm,96.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C79-1(108.73mm,95.257mm) on L1-TOP And Track (107.466mm,93.781mm)(107.466mm,96.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C79-2(104.933mm,95.257mm) on L1-TOP And Track (105.005mm,93.781mm)(105.005mm,93.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C79-2(104.933mm,95.257mm) on L1-TOP And Track (105.005mm,93.781mm)(108.658mm,93.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C79-2(104.933mm,95.257mm) on L1-TOP And Track (105.005mm,96.648mm)(105.005mm,96.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C79-2(104.933mm,95.257mm) on L1-TOP And Track (105.005mm,96.733mm)(108.658mm,96.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-14(82.202mm,46.228mm) on L1-TOP And Track (82.652mm,45.71mm)(82.652mm,45.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-14(82.202mm,46.228mm) on L1-TOP And Track (82.652mm,46.71mm)(82.652mm,46.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-15(82.202mm,47.229mm) on L1-TOP And Track (82.652mm,46.71mm)(82.652mm,46.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-15(82.202mm,47.229mm) on L1-TOP And Track (82.652mm,47.71mm)(82.652mm,50.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-17(84.802mm,31.029mm) on L1-TOP And Track (82.652mm,30.279mm)(83.721mm,30.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-17(84.802mm,31.029mm) on L1-TOP And Track (85.883mm,30.279mm)(87.852mm,30.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D10-1(71.85mm,11.45mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D10-1(71.85mm,11.45mm) on L1-TOP And Track (71.425mm,11.575mm)(71.425mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D10-1(71.85mm,11.45mm) on L1-TOP And Track (72.275mm,11.575mm)(72.275mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D10-2(71.85mm,12.95mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D10-2(71.85mm,12.95mm) on L1-TOP And Track (71.425mm,11.575mm)(71.425mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D10-2(71.85mm,12.95mm) on L1-TOP And Track (72.275mm,11.575mm)(72.275mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D2-1(22.03mm,38.233mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D2-1(22.03mm,38.233mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad D2-1(22.03mm,38.233mm) on L1-TOP And Track (19.003mm,36.616mm)(25.056mm,36.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad D2-2(22.03mm,30.861mm) on L1-TOP And Track (19.003mm,30.571mm)(20.206mm,30.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad D2-2(22.03mm,30.861mm) on L1-TOP And Track (23.853mm,30.571mm)(25.056mm,30.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-1(73.27mm,47.229mm) on L1-TOP And Track (72.82mm,46.71mm)(72.82mm,46.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-1(73.27mm,47.229mm) on L1-TOP And Track (72.82mm,47.71mm)(72.82mm,50.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-16(70.827mm,31.029mm) on L1-TOP And Track (67.62mm,30.279mm)(69.746mm,30.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-16(70.827mm,31.029mm) on L1-TOP And Track (71.908mm,30.279mm)(72.82mm,30.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-2(73.27mm,46.229mm) on L1-TOP And Track (72.82mm,45.71mm)(72.82mm,45.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-2(73.27mm,46.229mm) on L1-TOP And Track (72.82mm,46.71mm)(72.82mm,46.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-3(73.27mm,45.229mm) on L1-TOP And Track (72.82mm,44.71mm)(72.82mm,44.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-3(73.27mm,45.229mm) on L1-TOP And Track (72.82mm,45.71mm)(72.82mm,45.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-4(73.27mm,44.229mm) on L1-TOP And Track (72.82mm,43.71mm)(72.82mm,43.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-4(73.27mm,44.229mm) on L1-TOP And Track (72.82mm,44.71mm)(72.82mm,44.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-5(73.27mm,43.229mm) on L1-TOP And Track (72.82mm,42.71mm)(72.82mm,42.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-5(73.27mm,43.229mm) on L1-TOP And Track (72.82mm,43.71mm)(72.82mm,43.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad F4-2(126.585mm,10.731mm) on L1-TOP And Track (125.835mm,10.096mm)(125.835mm,12.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad F4-2(126.585mm,10.731mm) on L1-TOP And Track (125.835mm,10.096mm)(127.335mm,10.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad F4-2(126.585mm,10.731mm) on L1-TOP And Track (127.335mm,10.096mm)(127.335mm,12.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-11(137.16mm,81.026mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-12(134.62mm,81.026mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-13(137.16mm,83.566mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-14(134.62mm,83.566mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-15(137.16mm,86.106mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-7(137.16mm,75.946mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-8(134.62mm,75.946mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-9(137.16mm,78.486mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC10-12(67.439mm,65.357mm) on L1-TOP And Track (67.439mm,64.079mm)(67.439mm,64.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC10-17(79.639mm,69.757mm) on L1-TOP And Track (79.639mm,70.387mm)(79.639mm,72.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC10-18(79.639mm,72.757mm) on L1-TOP And Track (79.639mm,70.387mm)(79.639mm,72.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad IC1-1(21.359mm,7.884mm) on L1-TOP And Track (20.789mm,9.211mm)(25.625mm,9.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad IC1-2(22.629mm,7.884mm) on L1-TOP And Track (20.789mm,9.211mm)(25.625mm,9.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad IC1-3(23.899mm,7.884mm) on L1-TOP And Track (20.789mm,9.211mm)(25.625mm,9.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC13-1(38.77mm,75.177mm) on L1-TOP And Track (40.17mm,71.607mm)(40.17mm,76.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC13-2(38.77mm,72.637mm) on L1-TOP And Track (40.17mm,71.607mm)(40.17mm,76.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC13-3(48.07mm,72.637mm) on L1-TOP And Track (46.67mm,71.607mm)(46.67mm,76.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad IC1-4(25.169mm,7.884mm) on L1-TOP And Track (20.789mm,9.211mm)(25.625mm,9.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad IC1-4(25.169mm,7.884mm) on L1-TOP And Track (25.625mm,9.211mm)(25.752mm,9.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad IC1-6(23.899mm,13.929mm) on L1-TOP And Track (20.775mm,12.556mm)(25.752mm,12.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad IC1-6(23.899mm,13.929mm) on L1-TOP And Track (23.476mm,15.254mm)(24.798mm,15.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad IC1-7(22.629mm,13.929mm) on L1-TOP And Track (20.775mm,12.556mm)(25.752mm,12.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad IC1-7(22.629mm,13.929mm) on L1-TOP And Track (22.107mm,15.3mm)(22.907mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad IC1-8(21.359mm,13.929mm) on L1-TOP And Track (20.775mm,12.556mm)(25.752mm,12.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-11(30.943mm,43.054mm) on L1-TOP And Track (27.392mm,41.96mm)(32.544mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-13(29.643mm,43.054mm) on L1-TOP And Track (27.392mm,41.96mm)(32.544mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-14(28.993mm,43.054mm) on L1-TOP And Track (27.392mm,41.96mm)(32.544mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-15(28.343mm,43.054mm) on L1-TOP And Track (27.392mm,41.96mm)(32.544mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad IC2-16(27.693mm,43.054mm) on L1-TOP And Track (27.392mm,38.417mm)(27.392mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-16(27.693mm,43.054mm) on L1-TOP And Track (27.392mm,41.96mm)(32.544mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-6(30.943mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(32.544mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-7(31.593mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(32.544mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-8(32.243mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(32.544mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad IC2-8(32.243mm,37.323mm) on L1-TOP And Track (32.544mm,38.417mm)(32.544mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC4-4(104.182mm,97.993mm) on L1-TOP And Track (104.67mm,97.309mm)(104.67mm,97.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC4-5(108.474mm,97.993mm) on L1-TOP And Track (108.059mm,97.309mm)(108.059mm,97.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC4-6(108.474mm,98.643mm) on L1-TOP And Text "IC4" (105.425mm,98.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad IC4-7(108.474mm,99.293mm) on L1-TOP And Text "IC4" (105.425mm,98.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC4-8(108.474mm,99.943mm) on L1-TOP And Track (108.059mm,100.356mm)(108.059mm,100.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC7-10(61.48mm,28.111mm) on L1-TOP And Track (60.379mm,26.209mm)(60.379mm,36.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC7-11(61.48mm,29.381mm) on L1-TOP And Track (60.379mm,26.209mm)(60.379mm,36.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC7-13(61.48mm,31.921mm) on L1-TOP And Track (60.379mm,26.209mm)(60.379mm,36.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC7-14(61.48mm,33.191mm) on L1-TOP And Track (60.379mm,26.209mm)(60.379mm,36.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC7-16(61.48mm,35.731mm) on L1-TOP And Track (60.379mm,26.209mm)(60.379mm,36.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC7-9(61.48mm,26.841mm) on L1-TOP And Track (60.379mm,26.209mm)(60.379mm,36.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad IC8-24(96.2mm,34.388mm) on L1-TOP And Track (96.123mm,33.712mm)(96.123mm,34.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad IC8-25(96.8mm,33.788mm) on L1-TOP And Track (96.123mm,33.712mm)(96.497mm,33.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad IC9-5(73.881mm,57.42mm) on L1-TOP And Track (72.63mm,56.799mm)(72.63mm,61.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad IC9-6(73.881mm,58.69mm) on L1-TOP And Track (72.63mm,56.799mm)(72.63mm,61.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad IC9-7(73.881mm,59.96mm) on L1-TOP And Track (72.63mm,56.799mm)(72.63mm,61.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad IC9-8(73.881mm,61.23mm) on L1-TOP And Track (72.63mm,56.799mm)(72.63mm,61.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L4-1(136.55mm,106.2mm) on L1-TOP And Track (135.751mm,106.405mm)(136.317mm,106.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L4-1(136.55mm,106.2mm) on L1-TOP And Track (136.755mm,105.401mm)(137.321mm,105.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad L4-1(136.55mm,106.2mm) on L1-TOP And Track (136.755mm,106.971mm)(137.321mm,106.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad L4-2(135.56mm,105.21mm) on L1-TOP And Track (134.789mm,105.005mm)(135.355mm,104.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L4-2(135.56mm,105.21mm) on L1-TOP And Track (134.789mm,105.443mm)(135.355mm,106.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L4-2(135.56mm,105.21mm) on L1-TOP And Track (135.793mm,104.439mm)(136.359mm,105.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L5-1(58.85mm,105.35mm) on L1-TOP And Track (58.43mm,104.64mm)(59.23mm,104.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L5-1(58.85mm,105.35mm) on L1-TOP And Track (58.43mm,106.06mm)(59.23mm,106.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad L5-1(58.85mm,105.35mm) on L1-TOP And Track (59.54mm,104.95mm)(59.54mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad L5-2(57.45mm,105.35mm) on L1-TOP And Track (56.76mm,104.95mm)(56.76mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L5-2(57.45mm,105.35mm) on L1-TOP And Track (57.07mm,104.64mm)(57.87mm,104.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad L5-2(57.45mm,105.35mm) on L1-TOP And Track (57.07mm,106.06mm)(57.87mm,106.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (31.313mm,34.136mm)(31.613mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (31.613mm,34.436mm)(31.713mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (31.713mm,34.436mm)(32.413mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (31.735mm,32.736mm)(32.065mm,33.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (32.065mm,32.726mm)(32.065mm,33.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (32.065mm,33.066mm)(32.405mm,32.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (32.413mm,34.436mm)(32.513mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad LED2-1(32.055mm,33.746mm) on L1-TOP And Track (32.513mm,34.436mm)(32.813mm,34.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (62.664mm,78.179mm)(62.664mm,79.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (63.834mm,78.579mm)(63.834mm,78.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (63.834mm,78.579mm)(63.834mm,79.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (63.834mm,78.589mm)(64.174mm,78.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (63.834mm,78.929mm)(64.174mm,78.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (63.834mm,79.259mm)(63.844mm,79.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED5-2(63.255mm,78.932mm) on L1-TOP And Track (63.844mm,79.259mm)(64.174mm,78.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad MIC1-1(87.179mm,108.76mm) on L1-TOP And Track (84.804mm,109.435mm)(87.852mm,109.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad MIC1-1(87.179mm,108.76mm) on L1-TOP And Track (87.852mm,105.625mm)(87.852mm,109.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad MIC1-2(87.179mm,106.3mm) on L1-TOP And Track (84.804mm,105.625mm)(87.852mm,105.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad MIC1-2(87.179mm,106.3mm) on L1-TOP And Track (87.852mm,105.625mm)(87.852mm,109.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MOSBUS RTU-1(115.838mm,4.274mm) on Multi-Layer And Track (114.772mm,3.207mm)(116.931mm,5.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MOSBUS RTU-3(126mm,4.275mm) on Multi-Layer And Track (124.944mm,3.219mm)(127.078mm,5.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MOSBUS RTU-4(131.088mm,4.284mm) on Multi-Layer And Track (130.037mm,3.232mm)(132.183mm,5.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MQ-SENSOR-1(136.144mm,53.086mm) on Multi-Layer And Track (135.052mm,54.178mm)(137.211mm,52.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad MQ-SENSOR-3(136.077mm,63.313mm) on Multi-Layer And Track (135.001mm,64.389mm)(137.135mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q11-1(81.655mm,22.368mm) on L1-TOP And Text "Q11" (82.877mm,21.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q11-1(81.655mm,22.368mm) on L1-TOP And Track (81.891mm,22.861mm)(83.291mm,22.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q11-2(81.655mm,21.718mm) on L1-TOP And Text "Q11" (82.877mm,21.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q11-3(81.655mm,21.068mm) on L1-TOP And Text "Q11" (82.877mm,21.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Q11-3(81.655mm,21.068mm) on L1-TOP And Track (81.905mm,20.618mm)(83.305mm,20.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q12-1(69.675mm,22.856mm) on L1-TOP And Text "Q12" (70.867mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q12-1(69.675mm,22.856mm) on L1-TOP And Track (69.911mm,23.349mm)(71.311mm,23.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q12-2(69.675mm,22.206mm) on L1-TOP And Text "Q12" (70.867mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q12-3(69.675mm,21.556mm) on L1-TOP And Text "Q12" (70.867mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Q12-3(69.675mm,21.556mm) on L1-TOP And Track (69.925mm,21.106mm)(71.325mm,21.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Q12-4(71.575mm,21.556mm) on L1-TOP And Text "Q12" (70.867mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Q12-4(71.575mm,21.556mm) on L1-TOP And Track (69.925mm,21.106mm)(71.325mm,21.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Q12-5(71.575mm,22.206mm) on L1-TOP And Text "Q12" (70.867mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Q12-6(71.575mm,22.856mm) on L1-TOP And Text "Q12" (70.867mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q12-6(71.575mm,22.856mm) on L1-TOP And Track (69.911mm,23.349mm)(71.311mm,23.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q13-1(57.295mm,21.333mm) on L1-TOP And Text "Q13" (58.483mm,19.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad Q13-1(57.295mm,21.333mm) on L1-TOP And Track (57.531mm,21.826mm)(58.931mm,21.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q13-2(57.295mm,20.683mm) on L1-TOP And Text "Q13" (58.483mm,19.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q13-3(57.295mm,20.033mm) on L1-TOP And Text "Q13" (58.483mm,19.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Q13-3(57.295mm,20.033mm) on L1-TOP And Track (57.545mm,19.583mm)(58.945mm,19.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad Q13-4(59.195mm,20.033mm) on L1-TOP And Text "Q13" (58.483mm,19.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Q13-4(59.195mm,20.033mm) on L1-TOP And Track (57.545mm,19.583mm)(58.945mm,19.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad Q13-5(59.195mm,20.683mm) on L1-TOP And Text "Q13" (58.483mm,19.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q14-3(47.05mm,46.185mm) on L1-TOP And Track (45.514mm,45.826mm)(46.5mm,45.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (47.409mm,77.521mm)(48.009mm,77.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (47.574mm,78.642mm)(47.574mm,80.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (47.698mm,77.18mm)(47.705mm,77.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (48.742mm,78.632mm)(49.476mm,78.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad Q17-2(50.056mm,78.349mm) on L1-TOP And Track (48.742mm,78.632mm)(49.476mm,78.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q17-2(50.056mm,78.349mm) on L1-TOP And Track (50.626mm,78.642mm)(50.626mm,80.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q17-3(49.106mm,80.349mm) on L1-TOP And Track (44.049mm,80.929mm)(51.555mm,80.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q17-3(49.106mm,80.349mm) on L1-TOP And Track (47.574mm,80.094mm)(48.501mm,80.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Q17-3(49.106mm,80.349mm) on L1-TOP And Track (49.705mm,80.094mm)(50.626mm,80.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad Q4-1(119.093mm,48.374mm) on L1-TOP And Text "Q4" (120.707mm,46.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad Q4-1(119.093mm,48.374mm) on L1-TOP And Track (119.451mm,47.827mm)(119.457mm,47.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Q4-1(119.093mm,48.374mm) on L1-TOP And Track (119.452mm,48.96mm)(121.205mm,48.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Q4-2(119.093mm,46.474mm) on L1-TOP And Text "Q4" (120.707mm,46.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad Q4-2(119.093mm,46.474mm) on L1-TOP And Track (119.451mm,47.827mm)(119.457mm,47.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Q4-2(119.093mm,46.474mm) on L1-TOP And Track (119.452mm,45.888mm)(121.205mm,45.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad Q4-3(121.563mm,47.424mm) on L1-TOP And Text "Q4" (120.707mm,46.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-3(121.563mm,47.424mm) on L1-TOP And Track (121.205mm,45.888mm)(121.205mm,46.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-3(121.563mm,47.424mm) on L1-TOP And Track (121.205mm,47.974mm)(121.205mm,48.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-1(64.05mm,28.85mm) on L1-TOP And Text "Q6" (64.571mm,28.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad Q6-1(64.05mm,28.85mm) on L1-TOP And Track (64.321mm,27.53mm)(64.332mm,28.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad Q6-1(64.05mm,28.85mm) on L1-TOP And Track (64.342mm,29.432mm)(65.795mm,29.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-2(64.05mm,26.95mm) on L1-TOP And Text "Q6" (64.571mm,28.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad Q6-2(64.05mm,26.95mm) on L1-TOP And Track (64.321mm,27.53mm)(64.332mm,28.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q6-2(64.05mm,26.95mm) on L1-TOP And Track (64.342mm,26.38mm)(65.795mm,26.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R101-2(22.378mm,79.903mm) on L1-TOP And Track (21.746mm,79.242mm)(21.746mm,80.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R101-2(22.378mm,79.903mm) on L1-TOP And Track (21.746mm,79.242mm)(22.705mm,79.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R101-2(22.378mm,79.903mm) on L1-TOP And Track (21.746mm,80.564mm)(22.705mm,80.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R12-1(33.551mm,46.677mm) on L1-TOP And Track (32.919mm,46.017mm)(32.919mm,47.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R12-1(33.551mm,46.677mm) on L1-TOP And Track (32.919mm,46.017mm)(33.878mm,46.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R12-1(33.551mm,46.677mm) on L1-TOP And Track (32.919mm,47.338mm)(33.878mm,47.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-1(37.528mm,12.303mm) on L1-TOP And Track (36.868mm,11.976mm)(36.868mm,12.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-1(37.528mm,12.303mm) on L1-TOP And Track (36.868mm,12.935mm)(38.189mm,12.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-1(37.528mm,12.303mm) on L1-TOP And Track (38.189mm,11.976mm)(38.189mm,12.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-2(37.528mm,10.797mm) on L1-TOP And Track (36.868mm,10.165mm)(36.868mm,11.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-2(37.528mm,10.797mm) on L1-TOP And Track (36.868mm,10.165mm)(38.189mm,10.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R13-2(37.528mm,10.797mm) on L1-TOP And Track (38.189mm,10.165mm)(38.189mm,11.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-1(34.028mm,5.797mm) on L1-TOP And Track (33.368mm,5.165mm)(33.368mm,6.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-1(34.028mm,5.797mm) on L1-TOP And Track (33.368mm,5.165mm)(34.689mm,5.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-1(34.028mm,5.797mm) on L1-TOP And Track (34.689mm,5.165mm)(34.689mm,6.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-2(34.028mm,7.303mm) on L1-TOP And Track (33.368mm,6.976mm)(33.368mm,7.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-2(34.028mm,7.303mm) on L1-TOP And Track (33.368mm,7.935mm)(34.689mm,7.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R19-2(34.028mm,7.303mm) on L1-TOP And Track (34.689mm,6.976mm)(34.689mm,7.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-1(32.103mm,10.155mm) on L1-TOP And Track (31.442mm,10.787mm)(32.764mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-1(32.103mm,10.155mm) on L1-TOP And Track (31.442mm,9.828mm)(31.442mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-1(32.103mm,10.155mm) on L1-TOP And Track (32.764mm,9.828mm)(32.764mm,10.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-2(32.103mm,8.648mm) on L1-TOP And Track (31.442mm,8.016mm)(31.442mm,8.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-2(32.103mm,8.648mm) on L1-TOP And Track (31.442mm,8.016mm)(32.764mm,8.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-2(32.103mm,8.648mm) on L1-TOP And Track (32.764mm,8.016mm)(32.764mm,8.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R21-2(31.071mm,13.144mm) on L1-TOP And Track (30.41mm,12.817mm)(30.41mm,13.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R21-2(31.071mm,13.144mm) on L1-TOP And Track (30.41mm,13.776mm)(31.731mm,13.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R21-2(31.071mm,13.144mm) on L1-TOP And Track (31.731mm,12.817mm)(31.731mm,13.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R22-2(101.878mm,97.685mm) on L1-TOP And Track (101.218mm,97.053mm)(101.218mm,98.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R22-2(101.878mm,97.685mm) on L1-TOP And Track (101.218mm,97.053mm)(102.539mm,97.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R22-2(101.878mm,97.685mm) on L1-TOP And Track (102.539mm,97.053mm)(102.539mm,98.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R24-2(101.843mm,95.162mm) on L1-TOP And Track (101.182mm,94.835mm)(101.182mm,95.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R24-2(101.843mm,95.162mm) on L1-TOP And Track (101.182mm,95.794mm)(102.504mm,95.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R24-2(101.843mm,95.162mm) on L1-TOP And Track (102.504mm,94.835mm)(102.504mm,95.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R26-1(82.714mm,97.987mm) on L1-TOP And Track (82.082mm,97.327mm)(82.082mm,98.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R26-1(82.714mm,97.987mm) on L1-TOP And Track (82.082mm,97.327mm)(83.041mm,97.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R26-1(82.714mm,97.987mm) on L1-TOP And Track (82.082mm,98.648mm)(83.041mm,98.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R26-2(84.221mm,97.987mm) on L1-TOP And Track (83.894mm,97.327mm)(84.852mm,97.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R26-2(84.221mm,97.987mm) on L1-TOP And Track (83.894mm,98.648mm)(84.852mm,98.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R26-2(84.221mm,97.987mm) on L1-TOP And Track (84.852mm,97.327mm)(84.852mm,98.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R29-1(107.024mm,101.759mm) on L1-TOP And Track (106.697mm,101.099mm)(107.656mm,101.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R29-1(107.024mm,101.759mm) on L1-TOP And Track (106.697mm,102.42mm)(107.656mm,102.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R29-1(107.024mm,101.759mm) on L1-TOP And Track (107.656mm,101.099mm)(107.656mm,102.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R29-2(105.517mm,101.759mm) on L1-TOP And Track (104.886mm,101.099mm)(104.886mm,102.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R29-2(105.517mm,101.759mm) on L1-TOP And Track (104.886mm,101.099mm)(105.844mm,101.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R29-2(105.517mm,101.759mm) on L1-TOP And Track (104.886mm,102.42mm)(105.844mm,102.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R30-1(92.833mm,95.071mm) on L1-TOP And Track (92.173mm,94.744mm)(92.173mm,95.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R30-1(92.833mm,95.071mm) on L1-TOP And Track (92.173mm,95.703mm)(93.494mm,95.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R30-1(92.833mm,95.071mm) on L1-TOP And Track (93.494mm,94.744mm)(93.494mm,95.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R32-1(82.756mm,92.663mm) on L1-TOP And Track (82.124mm,92.002mm)(82.124mm,93.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R32-1(82.756mm,92.663mm) on L1-TOP And Track (82.124mm,92.002mm)(83.083mm,92.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R32-1(82.756mm,92.663mm) on L1-TOP And Track (82.124mm,93.323mm)(83.083mm,93.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R32-2(84.262mm,92.663mm) on L1-TOP And Track (83.935mm,92.002mm)(84.894mm,92.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R32-2(84.262mm,92.663mm) on L1-TOP And Track (83.935mm,93.323mm)(84.894mm,93.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R32-2(84.262mm,92.663mm) on L1-TOP And Track (84.894mm,92.002mm)(84.894mm,93.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R33-1(116.52mm,102.683mm) on L1-TOP And Track (115.859mm,102.356mm)(115.859mm,103.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R33-1(116.52mm,102.683mm) on L1-TOP And Track (115.859mm,103.315mm)(117.181mm,103.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R33-1(116.52mm,102.683mm) on L1-TOP And Track (117.181mm,102.356mm)(117.181mm,103.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R39-2(121.035mm,50.014mm) on L1-TOP And Track (120.707mm,49.353mm)(121.666mm,49.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R39-2(121.035mm,50.014mm) on L1-TOP And Track (120.707mm,50.674mm)(121.666mm,50.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R39-2(121.035mm,50.014mm) on L1-TOP And Track (121.666mm,49.353mm)(121.666mm,50.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R41-1(118.875mm,37.875mm) on L1-TOP And Track (118.243mm,37.215mm)(118.243mm,38.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R41-1(118.875mm,37.875mm) on L1-TOP And Track (118.243mm,37.215mm)(119.202mm,37.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R41-1(118.875mm,37.875mm) on L1-TOP And Track (118.243mm,38.536mm)(119.202mm,38.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R41-2(120.382mm,37.875mm) on L1-TOP And Track (120.055mm,37.215mm)(121.014mm,37.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R41-2(120.382mm,37.875mm) on L1-TOP And Track (120.055mm,38.536mm)(121.014mm,38.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R41-2(120.382mm,37.875mm) on L1-TOP And Track (121.014mm,37.215mm)(121.014mm,38.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R42-1(117.374mm,48.314mm) on L1-TOP And Track (116.714mm,47.987mm)(116.714mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R42-1(117.374mm,48.314mm) on L1-TOP And Track (116.714mm,48.946mm)(118.035mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R42-1(117.374mm,48.314mm) on L1-TOP And Track (118.035mm,47.987mm)(118.035mm,48.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R42-2(117.374mm,46.808mm) on L1-TOP And Track (116.714mm,46.176mm)(116.714mm,47.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R42-2(117.374mm,46.808mm) on L1-TOP And Track (116.714mm,46.176mm)(118.035mm,46.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R42-2(117.374mm,46.808mm) on L1-TOP And Track (118.035mm,46.176mm)(118.035mm,47.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R47-2(127.059mm,27.945mm) on L1-TOP And Track (126.398mm,27.313mm)(126.398mm,28.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R47-2(127.059mm,27.945mm) on L1-TOP And Track (126.398mm,27.313mm)(127.719mm,27.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R47-2(127.059mm,27.945mm) on L1-TOP And Track (127.719mm,27.313mm)(127.719mm,28.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R49-2(125.182mm,16.42mm) on L1-TOP And Track (124.521mm,15.788mm)(124.521mm,16.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R49-2(125.182mm,16.42mm) on L1-TOP And Track (124.521mm,15.788mm)(125.843mm,15.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R49-2(125.182mm,16.42mm) on L1-TOP And Track (125.843mm,15.788mm)(125.843mm,16.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R50-1(125.028mm,29.403mm) on L1-TOP And Track (124.367mm,29.076mm)(124.367mm,30.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R50-1(125.028mm,29.403mm) on L1-TOP And Track (124.367mm,30.035mm)(125.688mm,30.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R50-1(125.028mm,29.403mm) on L1-TOP And Track (125.688mm,29.076mm)(125.688mm,30.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R50-2(125.028mm,27.896mm) on L1-TOP And Track (124.367mm,27.265mm)(124.367mm,28.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R50-2(125.028mm,27.896mm) on L1-TOP And Track (124.367mm,27.265mm)(125.688mm,27.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R50-2(125.028mm,27.896mm) on L1-TOP And Track (125.688mm,27.265mm)(125.688mm,28.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R52-2(73.632mm,11.809mm) on L1-TOP And Track (72.971mm,11.178mm)(72.971mm,12.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R52-2(73.632mm,11.809mm) on L1-TOP And Track (72.971mm,11.178mm)(74.292mm,11.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R52-2(73.632mm,11.809mm) on L1-TOP And Track (74.292mm,11.178mm)(74.292mm,12.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R64-1(73.987mm,21.576mm) on L1-TOP And Track (73.327mm,20.944mm)(73.327mm,21.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R64-1(73.987mm,21.576mm) on L1-TOP And Track (73.327mm,20.944mm)(74.648mm,20.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R64-1(73.987mm,21.576mm) on L1-TOP And Track (74.648mm,20.944mm)(74.648mm,21.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R64-2(73.987mm,23.082mm) on L1-TOP And Track (73.327mm,22.755mm)(73.327mm,23.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R64-2(73.987mm,23.082mm) on L1-TOP And Track (73.327mm,23.714mm)(74.648mm,23.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R64-2(73.987mm,23.082mm) on L1-TOP And Track (74.648mm,22.755mm)(74.648mm,23.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R84-2(92.059mm,38.908mm) on L1-TOP And Track (91.428mm,38.247mm)(91.428mm,39.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R84-2(92.059mm,38.908mm) on L1-TOP And Track (91.428mm,38.247mm)(92.386mm,38.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R84-2(92.059mm,38.908mm) on L1-TOP And Track (91.428mm,39.568mm)(92.386mm,39.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R86-1(99.006mm,40.931mm) on L1-TOP And Track (98.345mm,40.299mm)(98.345mm,41.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R86-1(99.006mm,40.931mm) on L1-TOP And Track (98.345mm,40.299mm)(99.666mm,40.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R86-1(99.006mm,40.931mm) on L1-TOP And Track (99.666mm,40.299mm)(99.666mm,41.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R86-2(99.006mm,42.437mm) on L1-TOP And Track (98.345mm,42.11mm)(98.345mm,43.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R86-2(99.006mm,42.437mm) on L1-TOP And Track (98.345mm,43.069mm)(99.666mm,43.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R86-2(99.006mm,42.437mm) on L1-TOP And Track (99.666mm,42.11mm)(99.666mm,43.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R88-1(100.635mm,40.931mm) on L1-TOP And Track (101.295mm,40.299mm)(101.295mm,41.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R88-1(100.635mm,40.931mm) on L1-TOP And Track (99.974mm,40.299mm)(101.295mm,40.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R88-1(100.635mm,40.931mm) on L1-TOP And Track (99.974mm,40.299mm)(99.974mm,41.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R88-2(100.635mm,42.437mm) on L1-TOP And Track (101.295mm,42.11mm)(101.295mm,43.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R88-2(100.635mm,42.437mm) on L1-TOP And Track (99.974mm,42.11mm)(99.974mm,43.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R88-2(100.635mm,42.437mm) on L1-TOP And Track (99.974mm,43.069mm)(101.295mm,43.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R95-1(77.085mm,59.842mm) on L1-TOP And Track (76.453mm,59.181mm)(76.453mm,60.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R95-1(77.085mm,59.842mm) on L1-TOP And Track (76.453mm,59.181mm)(77.412mm,59.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R95-1(77.085mm,59.842mm) on L1-TOP And Track (76.453mm,60.502mm)(77.412mm,60.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R95-2(78.591mm,59.842mm) on L1-TOP And Track (78.264mm,59.181mm)(79.223mm,59.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R95-2(78.591mm,59.842mm) on L1-TOP And Track (78.264mm,60.502mm)(79.223mm,60.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R95-2(78.591mm,59.842mm) on L1-TOP And Track (79.223mm,59.181mm)(79.223mm,60.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R96-2(78.646mm,57.652mm) on L1-TOP And Track (78.319mm,56.991mm)(79.278mm,56.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R96-2(78.646mm,57.652mm) on L1-TOP And Track (78.319mm,58.312mm)(79.278mm,58.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R96-2(78.646mm,57.652mm) on L1-TOP And Track (79.278mm,56.991mm)(79.278mm,58.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R97-2(77.039mm,61.833mm) on L1-TOP And Track (76.407mm,61.173mm)(76.407mm,62.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R97-2(77.039mm,61.833mm) on L1-TOP And Track (76.407mm,61.173mm)(77.366mm,61.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R97-2(77.039mm,61.833mm) on L1-TOP And Track (76.407mm,62.494mm)(77.366mm,62.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R98-1(61.953mm,105.35mm) on L1-TOP And Track (61.626mm,104.689mm)(62.585mm,104.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R98-1(61.953mm,105.35mm) on L1-TOP And Track (61.626mm,106.011mm)(62.585mm,106.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R98-1(61.953mm,105.35mm) on L1-TOP And Track (62.585mm,104.689mm)(62.585mm,106.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R98-2(60.447mm,105.35mm) on L1-TOP And Track (59.815mm,104.689mm)(59.815mm,106.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R98-2(60.447mm,105.35mm) on L1-TOP And Track (59.815mm,104.689mm)(60.774mm,104.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R98-2(60.447mm,105.35mm) on L1-TOP And Track (59.815mm,106.011mm)(60.774mm,106.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad RL1-3(17.112mm,96.728mm) on Multi-Layer And Track (11.424mm,96.796mm)(15.369mm,96.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad RL1-3(17.112mm,96.728mm) on Multi-Layer And Track (18.912mm,80.929mm)(18.912mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad RL2-1(27.429mm,82.528mm) on Multi-Layer And Track (19.629mm,80.929mm)(27.134mm,80.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad RL2-2(21.429mm,96.728mm) on Multi-Layer And Track (19.629mm,80.929mm)(19.629mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RL2-2(21.429mm,96.728mm) on Multi-Layer And Track (23.182mm,96.727mm)(25.409mm,96.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-4(33.429mm,84.528mm) on Multi-Layer And Track (33.429mm,87.336mm)(33.429mm,86.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RL2-4(33.429mm,84.528mm) on Multi-Layer And Track (35.229mm,80.929mm)(35.229mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RL2-5(21.429mm,84.528mm) on Multi-Layer And Track (19.629mm,80.929mm)(19.629mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-5(21.429mm,84.528mm) on Multi-Layer And Track (21.429mm,86.318mm)(21.429mm,87.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TF1-10(124.389mm,33.057mm) on L1-TOP And Text "R50" (124.669mm,32.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad TF1-10(124.389mm,33.057mm) on L1-TOP And Text "R53" (123.03mm,32.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad TF1-10(124.389mm,33.057mm) on L1-TOP And Track (125.37mm,33.432mm)(132.657mm,33.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad U1-2(34.899mm,9.086mm) on L1-TOP And Text "U1" (36.062mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U1-2(34.899mm,9.086mm) on L1-TOP And Track (33.388mm,9.878mm)(36.424mm,9.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-4(35.849mm,11.686mm) on L1-TOP And Track (33.374mm,10.886mm)(36.424mm,10.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad U1-4(35.849mm,11.686mm) on L1-TOP And Track (35.092mm,12.375mm)(35.892mm,12.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad U1-4(35.849mm,11.686mm) on L1-TOP And Track (36.424mm,9.895mm)(36.424mm,10.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad U1-5(33.949mm,11.686mm) on L1-TOP And Track (33.374mm,10.886mm)(33.388mm,9.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-5(33.949mm,11.686mm) on L1-TOP And Track (33.374mm,10.886mm)(36.424mm,10.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad U1-5(33.949mm,11.686mm) on L1-TOP And Track (33.732mm,12.376mm)(34.532mm,12.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad U2-1(114.721mm,81.667mm) on L1-TOP And Track (114.411mm,82.589mm)(115.383mm,82.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U2-1(114.721mm,81.667mm) on L1-TOP And Track (115.376mm,81.682mm)(115.383mm,82.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U2-1(114.721mm,81.667mm) on L1-TOP And Track (115.38mm,81.677mm)(116.111mm,81.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB HS-A1B12(67.454mm,9.104mm) on L1-TOP And Text "R48" (67.552mm,10.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB HS-A4B9(68.254mm,9.104mm) on L1-TOP And Text "R48" (67.552mm,10.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InNetClass('SDIO_BUS50'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InNetClass('DIFF'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InDifferentialPairClass('DIFF100'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InDifferentialPairClass('DIFF90'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03