<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Single Cycle Processor and Accumulator Accelerator - Wali Afridi</title>
    <link rel="stylesheet" href="css/style.css">
</head>
<body>
    <header>
        <div class="header-title"><a href="index.html">Wali Afridi Portfolio</a></div>
    </header>

    <main>
        <section class="project-introduction">
            <h1>Single Cycle Processor and Accumulator Accelerator on FPGA</h1>
            <img src="images/2300.png" alt="FPGA Processor" width="500px">
        </section>

        <section class="project-details">
            <h2>Project Description</h2>
            <p style="margin-left: 200px; margin-right: 200px;" align="left">
                [Add project description here - This project involved designing and implementing a single-cycle processor 
                architecture on an FPGA platform, along with a specialized accumulator accelerator for enhanced computational 
                performance. The design demonstrates fundamental computer architecture concepts including instruction fetch, 
                decode, execute cycles, and hardware acceleration techniques.]
            </p>
            
            <h2>Technical Overview</h2>
            <p style="margin-left: 200px; margin-right: 200px;" align="left">
                [Add technical details here - Include information about the processor architecture, instruction set, 
                FPGA implementation details, accumulator accelerator design, performance metrics, and any optimization 
                techniques used.]
            </p>
            
            <h2>Project Details</h2>
            <ul style="margin-left: 200px; margin-right: 200px;" align="left">
                <li><strong>Project Name:</strong> Single Cycle Processor and Accumulator Accelerator</li>
                <li><strong>Course:</strong> ECE 2300: Digital Logic and Computer Organization</li>
                <li><strong>Project Type:</strong> FPGA Design, Verilog Implementation, Computer Architecture</li>
                <li><strong>Project Timeline:</strong> [Add timeline here - e.g., Fall 2024]</li>
                <li><strong>Tools Used:</strong> Verilog, Intel Quartus Prime, FPGA Development Board</li>
                <li><strong>Key Concepts:</strong> Single-cycle processor design, instruction set architecture, hardware acceleration</li>
            </ul>
        </section>

        <section class="project-media">
            <h2>Documentation and Implementation</h2>
            <p style="margin-left: 200px; margin-right: 200px;">
                [Add documentation here - Include block diagrams, timing diagrams, test results, and any relevant code snippets or schematics]
            </p>
            
            <!-- Placeholder for images, videos, or documents -->
            <div style="margin: 20px 0;">
                <h3>Block Diagram</h3>
                <p>[Add processor block diagram image here]</p>
                
                <h3>Implementation Results</h3>
                <p>[Add FPGA synthesis results, timing analysis, resource utilization]</p>
                
                <h3>Performance Analysis</h3>
                <p>[Add performance metrics, comparison with baseline, acceleration factors]</p>
            </div>
        </section>
    </main>
</body>
</html>