git clone --depth 1 --no-tags https://github.com/CreeKee/CPE333_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630315465
git clone --depth 1 --no-tags https://github.com/MohanSardar01/Complete-Testbench-8-bit-AND-Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641868636
git clone --depth 1 --no-tags https://github.com/Cindysu123/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641580254
git clone --depth 1 --no-tags https://github.com/mrBitman/int2fp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643947206
git clone --depth 1 --no-tags https://github.com/axyrai/adderSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653491312
git clone --depth 1 --no-tags https://github.com/Anuki16/uart-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652729675
git clone --depth 1 --no-tags https://github.com/raymond-chii/ECE251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653426592
git clone --depth 1 --no-tags https://github.com/HalaAbduljalil/Verification-fifthLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654967061
git clone --depth 1 --no-tags https://github.com/thinhgvo/sp23-cse141-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655095395
git clone --depth 1 --no-tags https://github.com/Ravenwater/sabana-examples-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654345078
git clone --depth 1 --no-tags https://github.com/ajinkyaj238/RISC-V_Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650678465
git clone --depth 1 --no-tags https://github.com/droodhub/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651174782
git clone --depth 1 --no-tags https://github.com/AmirEfi/SingleCycle-Processor-of-RISC-V-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650569758
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652611763
git clone --depth 1 --no-tags https://github.com/stevenknyazher/Vending-Machine-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651045775
git clone --depth 1 --no-tags https://github.com/shaharfri/COURSES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629073200
git clone --depth 1 --no-tags https://github.com/pradyumna-d/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639910390
git clone --depth 1 --no-tags https://github.com/kek-sick/PRIS_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639844270
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-nachi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638687305
git clone --depth 1 --no-tags https://github.com/ArgyroP/CFI-landing-pad-shadow-stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652717930
git clone --depth 1 --no-tags https://github.com/Collin-Lambert/HBM_HEATING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647867331
git clone --depth 1 --no-tags https://github.com/sampathnaveen/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629089672
git clone --depth 1 --no-tags https://github.com/TianfengChen/SystemVerilog_notecode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640076449
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE140_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637899352
git clone --depth 1 --no-tags https://github.com/bushbecky/AI-Robotics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988710
git clone --depth 1 --no-tags https://github.com/bushbecky/Verilog-SystemVerilog-Guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637987667
git clone --depth 1 --no-tags https://github.com/MIET-SoCDesignChallenge/verification_hacks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630861104
git clone --depth 1 --no-tags https://github.com/adinavale/ee_287_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633958384
git clone --depth 1 --no-tags https://github.com/georgec7/Microarchitecture-SPU-Lite-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636061233
git clone --depth 1 --no-tags https://github.com/SriVemulapalli22/18624_Project_16-bit-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636753782
git clone --depth 1 --no-tags https://github.com/davidlacayo12/Pitfall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636911631
git clone --depth 1 --no-tags https://github.com/gabriela4321/aluralivros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642381203
git clone --depth 1 --no-tags https://github.com/dakshinatharindu/rv32i-single-cycle-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633536118
git clone --depth 1 --no-tags https://github.com/yttnn/sv_book.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633317572
git clone --depth 1 --no-tags https://github.com/adinderosier/DE1-SOC-SDES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631096166
git clone --depth 1 --no-tags https://github.com/cevero/ftm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640744423
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645367849
git clone --depth 1 --no-tags https://github.com/yiyanghe0/p6-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653896508
git clone --depth 1 --no-tags https://github.com/axyrai/ALU_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653966464
git clone --depth 1 --no-tags https://github.com/raymond-chii/nachi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653418428
git clone --depth 1 --no-tags https://github.com/z4chh/FPGA_Slot_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651340990
git clone --depth 1 --no-tags https://github.com/Usman8511/State_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653211910
git clone --depth 1 --no-tags https://github.com/bbnoir/2D-convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655243972
git clone --depth 1 --no-tags https://github.com/Masooma82/Full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654959779
git clone --depth 1 --no-tags https://github.com/Carlos12001/ARM_SingleCycle_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652383530
git clone --depth 1 --no-tags https://github.com/Jetoson/pipline_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646814987
git clone --depth 1 --no-tags https://github.com/zymason/austin-ooo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646331118
git clone --depth 1 --no-tags https://github.com/icuic/UnarySim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650176114
git clone --depth 1 --no-tags https://github.com/AreebHabib/verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647658585
git clone --depth 1 --no-tags https://github.com/DancauRares-Andrei/ImplementareSimulatorRISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655340563
git clone --depth 1 --no-tags https://github.com/Shan-yi-shuai/pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657471427
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Full-Adder-using-SV-Day-053-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648242933
git clone --depth 1 --no-tags https://github.com/VigneshB19/spi_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649747049
git clone --depth 1 --no-tags https://github.com/VarunCypherV/VarunCypherV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652089288
git clone --depth 1 --no-tags https://github.com/MohitKumarS/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648704135
git clone --depth 1 --no-tags https://github.com/harsha-challagulla/Win_23_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647952055
git clone --depth 1 --no-tags https://github.com/rabiut/Hardware-Implementation-of-Image-Decompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638540105
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640644148
git clone --depth 1 --no-tags https://github.com/roshanprusty/GRE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640505802
git clone --depth 1 --no-tags https://github.com/SeboThaGawd/SPI_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641288775
git clone --depth 1 --no-tags https://github.com/deepblue597/hw_1_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639081527
git clone --depth 1 --no-tags https://github.com/dnmanalo/carrd-vector-coprocessor-dimple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644688391
git clone --depth 1 --no-tags https://github.com/bushbecky/InferenceInFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988586
git clone --depth 1 --no-tags https://github.com/MohammadFarrahi/DLD-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637769107
git clone --depth 1 --no-tags https://github.com/TakeoutSpace18/SimpleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636751831
git clone --depth 1 --no-tags https://github.com/yadavashi/ashish_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638153232
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636572182
git clone --depth 1 --no-tags https://github.com/keterbasary1/APB-watchdog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638813673
git clone --depth 1 --no-tags https://github.com/varunven/ee371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638621857
git clone --depth 1 --no-tags https://github.com/j1ah0ng/turtle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645094033
git clone --depth 1 --no-tags https://github.com/sid-anand98/32x8-Dual-Port-RAM-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653993793
git clone --depth 1 --no-tags https://github.com/omarv10/UART-verification-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654816745
git clone --depth 1 --no-tags https://github.com/Anushka1809/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649092319
git clone --depth 1 --no-tags https://github.com/RitwikRishabh/Spiking-Neural-Network-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629284504
git clone --depth 1 --no-tags https://github.com/Felastian/Lab_Sistemas_Digitales_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633193387
git clone --depth 1 --no-tags https://github.com/CyanoKobalamyne/msdsl-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631086509
git clone --depth 1 --no-tags https://github.com/Yonell/AGH-Techniki-Cyfrowe-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631328930
git clone --depth 1 --no-tags https://github.com/stavya3/cayde-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634137579
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/System-Verilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657542738
git clone --depth 1 --no-tags https://github.com/LouisTheLuis/6.2050-FA2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653673962
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/uvm_extra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632806257
git clone --depth 1 --no-tags https://github.com/dragos-pascu/ahb-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640590452
git clone --depth 1 --no-tags https://github.com/jeygen/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635585989
git clone --depth 1 --no-tags https://github.com/Xilinx/RecoNIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676557566
git clone --depth 1 --no-tags https://github.com/rprimas/ascon-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684695406
git clone --depth 1 --no-tags https://github.com/LainChip/complex_loong_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677025126
git clone --depth 1 --no-tags https://github.com/nathaliafab/Projeto_IH_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663167309
git clone --depth 1 --no-tags https://github.com/AliLRS/RISC-V_Microprogrammed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658044322
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/-100dasofSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683665368
git clone --depth 1 --no-tags https://github.com/pezy-computing/pztb-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672788828
git clone --depth 1 --no-tags https://github.com/LainChip/simple_loong_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679555589
git clone --depth 1 --no-tags https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674381490
git clone --depth 1 --no-tags https://github.com/microsoft/cheriot-safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/663606079
git clone --depth 1 --no-tags https://github.com/asimkhan8107/UVM-30DAYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661973616
git clone --depth 1 --no-tags https://github.com/renfei147/nscscc2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666051607
git clone --depth 1 --no-tags https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664297240
git clone --depth 1 --no-tags https://github.com/janomach/the-hardisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683374608
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682782103
git clone --depth 1 --no-tags https://github.com/asimkhan8107/SystemVerilog_30DAYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661945448
