============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 00:49:52 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_process/u_three_martix/wrreq_syn_2 will be merged with clock u_image_process/u_three_martix/wrreq
PHY-1001 : net u_image_process/u_RGBYCbCr/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 15 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  4.764904s wall, 4.718750s user + 0.140625s system = 4.859375s CPU (102.0%)

RUN-1004 : used memory is 493 MB, reserved memory is 458 MB, peak memory is 524 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : stop_run syn_1.
RUN-1001 : reset_run syn_1 -step opt_rtl.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/syn_1/ov2640_sdram_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: 'out_frame_clken_imy' is not declared in RTL/image_process.v(26)
HDL-5007 WARNING: 'out_frame_clken_imy' is not declared in RTL/image_process.v(30)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in RTL/RGBYCbCr.v(19)
HDL-1007 : Verilog file 'RTL/RGBYCbCr.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: 'out_frame_clken_imy' is not declared in RTL/image_process.v(26)
HDL-5007 WARNING: 'out_frame_clken_imy' is not declared in RTL/image_process.v(30)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: 'out_frame_clken_imy' is not declared in RTL/image_process.v(26)
HDL-5007 WARNING: 'out_frame_clken_imy' is not declared in RTL/image_process.v(30)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: syntax error near '.' in RTL/test_camera.v(132)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: syntax error near '.' in RTL/test_camera.v(136)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: syntax error near '.' in RTL/test_camera.v(115)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: syntax error near '(' in RTL/test_camera.v(115)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/test_camera.v(14)
HDL-1007 : Verilog file 'RTL/test_camera.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near 'output' in RTL/image_process.v(13)
HDL-8007 ERROR: Verilog 2000 keyword 'output' used in incorrect context in RTL/image_process.v(13)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(108)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(109)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(111)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(112)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(111)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(112)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in RTL/test_camera.v(110)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in RTL/test_camera.v(111)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in RTL/test_camera.v(112)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
