-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MLP_sum_float_2u_unsigned_int_float_42 is
port (
    p_x_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    p_x_empty_n : IN STD_LOGIC;
    p_x_read : OUT STD_LOGIC;
    p_sum_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_sum_full_n : IN STD_LOGIC;
    p_sum_write : OUT STD_LOGIC;
    p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_n_empty_n : IN STD_LOGIC;
    p_n_read : OUT STD_LOGIC;
    p_mulIters_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_mulIters_empty_n : IN STD_LOGIC;
    p_mulIters_read : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of MLP_sum_float_2u_unsigned_int_float_42 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_start : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_done : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_continue : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_idle : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_n_read : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_read : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_l_numElem_cast_out_out_din : STD_LOGIC_VECTOR (29 downto 0);
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_l_numElem_cast_out_out_write : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_out_write : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_start : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_done : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_continue : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_idle : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_start_out : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_start_write : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_x_read : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_data_write : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_read : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_read : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_out_din : STD_LOGIC_VECTOR (29 downto 0);
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_out_write : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_out_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_ap_start : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_ap_done : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_ap_continue : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_ap_idle : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_ap_ready : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_start_out : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_start_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_l_data_read : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_l_pad_din : STD_LOGIC_VECTOR (31 downto 0);
    signal padding_float_4u_unsigned_int_46_U0_l_pad_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_read : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_p_mulIters_read : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_out_din : STD_LOGIC_VECTOR (29 downto 0);
    signal padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_out_write : STD_LOGIC;
    signal padding_float_4u_unsigned_int_46_U0_p_mulIters_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal padding_float_4u_unsigned_int_46_U0_p_mulIters_out_write : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_start : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_done : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_continue : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_idle : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_ready : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_l_pad_read : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_sum_din : STD_LOGIC_VECTOR (31 downto 0);
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_sum_write : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_l_numElem_cast_loc_read : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_mulIters_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal l_numElem_cast_loc_c_i_full_n : STD_LOGIC;
    signal l_numElem_cast_loc_c_i_dout : STD_LOGIC_VECTOR (29 downto 0);
    signal l_numElem_cast_loc_c_i_empty_n : STD_LOGIC;
    signal p_mulIters_c_i_full_n : STD_LOGIC;
    signal p_mulIters_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_mulIters_c_i_empty_n : STD_LOGIC;
    signal l_data_full_n : STD_LOGIC;
    signal l_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_data_empty_n : STD_LOGIC;
    signal l_numElem_cast_loc_c10_i_full_n : STD_LOGIC;
    signal l_numElem_cast_loc_c10_i_dout : STD_LOGIC_VECTOR (29 downto 0);
    signal l_numElem_cast_loc_c10_i_empty_n : STD_LOGIC;
    signal p_mulIters_c11_i_full_n : STD_LOGIC;
    signal p_mulIters_c11_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_mulIters_c11_i_empty_n : STD_LOGIC;
    signal l_pad_full_n : STD_LOGIC;
    signal l_pad_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal l_pad_empty_n : STD_LOGIC;
    signal l_numElem_cast_loc_c12_i_full_n : STD_LOGIC;
    signal l_numElem_cast_loc_c12_i_dout : STD_LOGIC_VECTOR (29 downto 0);
    signal l_numElem_cast_loc_c12_i_empty_n : STD_LOGIC;
    signal p_mulIters_c13_i_full_n : STD_LOGIC;
    signal p_mulIters_c13_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_mulIters_c13_i_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready : STD_LOGIC;
    signal p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_start_full_n : STD_LOGIC;
    signal sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_start_write : STD_LOGIC;
    signal start_for_padding_float_4u_unsigned_int_46_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_padding_float_4u_unsigned_int_46_U0_full_n : STD_LOGIC;
    signal start_for_padding_float_4u_unsigned_int_46_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_padding_float_4u_unsigned_int_46_U0_empty_n : STD_LOGIC;
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_full_n : STD_LOGIC;
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_empty_n : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_start_full_n : STD_LOGIC;
    signal p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_start_write : STD_LOGIC;

    component MLP_sum_float_2u_unsigned_int_float_42_Block_split2_proc60 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_n_empty_n : IN STD_LOGIC;
        p_n_read : OUT STD_LOGIC;
        p_mulIters_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_empty_n : IN STD_LOGIC;
        p_mulIters_read : OUT STD_LOGIC;
        l_numElem_cast_out_out_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        l_numElem_cast_out_out_full_n : IN STD_LOGIC;
        l_numElem_cast_out_out_write : OUT STD_LOGIC;
        p_mulIters_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_out_full_n : IN STD_LOGIC;
        p_mulIters_out_write : OUT STD_LOGIC );
    end component;


    component MLP_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_x_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        p_x_empty_n : IN STD_LOGIC;
        p_x_read : OUT STD_LOGIC;
        l_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        l_data_full_n : IN STD_LOGIC;
        l_data_write : OUT STD_LOGIC;
        l_numElem_cast_loc_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        l_numElem_cast_loc_empty_n : IN STD_LOGIC;
        l_numElem_cast_loc_read : OUT STD_LOGIC;
        p_mulIters_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_empty_n : IN STD_LOGIC;
        p_mulIters_read : OUT STD_LOGIC;
        l_numElem_cast_loc_out_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        l_numElem_cast_loc_out_full_n : IN STD_LOGIC;
        l_numElem_cast_loc_out_write : OUT STD_LOGIC;
        p_mulIters_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_out_full_n : IN STD_LOGIC;
        p_mulIters_out_write : OUT STD_LOGIC );
    end component;


    component MLP_padding_float_4u_unsigned_int_46 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        l_data_empty_n : IN STD_LOGIC;
        l_data_read : OUT STD_LOGIC;
        l_pad_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        l_pad_full_n : IN STD_LOGIC;
        l_pad_write : OUT STD_LOGIC;
        l_numElem_cast_loc_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        l_numElem_cast_loc_empty_n : IN STD_LOGIC;
        l_numElem_cast_loc_read : OUT STD_LOGIC;
        p_mulIters_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_empty_n : IN STD_LOGIC;
        p_mulIters_read : OUT STD_LOGIC;
        l_numElem_cast_loc_out_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        l_numElem_cast_loc_out_full_n : IN STD_LOGIC;
        l_numElem_cast_loc_out_write : OUT STD_LOGIC;
        p_mulIters_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_out_full_n : IN STD_LOGIC;
        p_mulIters_out_write : OUT STD_LOGIC );
    end component;


    component MLP_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        l_pad_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        l_pad_empty_n : IN STD_LOGIC;
        l_pad_read : OUT STD_LOGIC;
        p_sum_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_sum_full_n : IN STD_LOGIC;
        p_sum_write : OUT STD_LOGIC;
        l_numElem_cast_loc_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        l_numElem_cast_loc_empty_n : IN STD_LOGIC;
        l_numElem_cast_loc_read : OUT STD_LOGIC;
        p_mulIters_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_mulIters_empty_n : IN STD_LOGIC;
        p_mulIters_read : OUT STD_LOGIC );
    end component;


    component MLP_fifo_w30_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (29 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (29 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component MLP_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component MLP_start_for_padding_float_4u_unsigned_int_46_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component MLP_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0 : component MLP_sum_float_2u_unsigned_int_float_42_Block_split2_proc60
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_start,
        ap_done => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_done,
        ap_continue => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_continue,
        ap_idle => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_idle,
        ap_ready => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready,
        p_n_dout => p_n_dout,
        p_n_empty_n => p_n_empty_n,
        p_n_read => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_n_read,
        p_mulIters_dout => p_mulIters_dout,
        p_mulIters_empty_n => p_mulIters_empty_n,
        p_mulIters_read => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_read,
        l_numElem_cast_out_out_din => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_l_numElem_cast_out_out_din,
        l_numElem_cast_out_out_full_n => l_numElem_cast_loc_c_i_full_n,
        l_numElem_cast_out_out_write => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_l_numElem_cast_out_out_write,
        p_mulIters_out_din => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_out_din,
        p_mulIters_out_full_n => p_mulIters_c_i_full_n,
        p_mulIters_out_write => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_out_write);

    p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0 : component MLP_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_start,
        start_full_n => start_for_padding_float_4u_unsigned_int_46_U0_full_n,
        ap_done => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_done,
        ap_continue => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_continue,
        ap_idle => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_idle,
        ap_ready => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready,
        start_out => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_start_out,
        start_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_start_write,
        p_x_dout => p_x_dout,
        p_x_empty_n => p_x_empty_n,
        p_x_read => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_x_read,
        l_data_din => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_data_din,
        l_data_full_n => l_data_full_n,
        l_data_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_data_write,
        l_numElem_cast_loc_dout => l_numElem_cast_loc_c_i_dout,
        l_numElem_cast_loc_empty_n => l_numElem_cast_loc_c_i_empty_n,
        l_numElem_cast_loc_read => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_read,
        p_mulIters_dout => p_mulIters_c_i_dout,
        p_mulIters_empty_n => p_mulIters_c_i_empty_n,
        p_mulIters_read => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_read,
        l_numElem_cast_loc_out_din => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_out_din,
        l_numElem_cast_loc_out_full_n => l_numElem_cast_loc_c10_i_full_n,
        l_numElem_cast_loc_out_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_out_write,
        p_mulIters_out_din => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_out_din,
        p_mulIters_out_full_n => p_mulIters_c11_i_full_n,
        p_mulIters_out_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_out_write);

    padding_float_4u_unsigned_int_46_U0 : component MLP_padding_float_4u_unsigned_int_46
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => padding_float_4u_unsigned_int_46_U0_ap_start,
        start_full_n => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_full_n,
        ap_done => padding_float_4u_unsigned_int_46_U0_ap_done,
        ap_continue => padding_float_4u_unsigned_int_46_U0_ap_continue,
        ap_idle => padding_float_4u_unsigned_int_46_U0_ap_idle,
        ap_ready => padding_float_4u_unsigned_int_46_U0_ap_ready,
        start_out => padding_float_4u_unsigned_int_46_U0_start_out,
        start_write => padding_float_4u_unsigned_int_46_U0_start_write,
        l_data_dout => l_data_dout,
        l_data_empty_n => l_data_empty_n,
        l_data_read => padding_float_4u_unsigned_int_46_U0_l_data_read,
        l_pad_din => padding_float_4u_unsigned_int_46_U0_l_pad_din,
        l_pad_full_n => l_pad_full_n,
        l_pad_write => padding_float_4u_unsigned_int_46_U0_l_pad_write,
        l_numElem_cast_loc_dout => l_numElem_cast_loc_c10_i_dout,
        l_numElem_cast_loc_empty_n => l_numElem_cast_loc_c10_i_empty_n,
        l_numElem_cast_loc_read => padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_read,
        p_mulIters_dout => p_mulIters_c11_i_dout,
        p_mulIters_empty_n => p_mulIters_c11_i_empty_n,
        p_mulIters_read => padding_float_4u_unsigned_int_46_U0_p_mulIters_read,
        l_numElem_cast_loc_out_din => padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_out_din,
        l_numElem_cast_loc_out_full_n => l_numElem_cast_loc_c12_i_full_n,
        l_numElem_cast_loc_out_write => padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_out_write,
        p_mulIters_out_din => padding_float_4u_unsigned_int_46_U0_p_mulIters_out_din,
        p_mulIters_out_full_n => p_mulIters_c13_i_full_n,
        p_mulIters_out_write => padding_float_4u_unsigned_int_46_U0_p_mulIters_out_write);

    p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0 : component MLP_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_start,
        ap_done => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_done,
        ap_continue => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_continue,
        ap_idle => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_idle,
        ap_ready => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_ready,
        l_pad_dout => l_pad_dout,
        l_pad_empty_n => l_pad_empty_n,
        l_pad_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_l_pad_read,
        p_sum_din => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_sum_din,
        p_sum_full_n => p_sum_full_n,
        p_sum_write => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_sum_write,
        l_numElem_cast_loc_dout => l_numElem_cast_loc_c12_i_dout,
        l_numElem_cast_loc_empty_n => l_numElem_cast_loc_c12_i_empty_n,
        l_numElem_cast_loc_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_l_numElem_cast_loc_read,
        p_mulIters_dout => p_mulIters_c13_i_dout,
        p_mulIters_empty_n => p_mulIters_c13_i_empty_n,
        p_mulIters_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_mulIters_read);

    l_numElem_cast_loc_c_i_U : component MLP_fifo_w30_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_l_numElem_cast_out_out_din,
        if_full_n => l_numElem_cast_loc_c_i_full_n,
        if_write => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_l_numElem_cast_out_out_write,
        if_dout => l_numElem_cast_loc_c_i_dout,
        if_empty_n => l_numElem_cast_loc_c_i_empty_n,
        if_read => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_read);

    p_mulIters_c_i_U : component MLP_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_out_din,
        if_full_n => p_mulIters_c_i_full_n,
        if_write => sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_out_write,
        if_dout => p_mulIters_c_i_dout,
        if_empty_n => p_mulIters_c_i_empty_n,
        if_read => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_read);

    l_data_U : component MLP_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_data_din,
        if_full_n => l_data_full_n,
        if_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_data_write,
        if_dout => l_data_dout,
        if_empty_n => l_data_empty_n,
        if_read => padding_float_4u_unsigned_int_46_U0_l_data_read);

    l_numElem_cast_loc_c10_i_U : component MLP_fifo_w30_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_out_din,
        if_full_n => l_numElem_cast_loc_c10_i_full_n,
        if_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_l_numElem_cast_loc_out_write,
        if_dout => l_numElem_cast_loc_c10_i_dout,
        if_empty_n => l_numElem_cast_loc_c10_i_empty_n,
        if_read => padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_read);

    p_mulIters_c11_i_U : component MLP_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_out_din,
        if_full_n => p_mulIters_c11_i_full_n,
        if_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_mulIters_out_write,
        if_dout => p_mulIters_c11_i_dout,
        if_empty_n => p_mulIters_c11_i_empty_n,
        if_read => padding_float_4u_unsigned_int_46_U0_p_mulIters_read);

    l_pad_U : component MLP_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => padding_float_4u_unsigned_int_46_U0_l_pad_din,
        if_full_n => l_pad_full_n,
        if_write => padding_float_4u_unsigned_int_46_U0_l_pad_write,
        if_dout => l_pad_dout,
        if_empty_n => l_pad_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_l_pad_read);

    l_numElem_cast_loc_c12_i_U : component MLP_fifo_w30_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_out_din,
        if_full_n => l_numElem_cast_loc_c12_i_full_n,
        if_write => padding_float_4u_unsigned_int_46_U0_l_numElem_cast_loc_out_write,
        if_dout => l_numElem_cast_loc_c12_i_dout,
        if_empty_n => l_numElem_cast_loc_c12_i_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_l_numElem_cast_loc_read);

    p_mulIters_c13_i_U : component MLP_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => padding_float_4u_unsigned_int_46_U0_p_mulIters_out_din,
        if_full_n => p_mulIters_c13_i_full_n,
        if_write => padding_float_4u_unsigned_int_46_U0_p_mulIters_out_write,
        if_dout => p_mulIters_c13_i_dout,
        if_empty_n => p_mulIters_c13_i_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_mulIters_read);

    start_for_padding_float_4u_unsigned_int_46_U0_U : component MLP_start_for_padding_float_4u_unsigned_int_46_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_padding_float_4u_unsigned_int_46_U0_din,
        if_full_n => start_for_padding_float_4u_unsigned_int_46_U0_full_n,
        if_write => p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_start_write,
        if_dout => start_for_padding_float_4u_unsigned_int_46_U0_dout,
        if_empty_n => start_for_padding_float_4u_unsigned_int_46_U0_empty_n,
        if_read => padding_float_4u_unsigned_int_46_U0_ap_ready);

    start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_U : component MLP_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_din,
        if_full_n => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_full_n,
        if_write => padding_float_4u_unsigned_int_46_U0_start_write,
        if_dout => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_dout,
        if_empty_n => start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_empty_n,
        if_read => p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_ready);





    ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready <= ap_sync_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready <= ap_sync_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_count <= std_logic_vector(unsigned(p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_count <= std_logic_vector(unsigned(p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_count <= std_logic_vector(unsigned(sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_count <= std_logic_vector(unsigned(sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    ap_done <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_done;
    ap_idle <= (sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_idle and padding_float_4u_unsigned_int_46_U0_ap_idle and p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_idle and p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_done;
    ap_sync_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready <= (p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready or ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready);
    ap_sync_ready <= (ap_sync_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready and ap_sync_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready);
    ap_sync_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready <= (sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready or ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready);
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_continue <= ap_continue;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_ap_start <= start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_empty_n;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_start_full_n <= ap_const_logic_1;
    p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_start_write <= ap_const_logic_0;
    p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_continue <= ap_const_logic_1;
    p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_start <= ((ap_sync_reg_p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_ap_ready xor ap_const_logic_1) and ap_start);
    p_mulIters_read <= sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_mulIters_read;
    p_n_read <= sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_p_n_read;
    p_sum_din <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_sum_din;
    p_sum_write <= p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_p_sum_write;
    p_x_read <= p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_45_U0_p_x_read;
    padding_float_4u_unsigned_int_46_U0_ap_continue <= ap_const_logic_1;
    padding_float_4u_unsigned_int_46_U0_ap_start <= start_for_padding_float_4u_unsigned_int_46_U0_empty_n;
    start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_47_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_padding_float_4u_unsigned_int_46_U0_din <= (0=>ap_const_logic_1, others=>'-');
    sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_continue <= ap_const_logic_1;
    sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_start <= ((ap_sync_reg_sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_ap_ready xor ap_const_logic_1) and ap_start);
    sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_start_full_n <= ap_const_logic_1;
    sum_float_2u_unsigned_int_float_42_Block_split2_proc60_U0_start_write <= ap_const_logic_0;
end behav;
