19:16:38 INFO  : Registering command handlers for SDK TCF services
19:16:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\Lab05\hw\project_8\project_8.sdk\temp_xsdb_launch_script.tcl
19:16:41 INFO  : XSCT server has started successfully.
19:16:41 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper.hdf.
19:16:41 INFO  : Successfully done setting XSCT server connection channel  
19:16:41 INFO  : Successfully done setting SDK workspace  
19:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:32 INFO  : 'jtag frequency' command is executed.
19:26:32 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:26:35 INFO  : Context for 'APU' is selected.
19:26:35 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:35 INFO  : Context for 'APU' is selected.
19:26:35 INFO  : 'stop' command is executed.
19:26:36 INFO  : 'ps7_init' command is executed.
19:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:36 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:37 INFO  : 'con' command is executed.
19:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:26:37 INFO  : Disconnected from the channel tcfchan#1.
19:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:47 INFO  : 'jtag frequency' command is executed.
19:26:47 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:26:50 INFO  : Context for 'APU' is selected.
19:26:52 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:52 INFO  : Context for 'APU' is selected.
19:26:52 INFO  : 'stop' command is executed.
19:26:52 INFO  : 'ps7_init' command is executed.
19:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:53 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:53 INFO  : 'con' command is executed.
19:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:26:53 INFO  : Disconnected from the channel tcfchan#2.
19:41:42 INFO  : Registering command handlers for SDK TCF services
19:41:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\Lab05\hw\project_8\project_8.sdk\temp_xsdb_launch_script.tcl
19:41:45 INFO  : XSCT server has started successfully.
19:41:46 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper.hdf.
19:41:46 INFO  : Successfully done setting XSCT server connection channel  
19:41:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:41:46 INFO  : Successfully done setting SDK workspace  
19:41:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543578088621,  Project:1543576583332
19:41:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper.hdf.
19:41:49 INFO  : Copied contents of C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:41:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:41:56 INFO  : 
19:41:57 INFO  : Updating hardware inferred compiler options for hash.
19:42:11 INFO  : Clearing existing target manager status.
19:43:09 INFO  : Registering command handlers for SDK TCF services
19:43:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\Lab05\hw\project_8\project_8.sdk\temp_xsdb_launch_script.tcl
19:43:13 INFO  : XSCT server has started successfully.
19:43:13 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper.hdf.
19:43:13 INFO  : Successfully done setting XSCT server connection channel  
19:43:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:43:13 INFO  : Successfully done setting SDK workspace  
19:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:26 INFO  : 'jtag frequency' command is executed.
19:55:26 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:55:28 INFO  : Context for 'APU' is selected.
19:55:28 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:55:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:28 INFO  : Context for 'APU' is selected.
19:55:29 INFO  : 'stop' command is executed.
19:55:29 INFO  : 'ps7_init' command is executed.
19:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:30 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:30 INFO  : 'con' command is executed.
19:55:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:55:30 INFO  : Disconnected from the channel tcfchan#1.
19:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:59 INFO  : 'jtag frequency' command is executed.
19:55:59 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:56:01 INFO  : Context for 'APU' is selected.
19:56:04 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:04 INFO  : Context for 'APU' is selected.
19:56:04 INFO  : 'stop' command is executed.
19:56:05 INFO  : 'ps7_init' command is executed.
19:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:05 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:05 INFO  : 'con' command is executed.
19:56:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:05 INFO  : Disconnected from the channel tcfchan#2.
19:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:20 INFO  : 'jtag frequency' command is executed.
19:56:20 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:56:23 INFO  : Context for 'APU' is selected.
19:56:25 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:25 INFO  : Context for 'APU' is selected.
19:56:25 INFO  : 'stop' command is executed.
19:56:26 INFO  : 'ps7_init' command is executed.
19:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:26 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:26 INFO  : 'con' command is executed.
19:56:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:26 INFO  : Disconnected from the channel tcfchan#3.
19:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:07 INFO  : 'jtag frequency' command is executed.
19:57:07 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:57:10 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:12 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : 'stop' command is executed.
19:57:12 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
19:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:43 INFO  : 'jtag frequency' command is executed.
19:57:43 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:57:45 INFO  : Context for 'APU' is selected.
19:57:45 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:45 INFO  : Context for 'APU' is selected.
19:57:45 INFO  : 'stop' command is executed.
19:57:46 INFO  : 'ps7_init' command is executed.
19:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:46 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:46 INFO  : 'con' command is executed.
19:57:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:57:46 INFO  : Disconnected from the channel tcfchan#4.
19:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:07 INFO  : 'jtag frequency' command is executed.
19:58:07 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:58:10 INFO  : Context for 'APU' is selected.
19:58:13 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:13 INFO  : Context for 'APU' is selected.
19:58:13 INFO  : 'stop' command is executed.
19:58:13 INFO  : 'ps7_init' command is executed.
19:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:14 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:14 INFO  : 'con' command is executed.
19:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:14 INFO  : Disconnected from the channel tcfchan#5.
19:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:40 INFO  : 'jtag frequency' command is executed.
19:58:40 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:58:43 INFO  : Context for 'APU' is selected.
19:58:45 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:45 INFO  : Context for 'APU' is selected.
19:58:45 INFO  : 'stop' command is executed.
19:58:46 INFO  : 'ps7_init' command is executed.
19:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:46 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:46 INFO  : 'con' command is executed.
19:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:46 INFO  : Disconnected from the channel tcfchan#6.
19:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:05 INFO  : 'jtag frequency' command is executed.
19:59:05 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:59:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
19:59:08 INFO  : Context for 'APU' is selected.
19:59:10 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:10 INFO  : Context for 'APU' is selected.
19:59:10 INFO  : 'stop' command is executed.
19:59:11 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
19:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:25 INFO  : 'jtag frequency' command is executed.
19:59:25 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:59:30 ERROR : fpga configuration failed. DONE PIN is not HIGH
19:59:30 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
19:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

20:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:29 INFO  : 'jtag frequency' command is executed.
20:00:29 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:00:31 INFO  : Context for 'APU' is selected.
20:00:31 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:31 INFO  : Context for 'APU' is selected.
20:00:32 INFO  : 'stop' command is executed.
20:00:32 INFO  : 'ps7_init' command is executed.
20:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:32 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:33 INFO  : 'con' command is executed.
20:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:00:33 INFO  : Disconnected from the channel tcfchan#7.
20:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:58 INFO  : 'jtag frequency' command is executed.
20:00:58 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:01:01 INFO  : Context for 'APU' is selected.
20:01:03 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:03 INFO  : Context for 'APU' is selected.
20:01:03 INFO  : 'stop' command is executed.
20:01:04 INFO  : 'ps7_init' command is executed.
20:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:04 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:04 INFO  : 'con' command is executed.
20:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:04 INFO  : Disconnected from the channel tcfchan#8.
20:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:20 INFO  : 'jtag frequency' command is executed.
20:01:20 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:01:22 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:25 INFO  : Context for 'APU' is selected.
20:01:25 INFO  : 'stop' command is executed.
20:01:26 INFO  : 'ps7_init' command is executed.
20:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:26 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:26 INFO  : 'con' command is executed.
20:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:26 INFO  : Disconnected from the channel tcfchan#9.
20:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:48 INFO  : 'jtag frequency' command is executed.
20:01:48 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:01:50 INFO  : Context for 'APU' is selected.
20:01:53 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:53 INFO  : Context for 'APU' is selected.
20:01:53 INFO  : 'stop' command is executed.
20:01:53 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:04 INFO  : 'jtag frequency' command is executed.
20:03:04 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:03:06 INFO  : Context for 'APU' is selected.
20:03:06 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:06 INFO  : Context for 'APU' is selected.
20:03:07 INFO  : 'stop' command is executed.
20:03:07 INFO  : 'ps7_init' command is executed.
20:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:08 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:08 INFO  : 'con' command is executed.
20:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:08 INFO  : Disconnected from the channel tcfchan#10.
20:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:52 INFO  : 'jtag frequency' command is executed.
20:03:52 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:03:54 INFO  : Context for 'APU' is selected.
20:03:57 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:57 INFO  : Context for 'APU' is selected.
20:03:57 INFO  : 'stop' command is executed.
20:03:58 INFO  : 'ps7_init' command is executed.
20:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:58 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:58 INFO  : 'con' command is executed.
20:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:58 INFO  : Disconnected from the channel tcfchan#11.
20:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:39 INFO  : 'jtag frequency' command is executed.
20:04:39 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:04:42 INFO  : Context for 'APU' is selected.
20:04:44 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:44 INFO  : Context for 'APU' is selected.
20:04:44 INFO  : 'stop' command is executed.
20:04:45 INFO  : 'ps7_init' command is executed.
20:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:45 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:45 INFO  : 'con' command is executed.
20:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:45 INFO  : Disconnected from the channel tcfchan#12.
20:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:58 INFO  : 'jtag frequency' command is executed.
20:04:58 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:05:01 INFO  : Context for 'APU' is selected.
20:05:03 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:03 INFO  : Context for 'APU' is selected.
20:05:03 INFO  : 'stop' command is executed.
20:05:03 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:36 INFO  : 'jtag frequency' command is executed.
20:06:36 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:06:39 INFO  : Context for 'APU' is selected.
20:06:39 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:39 INFO  : Context for 'APU' is selected.
20:06:39 INFO  : 'stop' command is executed.
20:06:39 INFO  : 'ps7_init' command is executed.
20:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:40 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:40 INFO  : 'con' command is executed.
20:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:40 INFO  : Disconnected from the channel tcfchan#13.
20:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:04 INFO  : 'jtag frequency' command is executed.
20:07:04 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit"
20:07:06 INFO  : Context for 'APU' is selected.
20:07:09 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:09 INFO  : Context for 'APU' is selected.
20:07:09 INFO  : 'stop' command is executed.
20:07:09 INFO  : 'ps7_init' command is executed.
20:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:10 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.sdk/hw/Debug/hw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:10 INFO  : 'con' command is executed.
20:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:07:10 INFO  : Disconnected from the channel tcfchan#14.
