{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692920171757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692920171758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 17:36:11 2023 " "Processing started: Thu Aug 24 17:36:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692920171758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692920171758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countdownNbits -c countdownNbits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off countdownNbits -c countdownNbits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692920171759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692920172638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692920172638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdownnbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdownnbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdownNbits " "Found entity 1: countdownNbits" {  } { { "countdownNbits.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692920191481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692920191481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdownnbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdownnbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdownNbits_tb " "Found entity 1: countdownNbits_tb" {  } { { "countdownNbits_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692920191485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692920191485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdownnbits7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdownnbits7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdownNbits7seg " "Found entity 1: countdownNbits7seg" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692920191488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692920191488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdownnbits7seg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdownnbits7seg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdownNbits7seg_tb " "Found entity 1: countdownNbits7seg_tb" {  } { { "countdownNbits7seg_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692920191491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692920191491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdownNbits7seg " "Elaborating entity \"countdownNbits7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692920191553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdownNbits7seg.sv(11) " "Verilog HDL assignment warning at countdownNbits7seg.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1692920191557 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(38) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(38): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191560 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(39) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(39): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191560 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(40) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(40): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191561 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(41) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(41): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191561 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(43) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(43): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191561 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(44) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(44): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 44 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191561 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(45) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(45): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 45 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191561 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(46) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(46): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191562 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(47) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(47): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191562 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(48) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(48): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191562 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(49) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(49): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191563 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(50) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(50): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191563 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(51) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(51): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191563 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(52) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(52): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191563 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(54) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(54): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191564 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(55) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(55): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191564 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(56) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(56): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191564 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(57) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(57): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 57 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191564 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(58) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(58): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191564 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(59) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(59): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191565 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(60) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(60): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191565 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(61) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(61): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191565 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(62) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(62): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191565 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(63) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(63): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191565 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(65) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(65): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191566 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(66) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(66): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191566 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(67) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(67): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191566 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(68) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(68): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191566 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(69) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(69): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191566 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(70) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(70): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191567 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(71) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(71): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 71 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191567 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(72) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(72): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191567 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(73) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(73): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 73 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191567 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(74) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(74): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191568 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(76) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(76): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191568 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(77) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(77): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191568 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(78) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(78): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 78 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191568 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(79) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(79): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191568 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(80) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(80): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 80 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191568 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(81) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(81): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191569 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(82) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(82): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191569 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(83) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(83): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 83 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191569 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(84) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(84): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191569 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(85) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(85): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191570 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(87) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(87): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 87 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191570 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(88) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(88): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191570 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(89) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(89): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 89 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191570 "|countdownNbits7seg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "countdownNbits7seg.sv(90) " "Verilog HDL Case Statement warning at countdownNbits7seg.sv(90): case item expression never matches the case expression" {  } { { "countdownNbits7seg.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab2/Exp3/countdownNbits7seg.sv" 90 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1692920191570 "|countdownNbits7seg"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692920191884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 17:36:31 2023 " "Processing ended: Thu Aug 24 17:36:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692920191884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692920191884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692920191884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692920191884 ""}
