--
-- VHDL Test Bench CAD_lib.lab9_register_decoder_tb.lab9_register_decoder_tester
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 00:50:09 04/10/2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


ENTITY lab9_register_decoder_tb IS
   GENERIC (
      InBits : NATURAL RANGE 2 TO 6 := 5
   );
END lab9_register_decoder_tb;


LIBRARY CAD_lib;
USE CAD_lib.ALL;


ARCHITECTURE rtl OF lab9_register_decoder_tb IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL sel    : std_ulogic_vector(InBits-1 DOWNTO 0);
   SIGNAL OneHot : std_ulogic_vector((2**InBits - 1) DOWNTO 0);
   SIGNAL enable : std_ulogic;


   -- Component declarations
   COMPONENT lab9_register_decoder
      GENERIC (
         InBits : NATURAL RANGE 2 TO 6 := 5
      );
      PORT (
         sel    : IN     std_ulogic_vector(InBits-1 DOWNTO 0);
         OneHot : OUT    std_ulogic_vector((2**InBits - 1) DOWNTO 0);
         enable : IN     std_ulogic
      );
   END COMPONENT;

   -- embedded configurations
   -- pragma synthesis_off
   FOR U_0 : lab9_register_decoder USE ENTITY CAD_lib.lab9_register_decoder;
   -- pragma synthesis_on

BEGIN

         U_0 : lab9_register_decoder
            GENERIC MAP (
               InBits => InBits
            )
            PORT MAP (
               sel    => sel,
               OneHot => OneHot,
               enable => enable
            );

process 
begin
  enable<='1';
  sel<="00000"; wait for 100ns;
   sel<="10000"; wait for 100ns;
    sel<="11111"; wait for 100ns;
     sel<="XXXXX"; wait for 100ns;
  wait;
  
  
  
  
end process;
END rtl;