// Seed: 3196343046
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  parameter id_3 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout supply0 id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout reg id_8;
  inout supply0 id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_8 = -1;
  wire id_14;
  ;
  initial if (1) $clog2(37);
  ;
  logic id_15 = -1;
  logic id_16;
  assign id_7 = -1;
  logic id_17;
  module_0 modCall_1 (
      id_4,
      id_12
  );
  wire ["" : |  1] id_18;
  id_19(
      -1, id_15 - -1, id_16
  );
  wire id_20;
endmodule
