
Rear.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d1c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08009eec  08009eec  00019eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a034  0800a034  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800a034  0800a034  0001a034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a03c  0800a03c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a03c  0800a03c  0001a03c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a040  0800a040  0001a040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800a044  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  20000080  0800a0c4  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  0800a0c4  000204b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000164ec  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b40  00000000  00000000  0003659c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  000390e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001350  00000000  00000000  0003a530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000244d7  00000000  00000000  0003b880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001750e  00000000  00000000  0005fd57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d981b  00000000  00000000  00077265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00150a80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006014  00000000  00000000  00150ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009ed4 	.word	0x08009ed4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08009ed4 	.word	0x08009ed4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_uldivmod>:
 8000aec:	b953      	cbnz	r3, 8000b04 <__aeabi_uldivmod+0x18>
 8000aee:	b94a      	cbnz	r2, 8000b04 <__aeabi_uldivmod+0x18>
 8000af0:	2900      	cmp	r1, #0
 8000af2:	bf08      	it	eq
 8000af4:	2800      	cmpeq	r0, #0
 8000af6:	bf1c      	itt	ne
 8000af8:	f04f 31ff 	movne.w	r1, #4294967295
 8000afc:	f04f 30ff 	movne.w	r0, #4294967295
 8000b00:	f000 b974 	b.w	8000dec <__aeabi_idiv0>
 8000b04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b0c:	f000 f806 	bl	8000b1c <__udivmoddi4>
 8000b10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b18:	b004      	add	sp, #16
 8000b1a:	4770      	bx	lr

08000b1c <__udivmoddi4>:
 8000b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b20:	9d08      	ldr	r5, [sp, #32]
 8000b22:	4604      	mov	r4, r0
 8000b24:	468e      	mov	lr, r1
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d14d      	bne.n	8000bc6 <__udivmoddi4+0xaa>
 8000b2a:	428a      	cmp	r2, r1
 8000b2c:	4694      	mov	ip, r2
 8000b2e:	d969      	bls.n	8000c04 <__udivmoddi4+0xe8>
 8000b30:	fab2 f282 	clz	r2, r2
 8000b34:	b152      	cbz	r2, 8000b4c <__udivmoddi4+0x30>
 8000b36:	fa01 f302 	lsl.w	r3, r1, r2
 8000b3a:	f1c2 0120 	rsb	r1, r2, #32
 8000b3e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b42:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b46:	ea41 0e03 	orr.w	lr, r1, r3
 8000b4a:	4094      	lsls	r4, r2
 8000b4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b50:	0c21      	lsrs	r1, r4, #16
 8000b52:	fbbe f6f8 	udiv	r6, lr, r8
 8000b56:	fa1f f78c 	uxth.w	r7, ip
 8000b5a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b5e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b62:	fb06 f107 	mul.w	r1, r6, r7
 8000b66:	4299      	cmp	r1, r3
 8000b68:	d90a      	bls.n	8000b80 <__udivmoddi4+0x64>
 8000b6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b72:	f080 811f 	bcs.w	8000db4 <__udivmoddi4+0x298>
 8000b76:	4299      	cmp	r1, r3
 8000b78:	f240 811c 	bls.w	8000db4 <__udivmoddi4+0x298>
 8000b7c:	3e02      	subs	r6, #2
 8000b7e:	4463      	add	r3, ip
 8000b80:	1a5b      	subs	r3, r3, r1
 8000b82:	b2a4      	uxth	r4, r4
 8000b84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b88:	fb08 3310 	mls	r3, r8, r0, r3
 8000b8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b90:	fb00 f707 	mul.w	r7, r0, r7
 8000b94:	42a7      	cmp	r7, r4
 8000b96:	d90a      	bls.n	8000bae <__udivmoddi4+0x92>
 8000b98:	eb1c 0404 	adds.w	r4, ip, r4
 8000b9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ba0:	f080 810a 	bcs.w	8000db8 <__udivmoddi4+0x29c>
 8000ba4:	42a7      	cmp	r7, r4
 8000ba6:	f240 8107 	bls.w	8000db8 <__udivmoddi4+0x29c>
 8000baa:	4464      	add	r4, ip
 8000bac:	3802      	subs	r0, #2
 8000bae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bb2:	1be4      	subs	r4, r4, r7
 8000bb4:	2600      	movs	r6, #0
 8000bb6:	b11d      	cbz	r5, 8000bc0 <__udivmoddi4+0xa4>
 8000bb8:	40d4      	lsrs	r4, r2
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000bc0:	4631      	mov	r1, r6
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d909      	bls.n	8000bde <__udivmoddi4+0xc2>
 8000bca:	2d00      	cmp	r5, #0
 8000bcc:	f000 80ef 	beq.w	8000dae <__udivmoddi4+0x292>
 8000bd0:	2600      	movs	r6, #0
 8000bd2:	e9c5 0100 	strd	r0, r1, [r5]
 8000bd6:	4630      	mov	r0, r6
 8000bd8:	4631      	mov	r1, r6
 8000bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bde:	fab3 f683 	clz	r6, r3
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	d14a      	bne.n	8000c7c <__udivmoddi4+0x160>
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d302      	bcc.n	8000bf0 <__udivmoddi4+0xd4>
 8000bea:	4282      	cmp	r2, r0
 8000bec:	f200 80f9 	bhi.w	8000de2 <__udivmoddi4+0x2c6>
 8000bf0:	1a84      	subs	r4, r0, r2
 8000bf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	469e      	mov	lr, r3
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	d0e0      	beq.n	8000bc0 <__udivmoddi4+0xa4>
 8000bfe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c02:	e7dd      	b.n	8000bc0 <__udivmoddi4+0xa4>
 8000c04:	b902      	cbnz	r2, 8000c08 <__udivmoddi4+0xec>
 8000c06:	deff      	udf	#255	; 0xff
 8000c08:	fab2 f282 	clz	r2, r2
 8000c0c:	2a00      	cmp	r2, #0
 8000c0e:	f040 8092 	bne.w	8000d36 <__udivmoddi4+0x21a>
 8000c12:	eba1 010c 	sub.w	r1, r1, ip
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f fe8c 	uxth.w	lr, ip
 8000c1e:	2601      	movs	r6, #1
 8000c20:	0c20      	lsrs	r0, r4, #16
 8000c22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c26:	fb07 1113 	mls	r1, r7, r3, r1
 8000c2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c2e:	fb0e f003 	mul.w	r0, lr, r3
 8000c32:	4288      	cmp	r0, r1
 8000c34:	d908      	bls.n	8000c48 <__udivmoddi4+0x12c>
 8000c36:	eb1c 0101 	adds.w	r1, ip, r1
 8000c3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x12a>
 8000c40:	4288      	cmp	r0, r1
 8000c42:	f200 80cb 	bhi.w	8000ddc <__udivmoddi4+0x2c0>
 8000c46:	4643      	mov	r3, r8
 8000c48:	1a09      	subs	r1, r1, r0
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c50:	fb07 1110 	mls	r1, r7, r0, r1
 8000c54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c58:	fb0e fe00 	mul.w	lr, lr, r0
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d908      	bls.n	8000c72 <__udivmoddi4+0x156>
 8000c60:	eb1c 0404 	adds.w	r4, ip, r4
 8000c64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c68:	d202      	bcs.n	8000c70 <__udivmoddi4+0x154>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f200 80bb 	bhi.w	8000de6 <__udivmoddi4+0x2ca>
 8000c70:	4608      	mov	r0, r1
 8000c72:	eba4 040e 	sub.w	r4, r4, lr
 8000c76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c7a:	e79c      	b.n	8000bb6 <__udivmoddi4+0x9a>
 8000c7c:	f1c6 0720 	rsb	r7, r6, #32
 8000c80:	40b3      	lsls	r3, r6
 8000c82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c92:	431c      	orrs	r4, r3
 8000c94:	40f9      	lsrs	r1, r7
 8000c96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ca2:	0c20      	lsrs	r0, r4, #16
 8000ca4:	fa1f fe8c 	uxth.w	lr, ip
 8000ca8:	fb09 1118 	mls	r1, r9, r8, r1
 8000cac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cb0:	fb08 f00e 	mul.w	r0, r8, lr
 8000cb4:	4288      	cmp	r0, r1
 8000cb6:	fa02 f206 	lsl.w	r2, r2, r6
 8000cba:	d90b      	bls.n	8000cd4 <__udivmoddi4+0x1b8>
 8000cbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cc4:	f080 8088 	bcs.w	8000dd8 <__udivmoddi4+0x2bc>
 8000cc8:	4288      	cmp	r0, r1
 8000cca:	f240 8085 	bls.w	8000dd8 <__udivmoddi4+0x2bc>
 8000cce:	f1a8 0802 	sub.w	r8, r8, #2
 8000cd2:	4461      	add	r1, ip
 8000cd4:	1a09      	subs	r1, r1, r0
 8000cd6:	b2a4      	uxth	r4, r4
 8000cd8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cdc:	fb09 1110 	mls	r1, r9, r0, r1
 8000ce0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ce4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ce8:	458e      	cmp	lr, r1
 8000cea:	d908      	bls.n	8000cfe <__udivmoddi4+0x1e2>
 8000cec:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cf4:	d26c      	bcs.n	8000dd0 <__udivmoddi4+0x2b4>
 8000cf6:	458e      	cmp	lr, r1
 8000cf8:	d96a      	bls.n	8000dd0 <__udivmoddi4+0x2b4>
 8000cfa:	3802      	subs	r0, #2
 8000cfc:	4461      	add	r1, ip
 8000cfe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d02:	fba0 9402 	umull	r9, r4, r0, r2
 8000d06:	eba1 010e 	sub.w	r1, r1, lr
 8000d0a:	42a1      	cmp	r1, r4
 8000d0c:	46c8      	mov	r8, r9
 8000d0e:	46a6      	mov	lr, r4
 8000d10:	d356      	bcc.n	8000dc0 <__udivmoddi4+0x2a4>
 8000d12:	d053      	beq.n	8000dbc <__udivmoddi4+0x2a0>
 8000d14:	b15d      	cbz	r5, 8000d2e <__udivmoddi4+0x212>
 8000d16:	ebb3 0208 	subs.w	r2, r3, r8
 8000d1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d22:	fa22 f306 	lsr.w	r3, r2, r6
 8000d26:	40f1      	lsrs	r1, r6
 8000d28:	431f      	orrs	r7, r3
 8000d2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d2e:	2600      	movs	r6, #0
 8000d30:	4631      	mov	r1, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	f1c2 0320 	rsb	r3, r2, #32
 8000d3a:	40d8      	lsrs	r0, r3
 8000d3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d40:	fa21 f303 	lsr.w	r3, r1, r3
 8000d44:	4091      	lsls	r1, r2
 8000d46:	4301      	orrs	r1, r0
 8000d48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4c:	fa1f fe8c 	uxth.w	lr, ip
 8000d50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d54:	fb07 3610 	mls	r6, r7, r0, r3
 8000d58:	0c0b      	lsrs	r3, r1, #16
 8000d5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d62:	429e      	cmp	r6, r3
 8000d64:	fa04 f402 	lsl.w	r4, r4, r2
 8000d68:	d908      	bls.n	8000d7c <__udivmoddi4+0x260>
 8000d6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d72:	d22f      	bcs.n	8000dd4 <__udivmoddi4+0x2b8>
 8000d74:	429e      	cmp	r6, r3
 8000d76:	d92d      	bls.n	8000dd4 <__udivmoddi4+0x2b8>
 8000d78:	3802      	subs	r0, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	1b9b      	subs	r3, r3, r6
 8000d7e:	b289      	uxth	r1, r1
 8000d80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d84:	fb07 3316 	mls	r3, r7, r6, r3
 8000d88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d90:	428b      	cmp	r3, r1
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x28a>
 8000d94:	eb1c 0101 	adds.w	r1, ip, r1
 8000d98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d9c:	d216      	bcs.n	8000dcc <__udivmoddi4+0x2b0>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d914      	bls.n	8000dcc <__udivmoddi4+0x2b0>
 8000da2:	3e02      	subs	r6, #2
 8000da4:	4461      	add	r1, ip
 8000da6:	1ac9      	subs	r1, r1, r3
 8000da8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000dac:	e738      	b.n	8000c20 <__udivmoddi4+0x104>
 8000dae:	462e      	mov	r6, r5
 8000db0:	4628      	mov	r0, r5
 8000db2:	e705      	b.n	8000bc0 <__udivmoddi4+0xa4>
 8000db4:	4606      	mov	r6, r0
 8000db6:	e6e3      	b.n	8000b80 <__udivmoddi4+0x64>
 8000db8:	4618      	mov	r0, r3
 8000dba:	e6f8      	b.n	8000bae <__udivmoddi4+0x92>
 8000dbc:	454b      	cmp	r3, r9
 8000dbe:	d2a9      	bcs.n	8000d14 <__udivmoddi4+0x1f8>
 8000dc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000dc4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000dc8:	3801      	subs	r0, #1
 8000dca:	e7a3      	b.n	8000d14 <__udivmoddi4+0x1f8>
 8000dcc:	4646      	mov	r6, r8
 8000dce:	e7ea      	b.n	8000da6 <__udivmoddi4+0x28a>
 8000dd0:	4620      	mov	r0, r4
 8000dd2:	e794      	b.n	8000cfe <__udivmoddi4+0x1e2>
 8000dd4:	4640      	mov	r0, r8
 8000dd6:	e7d1      	b.n	8000d7c <__udivmoddi4+0x260>
 8000dd8:	46d0      	mov	r8, sl
 8000dda:	e77b      	b.n	8000cd4 <__udivmoddi4+0x1b8>
 8000ddc:	3b02      	subs	r3, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	e732      	b.n	8000c48 <__udivmoddi4+0x12c>
 8000de2:	4630      	mov	r0, r6
 8000de4:	e709      	b.n	8000bfa <__udivmoddi4+0xde>
 8000de6:	4464      	add	r4, ip
 8000de8:	3802      	subs	r0, #2
 8000dea:	e742      	b.n	8000c72 <__udivmoddi4+0x156>

08000dec <__aeabi_idiv0>:
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop

08000df0 <_write>:
};

union Speedtype speed0;
union Speedtype speed1;

int _write(int file, char* p, int len) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, p, len, 16);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	2310      	movs	r3, #16
 8000e02:	68b9      	ldr	r1, [r7, #8]
 8000e04:	4803      	ldr	r0, [pc, #12]	; (8000e14 <_write+0x24>)
 8000e06:	f007 fac6 	bl	8008396 <HAL_UART_Transmit>
	return len;
 8000e0a:	687b      	ldr	r3, [r7, #4]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200002c8 	.word	0x200002c8

08000e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e1c:	f001 fce6 	bl	80027ec <HAL_Init>

  /* USER CODE BEGIN Init */
  dis = calloc(nof, 16 * nof);
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <main+0x84>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	461a      	mov	r2, r3
 8000e26:	4b1d      	ldr	r3, [pc, #116]	; (8000e9c <main+0x84>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4610      	mov	r0, r2
 8000e30:	f008 f872 	bl	8008f18 <calloc>
 8000e34:	4603      	mov	r3, r0
 8000e36:	461a      	mov	r2, r3
 8000e38:	4b19      	ldr	r3, [pc, #100]	; (8000ea0 <main+0x88>)
 8000e3a:	601a      	str	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e3c:	f000 f838 	bl	8000eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e40:	f000 fb3a 	bl	80014b8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000e44:	f000 f8a6 	bl	8000f94 <MX_CAN1_Init>
  MX_TIM1_Init();
 8000e48:	f000 f90a 	bl	8001060 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e4c:	f000 f9a0 	bl	8001190 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000e50:	f000 fa44 	bl	80012dc <MX_TIM5_Init>
  MX_TIM7_Init();
 8000e54:	f000 fad0 	bl	80013f8 <MX_TIM7_Init>
  MX_TIM3_Init();
 8000e58:	f000 f9f2 	bl	8001240 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000e5c:	f000 fa96 	bl	800138c <MX_TIM6_Init>
  MX_I2C1_Init();
 8000e60:	f000 f8d0 	bl	8001004 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000e64:	f000 fafe 	bl	8001464 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  setLeftMotorCCR(0, DIR_FORWARD);
 8000e68:	2100      	movs	r1, #0
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f000 ffb6 	bl	8001ddc <setLeftMotorCCR>
  setRightMotorCCR(0, DIR_FORWARD);
 8000e70:	2100      	movs	r1, #0
 8000e72:	2000      	movs	r0, #0
 8000e74:	f000 ffdc 	bl	8001e30 <setRightMotorCCR>

  if (!(ChangeAddresses(nof))) {
 8000e78:	4b08      	ldr	r3, [pc, #32]	; (8000e9c <main+0x84>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f000 fda9 	bl	80019d4 <ChangeAddresses>
	  //HAL_UART_Transmit(&huart2, fail, 6, 10);
  }
  else {
	  //HAL_UART_Transmit(&huart2, succ, 6, 10);
  }
  HAL_Delay(50);
 8000e82:	2032      	movs	r0, #50	; 0x32
 8000e84:	f001 fd24 	bl	80028d0 <HAL_Delay>

  HAL_TIM_Base_Start_IT(&htim3);
 8000e88:	4806      	ldr	r0, [pc, #24]	; (8000ea4 <main+0x8c>)
 8000e8a:	f006 f8af 	bl	8006fec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8000e8e:	4806      	ldr	r0, [pc, #24]	; (8000ea8 <main+0x90>)
 8000e90:	f006 f8ac 	bl	8006fec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8000e94:	4805      	ldr	r0, [pc, #20]	; (8000eac <main+0x94>)
 8000e96:	f006 f8a9 	bl	8006fec <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e9a:	e7fe      	b.n	8000e9a <main+0x82>
 8000e9c:	20000002 	.word	0x20000002
 8000ea0:	20000394 	.word	0x20000394
 8000ea4:	200001a8 	.word	0x200001a8
 8000ea8:	20000238 	.word	0x20000238
 8000eac:	20000280 	.word	0x20000280

08000eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b094      	sub	sp, #80	; 0x50
 8000eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	2234      	movs	r2, #52	; 0x34
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f008 f85c 	bl	8008f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec4:	f107 0308 	add.w	r3, r7, #8
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	4b2c      	ldr	r3, [pc, #176]	; (8000f8c <SystemClock_Config+0xdc>)
 8000eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000edc:	4a2b      	ldr	r2, [pc, #172]	; (8000f8c <SystemClock_Config+0xdc>)
 8000ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee4:	4b29      	ldr	r3, [pc, #164]	; (8000f8c <SystemClock_Config+0xdc>)
 8000ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	4b26      	ldr	r3, [pc, #152]	; (8000f90 <SystemClock_Config+0xe0>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a25      	ldr	r2, [pc, #148]	; (8000f90 <SystemClock_Config+0xe0>)
 8000efa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000efe:	6013      	str	r3, [r2, #0]
 8000f00:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <SystemClock_Config+0xe0>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f14:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f16:	2302      	movs	r3, #2
 8000f18:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f20:	2304      	movs	r3, #4
 8000f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000f24:	23b4      	movs	r3, #180	; 0xb4
 8000f26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f30:	2302      	movs	r3, #2
 8000f32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f34:	f107 031c 	add.w	r3, r7, #28
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f005 fd69 	bl	8006a10 <HAL_RCC_OscConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f44:	f001 f89e 	bl	8002084 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f48:	f005 f9c8 	bl	80062dc <HAL_PWREx_EnableOverDrive>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f52:	f001 f897 	bl	8002084 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f56:	230f      	movs	r3, #15
 8000f58:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f62:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f6c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f6e:	f107 0308 	add.w	r3, r7, #8
 8000f72:	2105      	movs	r1, #5
 8000f74:	4618      	mov	r0, r3
 8000f76:	f005 fa01 	bl	800637c <HAL_RCC_ClockConfig>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000f80:	f001 f880 	bl	8002084 <Error_Handler>
  }
}
 8000f84:	bf00      	nop
 8000f86:	3750      	adds	r7, #80	; 0x50
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	40007000 	.word	0x40007000

08000f94 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f98:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000f9a:	4a19      	ldr	r2, [pc, #100]	; (8001000 <MX_CAN1_Init+0x6c>)
 8000f9c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 50;
 8000f9e:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fa0:	2232      	movs	r2, #50	; 0x32
 8000fa2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000faa:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fb2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000fb6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000fb8:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000fbe:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fd8:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_CAN1_Init+0x68>)
 8000fe6:	f001 fc97 	bl	8002918 <HAL_CAN_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000ff0:	f001 f848 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_Filter_Init();
 8000ff4:	f000 fd70 	bl	8001ad8 <CAN_Filter_Init>
  /* USER CODE END CAN1_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	2000009c 	.word	0x2000009c
 8001000:	40006400 	.word	0x40006400

08001004 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <MX_I2C1_Init+0x50>)
 800100a:	4a13      	ldr	r2, [pc, #76]	; (8001058 <MX_I2C1_Init+0x54>)
 800100c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800100e:	4b11      	ldr	r3, [pc, #68]	; (8001054 <MX_I2C1_Init+0x50>)
 8001010:	4a12      	ldr	r2, [pc, #72]	; (800105c <MX_I2C1_Init+0x58>)
 8001012:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001014:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <MX_I2C1_Init+0x50>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <MX_I2C1_Init+0x50>)
 800101c:	2200      	movs	r2, #0
 800101e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001020:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <MX_I2C1_Init+0x50>)
 8001022:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001026:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001028:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <MX_I2C1_Init+0x50>)
 800102a:	2200      	movs	r2, #0
 800102c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <MX_I2C1_Init+0x50>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <MX_I2C1_Init+0x50>)
 8001036:	2200      	movs	r2, #0
 8001038:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <MX_I2C1_Init+0x50>)
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001040:	4804      	ldr	r0, [pc, #16]	; (8001054 <MX_I2C1_Init+0x50>)
 8001042:	f002 fdf1 	bl	8003c28 <HAL_I2C_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800104c:	f001 f81a 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200000c4 	.word	0x200000c4
 8001058:	40005400 	.word	0x40005400
 800105c:	00061a80 	.word	0x00061a80

08001060 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b092      	sub	sp, #72	; 0x48
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001066:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001070:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
 8001080:	615a      	str	r2, [r3, #20]
 8001082:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2220      	movs	r2, #32
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f007 ff76 	bl	8008f7c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001090:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <MX_TIM1_Init+0x128>)
 8001092:	4a3e      	ldr	r2, [pc, #248]	; (800118c <MX_TIM1_Init+0x12c>)
 8001094:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10-1;
 8001096:	4b3c      	ldr	r3, [pc, #240]	; (8001188 <MX_TIM1_Init+0x128>)
 8001098:	2209      	movs	r2, #9
 800109a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109c:	4b3a      	ldr	r3, [pc, #232]	; (8001188 <MX_TIM1_Init+0x128>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9000-1;
 80010a2:	4b39      	ldr	r3, [pc, #228]	; (8001188 <MX_TIM1_Init+0x128>)
 80010a4:	f242 3227 	movw	r2, #8999	; 0x2327
 80010a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010aa:	4b37      	ldr	r3, [pc, #220]	; (8001188 <MX_TIM1_Init+0x128>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010b0:	4b35      	ldr	r3, [pc, #212]	; (8001188 <MX_TIM1_Init+0x128>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b6:	4b34      	ldr	r3, [pc, #208]	; (8001188 <MX_TIM1_Init+0x128>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010bc:	4832      	ldr	r0, [pc, #200]	; (8001188 <MX_TIM1_Init+0x128>)
 80010be:	f006 f805 	bl	80070cc <HAL_TIM_PWM_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80010c8:	f000 ffdc 	bl	8002084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010cc:	2300      	movs	r3, #0
 80010ce:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d0:	2300      	movs	r3, #0
 80010d2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010d8:	4619      	mov	r1, r3
 80010da:	482b      	ldr	r0, [pc, #172]	; (8001188 <MX_TIM1_Init+0x128>)
 80010dc:	f007 f82c 	bl	8008138 <HAL_TIMEx_MasterConfigSynchronization>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80010e6:	f000 ffcd 	bl	8002084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010ea:	2360      	movs	r3, #96	; 0x60
 80010ec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 4500-1;
 80010ee:	f241 1393 	movw	r3, #4499	; 0x1193
 80010f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010f4:	2300      	movs	r3, #0
 80010f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010f8:	2300      	movs	r3, #0
 80010fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80010fc:	2304      	movs	r3, #4
 80010fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001100:	2300      	movs	r3, #0
 8001102:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001104:	2300      	movs	r3, #0
 8001106:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110c:	2200      	movs	r2, #0
 800110e:	4619      	mov	r1, r3
 8001110:	481d      	ldr	r0, [pc, #116]	; (8001188 <MX_TIM1_Init+0x128>)
 8001112:	f006 fb4f 	bl	80077b4 <HAL_TIM_PWM_ConfigChannel>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 800111c:	f000 ffb2 	bl	8002084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001124:	2204      	movs	r2, #4
 8001126:	4619      	mov	r1, r3
 8001128:	4817      	ldr	r0, [pc, #92]	; (8001188 <MX_TIM1_Init+0x128>)
 800112a:	f006 fb43 	bl	80077b4 <HAL_TIM_PWM_ConfigChannel>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8001134:	f000 ffa6 	bl	8002084 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800114c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001150:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	4619      	mov	r1, r3
 800115a:	480b      	ldr	r0, [pc, #44]	; (8001188 <MX_TIM1_Init+0x128>)
 800115c:	f007 f868 	bl	8008230 <HAL_TIMEx_ConfigBreakDeadTime>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001166:	f000 ff8d 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800116a:	2100      	movs	r1, #0
 800116c:	4806      	ldr	r0, [pc, #24]	; (8001188 <MX_TIM1_Init+0x128>)
 800116e:	f005 fffd 	bl	800716c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001172:	2104      	movs	r1, #4
 8001174:	4804      	ldr	r0, [pc, #16]	; (8001188 <MX_TIM1_Init+0x128>)
 8001176:	f005 fff9 	bl	800716c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800117a:	4803      	ldr	r0, [pc, #12]	; (8001188 <MX_TIM1_Init+0x128>)
 800117c:	f001 f980 	bl	8002480 <HAL_TIM_MspPostInit>

}
 8001180:	bf00      	nop
 8001182:	3748      	adds	r7, #72	; 0x48
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000118 	.word	0x20000118
 800118c:	40010000 	.word	0x40010000

08001190 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08c      	sub	sp, #48	; 0x30
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	2224      	movs	r2, #36	; 0x24
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f007 feec 	bl	8008f7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011ac:	4b23      	ldr	r3, [pc, #140]	; (800123c <MX_TIM2_Init+0xac>)
 80011ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011b4:	4b21      	ldr	r3, [pc, #132]	; (800123c <MX_TIM2_Init+0xac>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ba:	4b20      	ldr	r3, [pc, #128]	; (800123c <MX_TIM2_Init+0xac>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011c0:	4b1e      	ldr	r3, [pc, #120]	; (800123c <MX_TIM2_Init+0xac>)
 80011c2:	f04f 32ff 	mov.w	r2, #4294967295
 80011c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c8:	4b1c      	ldr	r3, [pc, #112]	; (800123c <MX_TIM2_Init+0xac>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ce:	4b1b      	ldr	r3, [pc, #108]	; (800123c <MX_TIM2_Init+0xac>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011d4:	2303      	movs	r3, #3
 80011d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011dc:	2301      	movs	r3, #1
 80011de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011e8:	2300      	movs	r3, #0
 80011ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011ec:	2301      	movs	r3, #1
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	4619      	mov	r1, r3
 80011fe:	480f      	ldr	r0, [pc, #60]	; (800123c <MX_TIM2_Init+0xac>)
 8001200:	f006 f87c 	bl	80072fc <HAL_TIM_Encoder_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800120a:	f000 ff3b 	bl	8002084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	4619      	mov	r1, r3
 800121a:	4808      	ldr	r0, [pc, #32]	; (800123c <MX_TIM2_Init+0xac>)
 800121c:	f006 ff8c 	bl	8008138 <HAL_TIMEx_MasterConfigSynchronization>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001226:	f000 ff2d 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 800122a:	213c      	movs	r1, #60	; 0x3c
 800122c:	4803      	ldr	r0, [pc, #12]	; (800123c <MX_TIM2_Init+0xac>)
 800122e:	f006 f90b 	bl	8007448 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8001232:	bf00      	nop
 8001234:	3730      	adds	r7, #48	; 0x30
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000160 	.word	0x20000160

08001240 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001254:	463b      	mov	r3, r7
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800125c:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <MX_TIM3_Init+0x94>)
 800125e:	4a1e      	ldr	r2, [pc, #120]	; (80012d8 <MX_TIM3_Init+0x98>)
 8001260:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 300-1;
 8001262:	4b1c      	ldr	r3, [pc, #112]	; (80012d4 <MX_TIM3_Init+0x94>)
 8001264:	f240 122b 	movw	r2, #299	; 0x12b
 8001268:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126a:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <MX_TIM3_Init+0x94>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 12300-1;
 8001270:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <MX_TIM3_Init+0x94>)
 8001272:	f243 020b 	movw	r2, #12299	; 0x300b
 8001276:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001278:	4b16      	ldr	r3, [pc, #88]	; (80012d4 <MX_TIM3_Init+0x94>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <MX_TIM3_Init+0x94>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001284:	4813      	ldr	r0, [pc, #76]	; (80012d4 <MX_TIM3_Init+0x94>)
 8001286:	f005 fe61 	bl	8006f4c <HAL_TIM_Base_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001290:	f000 fef8 	bl	8002084 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001294:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001298:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <MX_TIM3_Init+0x94>)
 80012a2:	f006 fb49 	bl	8007938 <HAL_TIM_ConfigClockSource>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80012ac:	f000 feea 	bl	8002084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <MX_TIM3_Init+0x94>)
 80012be:	f006 ff3b 	bl	8008138 <HAL_TIMEx_MasterConfigSynchronization>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012c8:	f000 fedc 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200001a8 	.word	0x200001a8
 80012d8:	40000400 	.word	0x40000400

080012dc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08c      	sub	sp, #48	; 0x30
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	2224      	movs	r2, #36	; 0x24
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f007 fe46 	bl	8008f7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012f8:	4b22      	ldr	r3, [pc, #136]	; (8001384 <MX_TIM5_Init+0xa8>)
 80012fa:	4a23      	ldr	r2, [pc, #140]	; (8001388 <MX_TIM5_Init+0xac>)
 80012fc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80012fe:	4b21      	ldr	r3, [pc, #132]	; (8001384 <MX_TIM5_Init+0xa8>)
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001304:	4b1f      	ldr	r3, [pc, #124]	; (8001384 <MX_TIM5_Init+0xa8>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800130a:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <MX_TIM5_Init+0xa8>)
 800130c:	f04f 32ff 	mov.w	r2, #4294967295
 8001310:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001312:	4b1c      	ldr	r3, [pc, #112]	; (8001384 <MX_TIM5_Init+0xa8>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001318:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <MX_TIM5_Init+0xa8>)
 800131a:	2200      	movs	r2, #0
 800131c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800131e:	2303      	movs	r3, #3
 8001320:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001326:	2301      	movs	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001336:	2301      	movs	r3, #1
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4619      	mov	r1, r3
 8001348:	480e      	ldr	r0, [pc, #56]	; (8001384 <MX_TIM5_Init+0xa8>)
 800134a:	f005 ffd7 	bl	80072fc <HAL_TIM_Encoder_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001354:	f000 fe96 	bl	8002084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001358:	2300      	movs	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	4619      	mov	r1, r3
 8001364:	4807      	ldr	r0, [pc, #28]	; (8001384 <MX_TIM5_Init+0xa8>)
 8001366:	f006 fee7 	bl	8008138 <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001370:	f000 fe88 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001374:	213c      	movs	r1, #60	; 0x3c
 8001376:	4803      	ldr	r0, [pc, #12]	; (8001384 <MX_TIM5_Init+0xa8>)
 8001378:	f006 f866 	bl	8007448 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END TIM5_Init 2 */

}
 800137c:	bf00      	nop
 800137e:	3730      	adds	r7, #48	; 0x30
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200001f0 	.word	0x200001f0
 8001388:	40000c00 	.word	0x40000c00

0800138c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001392:	463b      	mov	r3, r7
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_TIM6_Init+0x64>)
 800139c:	4a15      	ldr	r2, [pc, #84]	; (80013f4 <MX_TIM6_Init+0x68>)
 800139e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 200-1;
 80013a0:	4b13      	ldr	r3, [pc, #76]	; (80013f0 <MX_TIM6_Init+0x64>)
 80013a2:	22c7      	movs	r2, #199	; 0xc7
 80013a4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <MX_TIM6_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 16650-1;
 80013ac:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <MX_TIM6_Init+0x64>)
 80013ae:	f244 1209 	movw	r2, #16649	; 0x4109
 80013b2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b4:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <MX_TIM6_Init+0x64>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80013ba:	480d      	ldr	r0, [pc, #52]	; (80013f0 <MX_TIM6_Init+0x64>)
 80013bc:	f005 fdc6 	bl	8006f4c <HAL_TIM_Base_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80013c6:	f000 fe5d 	bl	8002084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ca:	2300      	movs	r3, #0
 80013cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80013d2:	463b      	mov	r3, r7
 80013d4:	4619      	mov	r1, r3
 80013d6:	4806      	ldr	r0, [pc, #24]	; (80013f0 <MX_TIM6_Init+0x64>)
 80013d8:	f006 feae 	bl	8008138 <HAL_TIMEx_MasterConfigSynchronization>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80013e2:	f000 fe4f 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000238 	.word	0x20000238
 80013f4:	40001000 	.word	0x40001000

080013f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fe:	463b      	mov	r3, r7
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <MX_TIM7_Init+0x64>)
 8001408:	4a15      	ldr	r2, [pc, #84]	; (8001460 <MX_TIM7_Init+0x68>)
 800140a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 100-1;
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <MX_TIM7_Init+0x64>)
 800140e:	2263      	movs	r2, #99	; 0x63
 8001410:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b12      	ldr	r3, [pc, #72]	; (800145c <MX_TIM7_Init+0x64>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9900-1;
 8001418:	4b10      	ldr	r3, [pc, #64]	; (800145c <MX_TIM7_Init+0x64>)
 800141a:	f242 62ab 	movw	r2, #9899	; 0x26ab
 800141e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MX_TIM7_Init+0x64>)
 8001422:	2200      	movs	r2, #0
 8001424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001426:	480d      	ldr	r0, [pc, #52]	; (800145c <MX_TIM7_Init+0x64>)
 8001428:	f005 fd90 	bl	8006f4c <HAL_TIM_Base_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001432:	f000 fe27 	bl	8002084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800143e:	463b      	mov	r3, r7
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <MX_TIM7_Init+0x64>)
 8001444:	f006 fe78 	bl	8008138 <HAL_TIMEx_MasterConfigSynchronization>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800144e:	f000 fe19 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000280 	.word	0x20000280
 8001460:	40001400 	.word	0x40001400

08001464 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <MX_USART2_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800149c:	f006 ff2e 	bl	80082fc <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f000 fded 	bl	8002084 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200002c8 	.word	0x200002c8
 80014b4:	40004400 	.word	0x40004400

080014b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014be:	f107 0314 	add.w	r3, r7, #20
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b48      	ldr	r3, [pc, #288]	; (80015f4 <MX_GPIO_Init+0x13c>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a47      	ldr	r2, [pc, #284]	; (80015f4 <MX_GPIO_Init+0x13c>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b45      	ldr	r3, [pc, #276]	; (80015f4 <MX_GPIO_Init+0x13c>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b41      	ldr	r3, [pc, #260]	; (80015f4 <MX_GPIO_Init+0x13c>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a40      	ldr	r2, [pc, #256]	; (80015f4 <MX_GPIO_Init+0x13c>)
 80014f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b3e      	ldr	r3, [pc, #248]	; (80015f4 <MX_GPIO_Init+0x13c>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b3a      	ldr	r3, [pc, #232]	; (80015f4 <MX_GPIO_Init+0x13c>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a39      	ldr	r2, [pc, #228]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b33      	ldr	r3, [pc, #204]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a32      	ldr	r2, [pc, #200]	; (80015f4 <MX_GPIO_Init+0x13c>)
 800152c:	f043 0308 	orr.w	r3, r3, #8
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b30      	ldr	r3, [pc, #192]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0308 	and.w	r3, r3, #8
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	4b2c      	ldr	r3, [pc, #176]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a2b      	ldr	r2, [pc, #172]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b29      	ldr	r3, [pc, #164]	; (80015f4 <MX_GPIO_Init+0x13c>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800155a:	2200      	movs	r2, #0
 800155c:	f643 419f 	movw	r1, #15519	; 0x3c9f
 8001560:	4825      	ldr	r0, [pc, #148]	; (80015f8 <MX_GPIO_Init+0x140>)
 8001562:	f002 fb47 	bl	8003bf4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001566:	2200      	movs	r2, #0
 8001568:	2104      	movs	r1, #4
 800156a:	4824      	ldr	r0, [pc, #144]	; (80015fc <MX_GPIO_Init+0x144>)
 800156c:	f002 fb42 	bl	8003bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	2110      	movs	r1, #16
 8001574:	4822      	ldr	r0, [pc, #136]	; (8001600 <MX_GPIO_Init+0x148>)
 8001576:	f002 fb3d 	bl	8003bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800157a:	f643 431f 	movw	r3, #15391	; 0x3c1f
 800157e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001580:	2311      	movs	r3, #17
 8001582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	4819      	ldr	r0, [pc, #100]	; (80015f8 <MX_GPIO_Init+0x140>)
 8001594:	f002 f99a 	bl	80038cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159c:	2301      	movs	r3, #1
 800159e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2300      	movs	r3, #0
 80015a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4619      	mov	r1, r3
 80015ae:	4812      	ldr	r0, [pc, #72]	; (80015f8 <MX_GPIO_Init+0x140>)
 80015b0:	f002 f98c 	bl	80038cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015b4:	2304      	movs	r3, #4
 80015b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80015b8:	2311      	movs	r3, #17
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	480c      	ldr	r0, [pc, #48]	; (80015fc <MX_GPIO_Init+0x144>)
 80015cc:	f002 f97e 	bl	80038cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015d0:	2310      	movs	r3, #16
 80015d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	4806      	ldr	r0, [pc, #24]	; (8001600 <MX_GPIO_Init+0x148>)
 80015e8:	f002 f970 	bl	80038cc <HAL_GPIO_Init>

}
 80015ec:	bf00      	nop
 80015ee:	3728      	adds	r7, #40	; 0x28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40020800 	.word	0x40020800
 80015fc:	40020c00 	.word	0x40020c00
 8001600:	40020400 	.word	0x40020400

08001604 <TurnOffAll>:

/* USER CODE BEGIN 4 */
void TurnOffAll(void) {
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001608:	2200      	movs	r2, #0
 800160a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800160e:	4818      	ldr	r0, [pc, #96]	; (8001670 <TurnOffAll+0x6c>)
 8001610:	f002 faf0 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8001614:	2200      	movs	r2, #0
 8001616:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800161a:	4815      	ldr	r0, [pc, #84]	; (8001670 <TurnOffAll+0x6c>)
 800161c:	f002 faea 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001626:	4812      	ldr	r0, [pc, #72]	; (8001670 <TurnOffAll+0x6c>)
 8001628:	f002 fae4 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	2104      	movs	r1, #4
 8001630:	4810      	ldr	r0, [pc, #64]	; (8001674 <TurnOffAll+0x70>)
 8001632:	f002 fadf 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800163c:	480c      	ldr	r0, [pc, #48]	; (8001670 <TurnOffAll+0x6c>)
 800163e:	f002 fad9 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001642:	2200      	movs	r2, #0
 8001644:	2104      	movs	r1, #4
 8001646:	480a      	ldr	r0, [pc, #40]	; (8001670 <TurnOffAll+0x6c>)
 8001648:	f002 fad4 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800164c:	2200      	movs	r2, #0
 800164e:	2108      	movs	r1, #8
 8001650:	4807      	ldr	r0, [pc, #28]	; (8001670 <TurnOffAll+0x6c>)
 8001652:	f002 facf 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	2101      	movs	r1, #1
 800165a:	4805      	ldr	r0, [pc, #20]	; (8001670 <TurnOffAll+0x6c>)
 800165c:	f002 faca 	bl	8003bf4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	2102      	movs	r1, #2
 8001664:	4802      	ldr	r0, [pc, #8]	; (8001670 <TurnOffAll+0x6c>)
 8001666:	f002 fac5 	bl	8003bf4 <HAL_GPIO_WritePin>
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40020800 	.word	0x40020800
 8001674:	40020c00 	.word	0x40020c00

08001678 <TurnOnAt>:

uint8_t TurnOnAt(uint8_t i) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
	uint8_t bootState = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	75fb      	strb	r3, [r7, #23]
	uint8_t boot[8] = {66, 79, 79, 84, 48, 13, 10, 0};
 8001686:	4ace      	ldr	r2, [pc, #824]	; (80019c0 <TurnOnAt+0x348>)
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001690:	e883 0003 	stmia.w	r3, {r0, r1}
	switch (i) {
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	2b08      	cmp	r3, #8
 8001698:	f200 818d 	bhi.w	80019b6 <TurnOnAt+0x33e>
 800169c:	a201      	add	r2, pc, #4	; (adr r2, 80016a4 <TurnOnAt+0x2c>)
 800169e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a2:	bf00      	nop
 80016a4:	080016c9 	.word	0x080016c9
 80016a8:	0800171b 	.word	0x0800171b
 80016ac:	08001771 	.word	0x08001771
 80016b0:	080017c7 	.word	0x080017c7
 80016b4:	08001819 	.word	0x08001819
 80016b8:	0800186f 	.word	0x0800186f
 80016bc:	080018c1 	.word	0x080018c1
 80016c0:	08001913 	.word	0x08001913
 80016c4:	08001965 	.word	0x08001965
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80016c8:	2201      	movs	r2, #1
 80016ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ce:	48bd      	ldr	r0, [pc, #756]	; (80019c4 <TurnOnAt+0x34c>)
 80016d0:	f002 fa90 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80016d4:	200a      	movs	r0, #10
 80016d6:	f001 f8fb 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 80016da:	e01a      	b.n	8001712 <TurnOnAt+0x9a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80016dc:	2201      	movs	r2, #1
 80016de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016e2:	48b8      	ldr	r0, [pc, #736]	; (80019c4 <TurnOnAt+0x34c>)
 80016e4:	f002 fa86 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 80016e8:	200a      	movs	r0, #10
 80016ea:	f001 f8f1 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 80016ee:	4bb6      	ldr	r3, [pc, #728]	; (80019c8 <TurnOnAt+0x350>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	f107 0217 	add.w	r2, r7, #23
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f007 faf4 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 80016fe:	f107 010c 	add.w	r1, r7, #12
 8001702:	230a      	movs	r3, #10
 8001704:	2208      	movs	r2, #8
 8001706:	48b1      	ldr	r0, [pc, #708]	; (80019cc <TurnOnAt+0x354>)
 8001708:	f006 fe45 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 800170c:	2002      	movs	r0, #2
 800170e:	f001 f8df 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 8001712:	7dfb      	ldrb	r3, [r7, #23]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0e1      	beq.n	80016dc <TurnOnAt+0x64>
		}
		break;
 8001718:	e14d      	b.n	80019b6 <TurnOnAt+0x33e>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001720:	48a8      	ldr	r0, [pc, #672]	; (80019c4 <TurnOnAt+0x34c>)
 8001722:	f002 fa67 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001726:	200a      	movs	r0, #10
 8001728:	f001 f8d2 	bl	80028d0 <HAL_Delay>
		boot[4] = 49;
 800172c:	2331      	movs	r3, #49	; 0x31
 800172e:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 8001730:	e01a      	b.n	8001768 <TurnOnAt+0xf0>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 8001732:	2201      	movs	r2, #1
 8001734:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001738:	48a2      	ldr	r0, [pc, #648]	; (80019c4 <TurnOnAt+0x34c>)
 800173a:	f002 fa5b 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 800173e:	200a      	movs	r0, #10
 8001740:	f001 f8c6 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 8001744:	4ba0      	ldr	r3, [pc, #640]	; (80019c8 <TurnOnAt+0x350>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	f107 0217 	add.w	r2, r7, #23
 800174c:	4611      	mov	r1, r2
 800174e:	4618      	mov	r0, r3
 8001750:	f007 fac9 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 8001754:	f107 010c 	add.w	r1, r7, #12
 8001758:	230a      	movs	r3, #10
 800175a:	2208      	movs	r2, #8
 800175c:	489b      	ldr	r0, [pc, #620]	; (80019cc <TurnOnAt+0x354>)
 800175e:	f006 fe1a 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 8001762:	2002      	movs	r0, #2
 8001764:	f001 f8b4 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 8001768:	7dfb      	ldrb	r3, [r7, #23]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0e1      	beq.n	8001732 <TurnOnAt+0xba>
		}
		break;
 800176e:	e122      	b.n	80019b6 <TurnOnAt+0x33e>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8001770:	2201      	movs	r2, #1
 8001772:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001776:	4893      	ldr	r0, [pc, #588]	; (80019c4 <TurnOnAt+0x34c>)
 8001778:	f002 fa3c 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800177c:	200a      	movs	r0, #10
 800177e:	f001 f8a7 	bl	80028d0 <HAL_Delay>
		boot[4] = 50;
 8001782:	2332      	movs	r3, #50	; 0x32
 8001784:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 8001786:	e01a      	b.n	80017be <TurnOnAt+0x146>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8001788:	2201      	movs	r2, #1
 800178a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800178e:	488d      	ldr	r0, [pc, #564]	; (80019c4 <TurnOnAt+0x34c>)
 8001790:	f002 fa30 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8001794:	200a      	movs	r0, #10
 8001796:	f001 f89b 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 800179a:	4b8b      	ldr	r3, [pc, #556]	; (80019c8 <TurnOnAt+0x350>)
 800179c:	881b      	ldrh	r3, [r3, #0]
 800179e:	f107 0217 	add.w	r2, r7, #23
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f007 fa9e 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 80017aa:	f107 010c 	add.w	r1, r7, #12
 80017ae:	230a      	movs	r3, #10
 80017b0:	2208      	movs	r2, #8
 80017b2:	4886      	ldr	r0, [pc, #536]	; (80019cc <TurnOnAt+0x354>)
 80017b4:	f006 fdef 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 80017b8:	2002      	movs	r0, #2
 80017ba:	f001 f889 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 80017be:	7dfb      	ldrb	r3, [r7, #23]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d0e1      	beq.n	8001788 <TurnOnAt+0x110>
		}
		break;
 80017c4:	e0f7      	b.n	80019b6 <TurnOnAt+0x33e>
	case 3:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80017c6:	2201      	movs	r2, #1
 80017c8:	2104      	movs	r1, #4
 80017ca:	4881      	ldr	r0, [pc, #516]	; (80019d0 <TurnOnAt+0x358>)
 80017cc:	f002 fa12 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80017d0:	200a      	movs	r0, #10
 80017d2:	f001 f87d 	bl	80028d0 <HAL_Delay>
		boot[4] = 51;
 80017d6:	2333      	movs	r3, #51	; 0x33
 80017d8:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 80017da:	e019      	b.n	8001810 <TurnOnAt+0x198>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80017dc:	2201      	movs	r2, #1
 80017de:	2104      	movs	r1, #4
 80017e0:	487b      	ldr	r0, [pc, #492]	; (80019d0 <TurnOnAt+0x358>)
 80017e2:	f002 fa07 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 80017e6:	200a      	movs	r0, #10
 80017e8:	f001 f872 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 80017ec:	4b76      	ldr	r3, [pc, #472]	; (80019c8 <TurnOnAt+0x350>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	f107 0217 	add.w	r2, r7, #23
 80017f4:	4611      	mov	r1, r2
 80017f6:	4618      	mov	r0, r3
 80017f8:	f007 fa75 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 80017fc:	f107 010c 	add.w	r1, r7, #12
 8001800:	230a      	movs	r3, #10
 8001802:	2208      	movs	r2, #8
 8001804:	4871      	ldr	r0, [pc, #452]	; (80019cc <TurnOnAt+0x354>)
 8001806:	f006 fdc6 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 800180a:	2002      	movs	r0, #2
 800180c:	f001 f860 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 8001810:	7dfb      	ldrb	r3, [r7, #23]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0e2      	beq.n	80017dc <TurnOnAt+0x164>
		}
		break;
 8001816:	e0ce      	b.n	80019b6 <TurnOnAt+0x33e>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001818:	2201      	movs	r2, #1
 800181a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800181e:	4869      	ldr	r0, [pc, #420]	; (80019c4 <TurnOnAt+0x34c>)
 8001820:	f002 f9e8 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001824:	200a      	movs	r0, #10
 8001826:	f001 f853 	bl	80028d0 <HAL_Delay>
		boot[4] = 52;
 800182a:	2334      	movs	r3, #52	; 0x34
 800182c:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 800182e:	e01a      	b.n	8001866 <TurnOnAt+0x1ee>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001836:	4863      	ldr	r0, [pc, #396]	; (80019c4 <TurnOnAt+0x34c>)
 8001838:	f002 f9dc 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 800183c:	200a      	movs	r0, #10
 800183e:	f001 f847 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 8001842:	4b61      	ldr	r3, [pc, #388]	; (80019c8 <TurnOnAt+0x350>)
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	f107 0217 	add.w	r2, r7, #23
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f007 fa4a 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 8001852:	f107 010c 	add.w	r1, r7, #12
 8001856:	230a      	movs	r3, #10
 8001858:	2208      	movs	r2, #8
 800185a:	485c      	ldr	r0, [pc, #368]	; (80019cc <TurnOnAt+0x354>)
 800185c:	f006 fd9b 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 8001860:	2002      	movs	r0, #2
 8001862:	f001 f835 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0e1      	beq.n	8001830 <TurnOnAt+0x1b8>
		}
		break;
 800186c:	e0a3      	b.n	80019b6 <TurnOnAt+0x33e>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800186e:	2201      	movs	r2, #1
 8001870:	2104      	movs	r1, #4
 8001872:	4854      	ldr	r0, [pc, #336]	; (80019c4 <TurnOnAt+0x34c>)
 8001874:	f002 f9be 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001878:	200a      	movs	r0, #10
 800187a:	f001 f829 	bl	80028d0 <HAL_Delay>
		boot[4] = 53;
 800187e:	2335      	movs	r3, #53	; 0x35
 8001880:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 8001882:	e019      	b.n	80018b8 <TurnOnAt+0x240>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001884:	2201      	movs	r2, #1
 8001886:	2104      	movs	r1, #4
 8001888:	484e      	ldr	r0, [pc, #312]	; (80019c4 <TurnOnAt+0x34c>)
 800188a:	f002 f9b3 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 800188e:	200a      	movs	r0, #10
 8001890:	f001 f81e 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 8001894:	4b4c      	ldr	r3, [pc, #304]	; (80019c8 <TurnOnAt+0x350>)
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	f107 0217 	add.w	r2, r7, #23
 800189c:	4611      	mov	r1, r2
 800189e:	4618      	mov	r0, r3
 80018a0:	f007 fa21 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 80018a4:	f107 010c 	add.w	r1, r7, #12
 80018a8:	230a      	movs	r3, #10
 80018aa:	2208      	movs	r2, #8
 80018ac:	4847      	ldr	r0, [pc, #284]	; (80019cc <TurnOnAt+0x354>)
 80018ae:	f006 fd72 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 80018b2:	2002      	movs	r0, #2
 80018b4:	f001 f80c 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d0e2      	beq.n	8001884 <TurnOnAt+0x20c>
		}
		break;
 80018be:	e07a      	b.n	80019b6 <TurnOnAt+0x33e>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	2108      	movs	r1, #8
 80018c4:	483f      	ldr	r0, [pc, #252]	; (80019c4 <TurnOnAt+0x34c>)
 80018c6:	f002 f995 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80018ca:	200a      	movs	r0, #10
 80018cc:	f001 f800 	bl	80028d0 <HAL_Delay>
		boot[4] = 54;
 80018d0:	2336      	movs	r3, #54	; 0x36
 80018d2:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 80018d4:	e019      	b.n	800190a <TurnOnAt+0x292>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80018d6:	2201      	movs	r2, #1
 80018d8:	2108      	movs	r1, #8
 80018da:	483a      	ldr	r0, [pc, #232]	; (80019c4 <TurnOnAt+0x34c>)
 80018dc:	f002 f98a 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 80018e0:	200a      	movs	r0, #10
 80018e2:	f000 fff5 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <TurnOnAt+0x350>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	f107 0217 	add.w	r2, r7, #23
 80018ee:	4611      	mov	r1, r2
 80018f0:	4618      	mov	r0, r3
 80018f2:	f007 f9f8 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 80018f6:	f107 010c 	add.w	r1, r7, #12
 80018fa:	230a      	movs	r3, #10
 80018fc:	2208      	movs	r2, #8
 80018fe:	4833      	ldr	r0, [pc, #204]	; (80019cc <TurnOnAt+0x354>)
 8001900:	f006 fd49 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 8001904:	2002      	movs	r0, #2
 8001906:	f000 ffe3 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 800190a:	7dfb      	ldrb	r3, [r7, #23]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0e2      	beq.n	80018d6 <TurnOnAt+0x25e>
		}
		break;
 8001910:	e051      	b.n	80019b6 <TurnOnAt+0x33e>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001912:	2201      	movs	r2, #1
 8001914:	2101      	movs	r1, #1
 8001916:	482b      	ldr	r0, [pc, #172]	; (80019c4 <TurnOnAt+0x34c>)
 8001918:	f002 f96c 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800191c:	200a      	movs	r0, #10
 800191e:	f000 ffd7 	bl	80028d0 <HAL_Delay>
		boot[4] = 55;
 8001922:	2337      	movs	r3, #55	; 0x37
 8001924:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 8001926:	e019      	b.n	800195c <TurnOnAt+0x2e4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001928:	2201      	movs	r2, #1
 800192a:	2101      	movs	r1, #1
 800192c:	4825      	ldr	r0, [pc, #148]	; (80019c4 <TurnOnAt+0x34c>)
 800192e:	f002 f961 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8001932:	200a      	movs	r0, #10
 8001934:	f000 ffcc 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 8001938:	4b23      	ldr	r3, [pc, #140]	; (80019c8 <TurnOnAt+0x350>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	f107 0217 	add.w	r2, r7, #23
 8001940:	4611      	mov	r1, r2
 8001942:	4618      	mov	r0, r3
 8001944:	f007 f9cf 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 8001948:	f107 010c 	add.w	r1, r7, #12
 800194c:	230a      	movs	r3, #10
 800194e:	2208      	movs	r2, #8
 8001950:	481e      	ldr	r0, [pc, #120]	; (80019cc <TurnOnAt+0x354>)
 8001952:	f006 fd20 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 8001956:	2002      	movs	r0, #2
 8001958:	f000 ffba 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 800195c:	7dfb      	ldrb	r3, [r7, #23]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0e2      	beq.n	8001928 <TurnOnAt+0x2b0>
		}
		break;
 8001962:	e028      	b.n	80019b6 <TurnOnAt+0x33e>
	case 8:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001964:	2201      	movs	r2, #1
 8001966:	2102      	movs	r1, #2
 8001968:	4816      	ldr	r0, [pc, #88]	; (80019c4 <TurnOnAt+0x34c>)
 800196a:	f002 f943 	bl	8003bf4 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800196e:	200a      	movs	r0, #10
 8001970:	f000 ffae 	bl	80028d0 <HAL_Delay>
		boot[4] = 56;
 8001974:	2338      	movs	r3, #56	; 0x38
 8001976:	743b      	strb	r3, [r7, #16]
		while(bootState==0){
 8001978:	e019      	b.n	80019ae <TurnOnAt+0x336>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800197a:	2201      	movs	r2, #1
 800197c:	2102      	movs	r1, #2
 800197e:	4811      	ldr	r0, [pc, #68]	; (80019c4 <TurnOnAt+0x34c>)
 8001980:	f002 f938 	bl	8003bf4 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8001984:	200a      	movs	r0, #10
 8001986:	f000 ffa3 	bl	80028d0 <HAL_Delay>
			VL53L1X_BootState(dev, &bootState);
 800198a:	4b0f      	ldr	r3, [pc, #60]	; (80019c8 <TurnOnAt+0x350>)
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	f107 0217 	add.w	r2, r7, #23
 8001992:	4611      	mov	r1, r2
 8001994:	4618      	mov	r0, r3
 8001996:	f007 f9a6 	bl	8008ce6 <VL53L1X_BootState>
			HAL_UART_Transmit(&huart2, boot, 8, 10);
 800199a:	f107 010c 	add.w	r1, r7, #12
 800199e:	230a      	movs	r3, #10
 80019a0:	2208      	movs	r2, #8
 80019a2:	480a      	ldr	r0, [pc, #40]	; (80019cc <TurnOnAt+0x354>)
 80019a4:	f006 fcf7 	bl	8008396 <HAL_UART_Transmit>
			HAL_Delay(2);
 80019a8:	2002      	movs	r0, #2
 80019aa:	f000 ff91 	bl	80028d0 <HAL_Delay>
		while(bootState==0){
 80019ae:	7dfb      	ldrb	r3, [r7, #23]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0e2      	beq.n	800197a <TurnOnAt+0x302>
		}
		break;
 80019b4:	bf00      	nop
	default:
		;
		// shit
	}
	return bootState;
 80019b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3718      	adds	r7, #24
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	08009eec 	.word	0x08009eec
 80019c4:	40020800 	.word	0x40020800
 80019c8:	20000000 	.word	0x20000000
 80019cc:	200002c8 	.word	0x200002c8
 80019d0:	40020c00 	.word	0x40020c00

080019d4 <ChangeAddresses>:

uint16_t ChangeAddresses(uint8_t num_of_tof) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	71fb      	strb	r3, [r7, #7]
	uint8_t success = 1;
 80019de:	2301      	movs	r3, #1
 80019e0:	73fb      	strb	r3, [r7, #15]
	TurnOffAll();
 80019e2:	f7ff fe0f 	bl	8001604 <TurnOffAll>
	HAL_Delay(10);
 80019e6:	200a      	movs	r0, #10
 80019e8:	f000 ff72 	bl	80028d0 <HAL_Delay>
	for (uint8_t i = 0; i != num_of_tof; ++i) {
 80019ec:	2300      	movs	r3, #0
 80019ee:	73bb      	strb	r3, [r7, #14]
 80019f0:	e033      	b.n	8001a5a <ChangeAddresses+0x86>
		success *= TurnOnAt(i);
 80019f2:	7bbb      	ldrb	r3, [r7, #14]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff fe3f 	bl	8001678 <TurnOnAt>
 80019fa:	4603      	mov	r3, r0
 80019fc:	461a      	mov	r2, r3
 80019fe:	7bfb      	ldrb	r3, [r7, #15]
 8001a00:	fb12 f303 	smulbb	r3, r2, r3
 8001a04:	73fb      	strb	r3, [r7, #15]
		HAL_Delay(5);
 8001a06:	2005      	movs	r0, #5
 8001a08:	f000 ff62 	bl	80028d0 <HAL_Delay>
		printf("try init: %d\r\n", i);
 8001a0c:	7bbb      	ldrb	r3, [r7, #14]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4817      	ldr	r0, [pc, #92]	; (8001a70 <ChangeAddresses+0x9c>)
 8001a12:	f007 fb65 	bl	80090e0 <iprintf>
		VL53L1X_SensorInit(dev);
 8001a16:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <ChangeAddresses+0xa0>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f007 f84e 	bl	8008abc <VL53L1X_SensorInit>
		printf("try addr change: %d\r\n", i);
 8001a20:	7bbb      	ldrb	r3, [r7, #14]
 8001a22:	4619      	mov	r1, r3
 8001a24:	4814      	ldr	r0, [pc, #80]	; (8001a78 <ChangeAddresses+0xa4>)
 8001a26:	f007 fb5b 	bl	80090e0 <iprintf>
		VL53L1X_SetI2CAddress(dev, devs[i]);
 8001a2a:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <ChangeAddresses+0xa0>)
 8001a2c:	881a      	ldrh	r2, [r3, #0]
 8001a2e:	7bbb      	ldrb	r3, [r7, #14]
 8001a30:	4912      	ldr	r1, [pc, #72]	; (8001a7c <ChangeAddresses+0xa8>)
 8001a32:	5ccb      	ldrb	r3, [r1, r3]
 8001a34:	4619      	mov	r1, r3
 8001a36:	4610      	mov	r0, r2
 8001a38:	f007 f822 	bl	8008a80 <VL53L1X_SetI2CAddress>
		VL53L1X_StartRanging(devs[i]);
 8001a3c:	7bbb      	ldrb	r3, [r7, #14]
 8001a3e:	4a0f      	ldr	r2, [pc, #60]	; (8001a7c <ChangeAddresses+0xa8>)
 8001a40:	5cd3      	ldrb	r3, [r2, r3]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	4618      	mov	r0, r3
 8001a46:	f007 f8e7 	bl	8008c18 <VL53L1X_StartRanging>
		printf("done: %d\r\n", i);
 8001a4a:	7bbb      	ldrb	r3, [r7, #14]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	480c      	ldr	r0, [pc, #48]	; (8001a80 <ChangeAddresses+0xac>)
 8001a50:	f007 fb46 	bl	80090e0 <iprintf>
	for (uint8_t i = 0; i != num_of_tof; ++i) {
 8001a54:	7bbb      	ldrb	r3, [r7, #14]
 8001a56:	3301      	adds	r3, #1
 8001a58:	73bb      	strb	r3, [r7, #14]
 8001a5a:	7bba      	ldrb	r2, [r7, #14]
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d1c7      	bne.n	80019f2 <ChangeAddresses+0x1e>
	}
	return success;
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
 8001a64:	b29b      	uxth	r3, r3
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	08009ef4 	.word	0x08009ef4
 8001a74:	20000000 	.word	0x20000000
 8001a78:	08009f04 	.word	0x08009f04
 8001a7c:	20000004 	.word	0x20000004
 8001a80:	08009f1c 	.word	0x08009f1c

08001a84 <GetAllData>:

uint8_t GetAllData(uint8_t num_of_tof, uint16_t dis[num_of_tof]) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	6039      	str	r1, [r7, #0]
 8001a8e:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i != num_of_tof; ++i) {
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]
 8001a94:	e014      	b.n	8001ac0 <GetAllData+0x3c>
		VL53L1X_GetDistance(devs[i], &dis[i]);
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	4a0e      	ldr	r2, [pc, #56]	; (8001ad4 <GetAllData+0x50>)
 8001a9a:	5cd3      	ldrb	r3, [r2, r3]
 8001a9c:	b298      	uxth	r0, r3
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f007 f93c 	bl	8008d24 <VL53L1X_GetDistance>
		VL53L1X_ClearInterrupt(devs[i]);
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
 8001aae:	4a09      	ldr	r2, [pc, #36]	; (8001ad4 <GetAllData+0x50>)
 8001ab0:	5cd3      	ldrb	r3, [r2, r3]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f007 f86d 	bl	8008b94 <VL53L1X_ClearInterrupt>
	for (uint8_t i = 0; i != num_of_tof; ++i) {
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	3301      	adds	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
 8001ac0:	7bfa      	ldrb	r2, [r7, #15]
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d1e6      	bne.n	8001a96 <GetAllData+0x12>
		}
		VL53L1X_GetDistance(devs[i], &dis[i]);
		VL53L1X_ClearInterrupt(devs[i]);
	}
	*/
	return 1;
 8001ac8:	2301      	movs	r3, #1
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000004 	.word	0x20000004

08001ad8 <CAN_Filter_Init>:

void CAN_Filter_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	//Receiving CAN data via 0x102~0x10E
//	canFilter1.FilterMaskIdHigh = 0x7F3 << 5; // Shift 5 bit
//	canFilter1.FilterIdHigh = 0x106 << 5;
//	canFilter1.FilterMaskIdLow = 0x7F3 << 5; // Shift 5 bit
//	canFilter1.FilterIdLow = 0x106 << 5;
	canFilter1.FilterMaskIdHigh = 0x000 << 5; // Shift 5 bit
 8001adc:	4b18      	ldr	r3, [pc, #96]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
	canFilter1.FilterIdHigh = 0x000 << 5;
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
	canFilter1.FilterMaskIdLow = 0x000 << 5; // Shift 5 bit
 8001ae8:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
	canFilter1.FilterIdLow = 0x000 << 5;
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	605a      	str	r2, [r3, #4]
	canFilter1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	619a      	str	r2, [r3, #24]
	canFilter1.FilterScale = CAN_FILTERSCALE_16BIT;
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	61da      	str	r2, [r3, #28]
	canFilter1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	611a      	str	r2, [r3, #16]
	canFilter1.FilterBank = 0;
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	615a      	str	r2, [r3, #20]
	canFilter1.FilterActivation = ENABLE;
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	621a      	str	r2, [r3, #32]

	/* Set options for messages; ID type(standard), Length(8 byte) */
	can1TxHeader.RTR = CAN_RTR_DATA;
 8001b12:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <CAN_Filter_Init+0x6c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	60da      	str	r2, [r3, #12]
	can1TxHeader.IDE = CAN_ID_STD;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <CAN_Filter_Init+0x6c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	609a      	str	r2, [r3, #8]
	can1TxHeader.DLC = 8;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <CAN_Filter_Init+0x6c>)
 8001b20:	2208      	movs	r2, #8
 8001b22:	611a      	str	r2, [r3, #16]

	HAL_CAN_ConfigFilter(&hcan1, &canFilter1);
 8001b24:	4906      	ldr	r1, [pc, #24]	; (8001b40 <CAN_Filter_Init+0x68>)
 8001b26:	4808      	ldr	r0, [pc, #32]	; (8001b48 <CAN_Filter_Init+0x70>)
 8001b28:	f000 fff2 	bl	8002b10 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001b2c:	2102      	movs	r1, #2
 8001b2e:	4806      	ldr	r0, [pc, #24]	; (8001b48 <CAN_Filter_Init+0x70>)
 8001b30:	f001 fb34 	bl	800319c <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 8001b34:	4804      	ldr	r0, [pc, #16]	; (8001b48 <CAN_Filter_Init+0x70>)
 8001b36:	f001 f8cb 	bl	8002cd0 <HAL_CAN_Start>
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2000030c 	.word	0x2000030c
 8001b44:	20000350 	.word	0x20000350
 8001b48:	2000009c 	.word	0x2000009c

08001b4c <CAN_Send>:

void CAN_Send(uint8_t ID, uint8_t data0, uint8_t data1, uint8_t data2, uint8_t data3, uint8_t data4, uint8_t data5, uint8_t data6, uint8_t data7)
{
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4604      	mov	r4, r0
 8001b54:	4608      	mov	r0, r1
 8001b56:	4611      	mov	r1, r2
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4623      	mov	r3, r4
 8001b5c:	71fb      	strb	r3, [r7, #7]
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71bb      	strb	r3, [r7, #6]
 8001b62:	460b      	mov	r3, r1
 8001b64:	717b      	strb	r3, [r7, #5]
 8001b66:	4613      	mov	r3, r2
 8001b68:	713b      	strb	r3, [r7, #4]
	  /* Set options for messages; Address */
	  can1TxHeader.StdId = ID;
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	4a16      	ldr	r2, [pc, #88]	; (8001bc8 <CAN_Send+0x7c>)
 8001b6e:	6013      	str	r3, [r2, #0]

	  can1Tx0Data[7] = data7;
 8001b70:	4a16      	ldr	r2, [pc, #88]	; (8001bcc <CAN_Send+0x80>)
 8001b72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b76:	71d3      	strb	r3, [r2, #7]
	  can1Tx0Data[6] = data6;
 8001b78:	4a14      	ldr	r2, [pc, #80]	; (8001bcc <CAN_Send+0x80>)
 8001b7a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001b7e:	7193      	strb	r3, [r2, #6]
	  can1Tx0Data[5] = data5;
 8001b80:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <CAN_Send+0x80>)
 8001b82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b86:	7153      	strb	r3, [r2, #5]
	  can1Tx0Data[4] = data4;
 8001b88:	4a10      	ldr	r2, [pc, #64]	; (8001bcc <CAN_Send+0x80>)
 8001b8a:	7f3b      	ldrb	r3, [r7, #28]
 8001b8c:	7113      	strb	r3, [r2, #4]
	  can1Tx0Data[3] = data3;
 8001b8e:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <CAN_Send+0x80>)
 8001b90:	7e3b      	ldrb	r3, [r7, #24]
 8001b92:	70d3      	strb	r3, [r2, #3]
	  can1Tx0Data[2] = data2;
 8001b94:	4a0d      	ldr	r2, [pc, #52]	; (8001bcc <CAN_Send+0x80>)
 8001b96:	793b      	ldrb	r3, [r7, #4]
 8001b98:	7093      	strb	r3, [r2, #2]
	  can1Tx0Data[1] = data1;
 8001b9a:	4a0c      	ldr	r2, [pc, #48]	; (8001bcc <CAN_Send+0x80>)
 8001b9c:	797b      	ldrb	r3, [r7, #5]
 8001b9e:	7053      	strb	r3, [r2, #1]
	  can1Tx0Data[0] = data0;
 8001ba0:	4a0a      	ldr	r2, [pc, #40]	; (8001bcc <CAN_Send+0x80>)
 8001ba2:	79bb      	ldrb	r3, [r7, #6]
 8001ba4:	7013      	strb	r3, [r2, #0]
//	  can1Tx0Data[3] = 108;
//	  can1Tx0Data[2] = 108;
//	  can1Tx0Data[1] = 101;
//	  can1Tx0Data[0] = 72;

	  TxMailBox1 = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001ba6:	480a      	ldr	r0, [pc, #40]	; (8001bd0 <CAN_Send+0x84>)
 8001ba8:	f001 f9b1 	bl	8002f0e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4a09      	ldr	r2, [pc, #36]	; (8001bd4 <CAN_Send+0x88>)
 8001bb0:	6013      	str	r3, [r2, #0]
	  HAL_CAN_AddTxMessage(&hcan1, &can1TxHeader, &can1Tx0Data[0], &TxMailBox1);
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <CAN_Send+0x88>)
 8001bb4:	4a05      	ldr	r2, [pc, #20]	; (8001bcc <CAN_Send+0x80>)
 8001bb6:	4904      	ldr	r1, [pc, #16]	; (8001bc8 <CAN_Send+0x7c>)
 8001bb8:	4805      	ldr	r0, [pc, #20]	; (8001bd0 <CAN_Send+0x84>)
 8001bba:	f001 f8cd 	bl	8002d58 <HAL_CAN_AddTxMessage>
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd90      	pop	{r4, r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000350 	.word	0x20000350
 8001bcc:	20000374 	.word	0x20000374
 8001bd0:	2000009c 	.word	0x2000009c
 8001bd4:	20000370 	.word	0x20000370

08001bd8 <CAN_SendAll>:

void CAN_SendAll(void) {
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af06      	add	r7, sp, #24
	CAN_Send(0x10, speed0.i & 0xFF, (speed0.i & 0xFF00) >> 8, (speed0.i & 0xFF0000) >> 16, speed0.i >> 24, speed1.i & 0xFF, (speed1.i & 0xFF00) >> 8, (speed1.i & 0xFF0000) >> 16, speed1.i >> 24);
 8001bde:	4b5f      	ldr	r3, [pc, #380]	; (8001d5c <CAN_SendAll+0x184>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	b2dd      	uxtb	r5, r3
 8001be4:	4b5d      	ldr	r3, [pc, #372]	; (8001d5c <CAN_SendAll+0x184>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	b2de      	uxtb	r6, r3
 8001bec:	4b5b      	ldr	r3, [pc, #364]	; (8001d5c <CAN_SendAll+0x184>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	0c1b      	lsrs	r3, r3, #16
 8001bf2:	fa5f fc83 	uxtb.w	ip, r3
 8001bf6:	4b59      	ldr	r3, [pc, #356]	; (8001d5c <CAN_SendAll+0x184>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	0e1b      	lsrs	r3, r3, #24
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	4a58      	ldr	r2, [pc, #352]	; (8001d60 <CAN_SendAll+0x188>)
 8001c00:	6812      	ldr	r2, [r2, #0]
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	4956      	ldr	r1, [pc, #344]	; (8001d60 <CAN_SendAll+0x188>)
 8001c06:	6809      	ldr	r1, [r1, #0]
 8001c08:	0a09      	lsrs	r1, r1, #8
 8001c0a:	b2c9      	uxtb	r1, r1
 8001c0c:	4854      	ldr	r0, [pc, #336]	; (8001d60 <CAN_SendAll+0x188>)
 8001c0e:	6800      	ldr	r0, [r0, #0]
 8001c10:	0c00      	lsrs	r0, r0, #16
 8001c12:	b2c0      	uxtb	r0, r0
 8001c14:	4c52      	ldr	r4, [pc, #328]	; (8001d60 <CAN_SendAll+0x188>)
 8001c16:	6824      	ldr	r4, [r4, #0]
 8001c18:	0e24      	lsrs	r4, r4, #24
 8001c1a:	b2e4      	uxtb	r4, r4
 8001c1c:	9404      	str	r4, [sp, #16]
 8001c1e:	9003      	str	r0, [sp, #12]
 8001c20:	9102      	str	r1, [sp, #8]
 8001c22:	9201      	str	r2, [sp, #4]
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	4663      	mov	r3, ip
 8001c28:	4632      	mov	r2, r6
 8001c2a:	4629      	mov	r1, r5
 8001c2c:	2010      	movs	r0, #16
 8001c2e:	f7ff ff8d 	bl	8001b4c <CAN_Send>
	CAN_Send(0x11, dis[0] >> 8, dis[0] & 0xFF, dis[1] >> 8, dis[1] & 0xFF, dis[2] >> 8, dis[2] & 0xFF, 0, 0);
 8001c32:	4b4c      	ldr	r3, [pc, #304]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	881b      	ldrh	r3, [r3, #0]
 8001c38:	0a1b      	lsrs	r3, r3, #8
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	b2d8      	uxtb	r0, r3
 8001c3e:	4b49      	ldr	r3, [pc, #292]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	b2dc      	uxtb	r4, r3
 8001c46:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	b2dd      	uxtb	r5, r3
 8001c54:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	3302      	adds	r3, #2
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	4a41      	ldr	r2, [pc, #260]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c60:	6812      	ldr	r2, [r2, #0]
 8001c62:	3204      	adds	r2, #4
 8001c64:	8812      	ldrh	r2, [r2, #0]
 8001c66:	0a12      	lsrs	r2, r2, #8
 8001c68:	b292      	uxth	r2, r2
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	493d      	ldr	r1, [pc, #244]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c6e:	6809      	ldr	r1, [r1, #0]
 8001c70:	3104      	adds	r1, #4
 8001c72:	8809      	ldrh	r1, [r1, #0]
 8001c74:	b2c9      	uxtb	r1, r1
 8001c76:	2600      	movs	r6, #0
 8001c78:	9604      	str	r6, [sp, #16]
 8001c7a:	2600      	movs	r6, #0
 8001c7c:	9603      	str	r6, [sp, #12]
 8001c7e:	9102      	str	r1, [sp, #8]
 8001c80:	9201      	str	r2, [sp, #4]
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	462b      	mov	r3, r5
 8001c86:	4622      	mov	r2, r4
 8001c88:	4601      	mov	r1, r0
 8001c8a:	2011      	movs	r0, #17
 8001c8c:	f7ff ff5e 	bl	8001b4c <CAN_Send>
	CAN_Send(0x11, dis[3] >> 8, dis[3] & 0xFF, dis[4] >> 8, dis[4] & 0xFF, dis[5] >> 8, dis[5] & 0xFF, 0, 0);
 8001c90:	4b34      	ldr	r3, [pc, #208]	; (8001d64 <CAN_SendAll+0x18c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	3306      	adds	r3, #6
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	0a1b      	lsrs	r3, r3, #8
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	b2d8      	uxtb	r0, r3
 8001c9e:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <CAN_SendAll+0x18c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	3306      	adds	r3, #6
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	b2dc      	uxtb	r4, r3
 8001ca8:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <CAN_SendAll+0x18c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	3308      	adds	r3, #8
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	0a1b      	lsrs	r3, r3, #8
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	b2dd      	uxtb	r5, r3
 8001cb6:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <CAN_SendAll+0x18c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	3308      	adds	r3, #8
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	4a28      	ldr	r2, [pc, #160]	; (8001d64 <CAN_SendAll+0x18c>)
 8001cc2:	6812      	ldr	r2, [r2, #0]
 8001cc4:	320a      	adds	r2, #10
 8001cc6:	8812      	ldrh	r2, [r2, #0]
 8001cc8:	0a12      	lsrs	r2, r2, #8
 8001cca:	b292      	uxth	r2, r2
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	4925      	ldr	r1, [pc, #148]	; (8001d64 <CAN_SendAll+0x18c>)
 8001cd0:	6809      	ldr	r1, [r1, #0]
 8001cd2:	310a      	adds	r1, #10
 8001cd4:	8809      	ldrh	r1, [r1, #0]
 8001cd6:	b2c9      	uxtb	r1, r1
 8001cd8:	2600      	movs	r6, #0
 8001cda:	9604      	str	r6, [sp, #16]
 8001cdc:	2600      	movs	r6, #0
 8001cde:	9603      	str	r6, [sp, #12]
 8001ce0:	9102      	str	r1, [sp, #8]
 8001ce2:	9201      	str	r2, [sp, #4]
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	462b      	mov	r3, r5
 8001ce8:	4622      	mov	r2, r4
 8001cea:	4601      	mov	r1, r0
 8001cec:	2011      	movs	r0, #17
 8001cee:	f7ff ff2d 	bl	8001b4c <CAN_Send>
	CAN_Send(0x11, dis[6] >> 8, dis[6] & 0xFF, dis[7] >> 8, dis[7] & 0xFF, dis[8] >> 8, dis[8] & 0xFF, 0, 0);
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	; (8001d64 <CAN_SendAll+0x18c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	330c      	adds	r3, #12
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	0a1b      	lsrs	r3, r3, #8
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	b2d8      	uxtb	r0, r3
 8001d00:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <CAN_SendAll+0x18c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	330c      	adds	r3, #12
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	b2dc      	uxtb	r4, r3
 8001d0a:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <CAN_SendAll+0x18c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	330e      	adds	r3, #14
 8001d10:	881b      	ldrh	r3, [r3, #0]
 8001d12:	0a1b      	lsrs	r3, r3, #8
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	b2dd      	uxtb	r5, r3
 8001d18:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <CAN_SendAll+0x18c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	330e      	adds	r3, #14
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	4a10      	ldr	r2, [pc, #64]	; (8001d64 <CAN_SendAll+0x18c>)
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	3210      	adds	r2, #16
 8001d28:	8812      	ldrh	r2, [r2, #0]
 8001d2a:	0a12      	lsrs	r2, r2, #8
 8001d2c:	b292      	uxth	r2, r2
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	490c      	ldr	r1, [pc, #48]	; (8001d64 <CAN_SendAll+0x18c>)
 8001d32:	6809      	ldr	r1, [r1, #0]
 8001d34:	3110      	adds	r1, #16
 8001d36:	8809      	ldrh	r1, [r1, #0]
 8001d38:	b2c9      	uxtb	r1, r1
 8001d3a:	2600      	movs	r6, #0
 8001d3c:	9604      	str	r6, [sp, #16]
 8001d3e:	2600      	movs	r6, #0
 8001d40:	9603      	str	r6, [sp, #12]
 8001d42:	9102      	str	r1, [sp, #8]
 8001d44:	9201      	str	r2, [sp, #4]
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	462b      	mov	r3, r5
 8001d4a:	4622      	mov	r2, r4
 8001d4c:	4601      	mov	r1, r0
 8001d4e:	2011      	movs	r0, #17
 8001d50:	f7ff fefc 	bl	8001b4c <CAN_Send>
}
 8001d54:	bf00      	nop
 8001d56:	3704      	adds	r7, #4
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5c:	20000398 	.word	0x20000398
 8001d60:	2000039c 	.word	0x2000039c
 8001d64:	20000394 	.word	0x20000394

08001d68 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* Receiving CAN Data */
/* Get CAN1 message Through FIFO0 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &can1RxHeader, can1Rx0Data);
 8001d70:	4b17      	ldr	r3, [pc, #92]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001d72:	4a18      	ldr	r2, [pc, #96]	; (8001dd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8001d74:	2100      	movs	r1, #0
 8001d76:	4818      	ldr	r0, [pc, #96]	; (8001dd8 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001d78:	f001 f8fe 	bl	8002f78 <HAL_CAN_GetRxMessage>
	uint8_t left_dir = can1Rx0Data[0];
 8001d7c:	4b14      	ldr	r3, [pc, #80]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	73fb      	strb	r3, [r7, #15]
	uint16_t left_ccr = can1Rx0Data[1] << 8 | can1Rx0Data[2];
 8001d82:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001d84:	785b      	ldrb	r3, [r3, #1]
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	b21a      	sxth	r2, r3
 8001d8a:	4b11      	ldr	r3, [pc, #68]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001d8c:	789b      	ldrb	r3, [r3, #2]
 8001d8e:	b21b      	sxth	r3, r3
 8001d90:	4313      	orrs	r3, r2
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	81bb      	strh	r3, [r7, #12]
	uint8_t right_dir = can1Rx0Data[3];
 8001d96:	4b0e      	ldr	r3, [pc, #56]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001d98:	78db      	ldrb	r3, [r3, #3]
 8001d9a:	72fb      	strb	r3, [r7, #11]
	uint16_t right_ccr = can1Rx0Data[4] << 8 | can1Rx0Data[5];
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001d9e:	791b      	ldrb	r3, [r3, #4]
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	b21a      	sxth	r2, r3
 8001da4:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8001da6:	795b      	ldrb	r3, [r3, #5]
 8001da8:	b21b      	sxth	r3, r3
 8001daa:	4313      	orrs	r3, r2
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	813b      	strh	r3, [r7, #8]
	setLeftMotorCCR(left_ccr, left_dir);
 8001db0:	7bfa      	ldrb	r2, [r7, #15]
 8001db2:	89bb      	ldrh	r3, [r7, #12]
 8001db4:	4611      	mov	r1, r2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 f810 	bl	8001ddc <setLeftMotorCCR>
	setRightMotorCCR(right_ccr, right_dir);
 8001dbc:	7afa      	ldrb	r2, [r7, #11]
 8001dbe:	893b      	ldrh	r3, [r7, #8]
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f000 f834 	bl	8001e30 <setRightMotorCCR>
}
 8001dc8:	bf00      	nop
 8001dca:	3710      	adds	r7, #16
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	20000368 	.word	0x20000368
 8001dd4:	20000334 	.word	0x20000334
 8001dd8:	2000009c 	.word	0x2000009c

08001ddc <setLeftMotorCCR>:

void setLeftMotorCCR(uint16_t ccr, uint8_t dir) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	460a      	mov	r2, r1
 8001de6:	80fb      	strh	r3, [r7, #6]
 8001de8:	4613      	mov	r3, r2
 8001dea:	717b      	strb	r3, [r7, #5]
	if (dir == DIR_BACKWARD) {
 8001dec:	797b      	ldrb	r3, [r7, #5]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d105      	bne.n	8001dfe <setLeftMotorCCR+0x22>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001df2:	2201      	movs	r2, #1
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	480c      	ldr	r0, [pc, #48]	; (8001e28 <setLeftMotorCCR+0x4c>)
 8001df8:	f001 fefc 	bl	8003bf4 <HAL_GPIO_WritePin>
 8001dfc:	e004      	b.n	8001e08 <setLeftMotorCCR+0x2c>
	}
	else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2180      	movs	r1, #128	; 0x80
 8001e02:	4809      	ldr	r0, [pc, #36]	; (8001e28 <setLeftMotorCCR+0x4c>)
 8001e04:	f001 fef6 	bl	8003bf4 <HAL_GPIO_WritePin>

	}

	 //uint32_t ccr = (uint32_t) speed * 20;
	 if (ccr > TIM1->ARR) ccr = TIM1->ARR;
 8001e08:	88fa      	ldrh	r2, [r7, #6]
 8001e0a:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <setLeftMotorCCR+0x50>)
 8001e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d902      	bls.n	8001e18 <setLeftMotorCCR+0x3c>
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <setLeftMotorCCR+0x50>)
 8001e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e16:	80fb      	strh	r3, [r7, #6]
	 //printf("%d\r\n", ccr0);
	 TIM1->CCR2 = ccr;
 8001e18:	4a04      	ldr	r2, [pc, #16]	; (8001e2c <setLeftMotorCCR+0x50>)
 8001e1a:	88fb      	ldrh	r3, [r7, #6]
 8001e1c:	6393      	str	r3, [r2, #56]	; 0x38
	 //HAL_Delay(50);
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40020800 	.word	0x40020800
 8001e2c:	40010000 	.word	0x40010000

08001e30 <setRightMotorCCR>:

void setRightMotorCCR(uint16_t ccr, uint8_t dir) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	460a      	mov	r2, r1
 8001e3a:	80fb      	strh	r3, [r7, #6]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	717b      	strb	r3, [r7, #5]
	if (dir == DIR_BACKWARD) {
 8001e40:	797b      	ldrb	r3, [r7, #5]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d105      	bne.n	8001e52 <setRightMotorCCR+0x22>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2110      	movs	r1, #16
 8001e4a:	480c      	ldr	r0, [pc, #48]	; (8001e7c <setRightMotorCCR+0x4c>)
 8001e4c:	f001 fed2 	bl	8003bf4 <HAL_GPIO_WritePin>
 8001e50:	e004      	b.n	8001e5c <setRightMotorCCR+0x2c>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001e52:	2201      	movs	r2, #1
 8001e54:	2110      	movs	r1, #16
 8001e56:	4809      	ldr	r0, [pc, #36]	; (8001e7c <setRightMotorCCR+0x4c>)
 8001e58:	f001 fecc 	bl	8003bf4 <HAL_GPIO_WritePin>
	}


	 //uint32_t ccr = (uint32_t) speed * 20;
	 if (ccr > TIM1->ARR) ccr = TIM1->ARR;
 8001e5c:	88fa      	ldrh	r2, [r7, #6]
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <setRightMotorCCR+0x50>)
 8001e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d902      	bls.n	8001e6c <setRightMotorCCR+0x3c>
 8001e66:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <setRightMotorCCR+0x50>)
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	80fb      	strh	r3, [r7, #6]
	 TIM1->CCR1 = ccr;
 8001e6c:	4a04      	ldr	r2, [pc, #16]	; (8001e80 <setRightMotorCCR+0x50>)
 8001e6e:	88fb      	ldrh	r3, [r7, #6]
 8001e70:	6353      	str	r3, [r2, #52]	; 0x34
	 //HAL_Delay(50);
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40020400 	.word	0x40020400
 8001e80:	40010000 	.word	0x40010000
 8001e84:	00000000 	.word	0x00000000

08001e88 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	if (htim == &htim7) {
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a6d      	ldr	r2, [pc, #436]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	f040 80bd 	bne.w	8002014 <HAL_TIM_PeriodElapsedCallback+0x18c>
		  counter0 = __HAL_TIM_GET_COUNTER(&htim2);
 8001e9a:	4b6c      	ldr	r3, [pc, #432]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	4a6b      	ldr	r2, [pc, #428]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001ea2:	6013      	str	r3, [r2, #0]
		  counter1 = __HAL_TIM_GET_COUNTER(&htim5);
 8001ea4:	4b6b      	ldr	r3, [pc, #428]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eaa:	4a6b      	ldr	r2, [pc, #428]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001eac:	6013      	str	r3, [r2, #0]

		  if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) {
 8001eae:	4b67      	ldr	r3, [pc, #412]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0310 	and.w	r3, r3, #16
 8001eb8:	2b10      	cmp	r3, #16
 8001eba:	d118      	bne.n	8001eee <HAL_TIM_PeriodElapsedCallback+0x66>
			  if (counter0 <= oldCounter0){
 8001ebc:	4b64      	ldr	r3, [pc, #400]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b66      	ldr	r3, [pc, #408]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d808      	bhi.n	8001eda <HAL_TIM_PeriodElapsedCallback+0x52>
				  // pure forward
				  //printf("a1,");
				  diff0 = -counter0 + oldCounter0;
 8001ec8:	4b64      	ldr	r3, [pc, #400]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b60      	ldr	r3, [pc, #384]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b62      	ldr	r3, [pc, #392]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	e021      	b.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x96>
			  }
			  else {
				  // backward -> forward
				  //printf("a2,");
				  diff0 = (4294967295 + oldCounter0) - counter0;
 8001eda:	4b60      	ldr	r3, [pc, #384]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	4b5c      	ldr	r3, [pc, #368]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	4b5d      	ldr	r3, [pc, #372]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	e017      	b.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x96>
			  }
		  }
		  else {
			  if (counter0 <= oldCounter0) {
 8001eee:	4b58      	ldr	r3, [pc, #352]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	4b5a      	ldr	r3, [pc, #360]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d809      	bhi.n	8001f0e <HAL_TIM_PeriodElapsedCallback+0x86>
				  // forward -> backward
				  //printf("a3,");
				  diff0 = (4294967295 + oldCounter0) - counter0;
 8001efa:	4b58      	ldr	r3, [pc, #352]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b54      	ldr	r3, [pc, #336]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	3b01      	subs	r3, #1
 8001f06:	461a      	mov	r2, r3
 8001f08:	4b55      	ldr	r3, [pc, #340]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e007      	b.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x96>
			  }
			  else {
				  // pure backward
				  //printf("a4,");
				  diff0 = -counter0 + oldCounter0;
 8001f0e:	4b53      	ldr	r3, [pc, #332]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4b4f      	ldr	r3, [pc, #316]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b51      	ldr	r3, [pc, #324]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001f1c:	601a      	str	r2, [r3, #0]
			  }
		  }

		  if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim5)) {
 8001f1e:	4b4d      	ldr	r3, [pc, #308]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	2b10      	cmp	r3, #16
 8001f2a:	d118      	bne.n	8001f5e <HAL_TIM_PeriodElapsedCallback+0xd6>
			  if (counter1 >= oldCounter1) {
 8001f2c:	4b4a      	ldr	r3, [pc, #296]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4b4c      	ldr	r3, [pc, #304]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d309      	bcc.n	8001f4c <HAL_TIM_PeriodElapsedCallback+0xc4>
				  // forward -> backward change
				  //printf("b1: ");
				  diff1 = (4294967295 - oldCounter1) + counter1;
 8001f38:	4b47      	ldr	r3, [pc, #284]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4b49      	ldr	r3, [pc, #292]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	3b01      	subs	r3, #1
 8001f44:	461a      	mov	r2, r3
 8001f46:	4b48      	ldr	r3, [pc, #288]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	e020      	b.n	8001f8e <HAL_TIM_PeriodElapsedCallback+0x106>
			  }

			  else {
				  // pure backward
				  //printf("b2: ");
				  diff1 = counter1 - oldCounter1;
 8001f4c:	4b42      	ldr	r3, [pc, #264]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b44      	ldr	r3, [pc, #272]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b43      	ldr	r3, [pc, #268]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	e017      	b.n	8001f8e <HAL_TIM_PeriodElapsedCallback+0x106>
			  }

			  }
		  else {
			  if (counter1 >= oldCounter1) {
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b40      	ldr	r3, [pc, #256]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d308      	bcc.n	8001f7c <HAL_TIM_PeriodElapsedCallback+0xf4>
				  // pure forward
				  //printf("b3: ");
				  diff1 = counter1 - oldCounter1;
 8001f6a:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	4b3d      	ldr	r3, [pc, #244]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	461a      	mov	r2, r3
 8001f76:	4b3c      	ldr	r3, [pc, #240]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	e008      	b.n	8001f8e <HAL_TIM_PeriodElapsedCallback+0x106>
			  }

			  else {
				  // backward -> forward change
				  //printf("b4: ");
				  diff1 = (4294967295 - oldCounter1) + counter1;
 8001f7c:	4b36      	ldr	r3, [pc, #216]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b38      	ldr	r3, [pc, #224]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	3b01      	subs	r3, #1
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4b37      	ldr	r3, [pc, #220]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f8c:	601a      	str	r2, [r3, #0]
			  }
		  }
		  oldCounter0 = __HAL_TIM_GET_COUNTER(&htim2);
 8001f8e:	4b2f      	ldr	r3, [pc, #188]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f94:	4a31      	ldr	r2, [pc, #196]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001f96:	6013      	str	r3, [r2, #0]
		  oldCounter1 = __HAL_TIM_GET_COUNTER(&htim5);
 8001f98:	4b2e      	ldr	r3, [pc, #184]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	4a31      	ldr	r2, [pc, #196]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001fa0:	6013      	str	r3, [r2, #0]

		  speed0.fl = diff0 * 0.0054931640625 * 90.9091;
 8001fa2:	4b2f      	ldr	r3, [pc, #188]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fad4 	bl	8000554 <__aeabi_i2d>
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	4b2e      	ldr	r3, [pc, #184]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001fb2:	f7fe fb39 	bl	8000628 <__aeabi_dmul>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4610      	mov	r0, r2
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	a320      	add	r3, pc, #128	; (adr r3, 8002040 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc4:	f7fe fb30 	bl	8000628 <__aeabi_dmul>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4610      	mov	r0, r2
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f7fe fd3c 	bl	8000a4c <__aeabi_d2f>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	4a26      	ldr	r2, [pc, #152]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001fd8:	6013      	str	r3, [r2, #0]
		  speed1.fl = diff1 * 0.0054931640625 * 90.9091;
 8001fda:	4b23      	ldr	r3, [pc, #140]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe fab8 	bl	8000554 <__aeabi_i2d>
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	4b20      	ldr	r3, [pc, #128]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001fea:	f7fe fb1d 	bl	8000628 <__aeabi_dmul>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4610      	mov	r0, r2
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	a312      	add	r3, pc, #72	; (adr r3, 8002040 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffc:	f7fe fb14 	bl	8000628 <__aeabi_dmul>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4610      	mov	r0, r2
 8002006:	4619      	mov	r1, r3
 8002008:	f7fe fd20 	bl	8000a4c <__aeabi_d2f>
 800200c:	4603      	mov	r3, r0
 800200e:	4a19      	ldr	r2, [pc, #100]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002010:	6013      	str	r3, [r2, #0]
	}
	else {
		// can send
		CAN_SendAll();
	}
}
 8002012:	e00e      	b.n	8002032 <HAL_TIM_PeriodElapsedCallback+0x1aa>
	else if (htim == &htim6) {
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a18      	ldr	r2, [pc, #96]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d108      	bne.n	800202e <HAL_TIM_PeriodElapsedCallback+0x1a6>
		GetAllData(nof, dis);
 800201c:	4b17      	ldr	r3, [pc, #92]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4a17      	ldr	r2, [pc, #92]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	4611      	mov	r1, r2
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fd2c 	bl	8001a84 <GetAllData>
}
 800202c:	e001      	b.n	8002032 <HAL_TIM_PeriodElapsedCallback+0x1aa>
		CAN_SendAll();
 800202e:	f7ff fdd3 	bl	8001bd8 <CAN_SendAll>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	f3af 8000 	nop.w
 8002040:	b1c432ca 	.word	0xb1c432ca
 8002044:	4056ba2e 	.word	0x4056ba2e
 8002048:	20000280 	.word	0x20000280
 800204c:	20000160 	.word	0x20000160
 8002050:	2000037c 	.word	0x2000037c
 8002054:	200001f0 	.word	0x200001f0
 8002058:	20000380 	.word	0x20000380
 800205c:	20000384 	.word	0x20000384
 8002060:	2000038c 	.word	0x2000038c
 8002064:	20000388 	.word	0x20000388
 8002068:	20000390 	.word	0x20000390
 800206c:	3f768000 	.word	0x3f768000
 8002070:	20000398 	.word	0x20000398
 8002074:	2000039c 	.word	0x2000039c
 8002078:	20000238 	.word	0x20000238
 800207c:	20000002 	.word	0x20000002
 8002080:	20000394 	.word	0x20000394

08002084 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002088:	b672      	cpsid	i
}
 800208a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800208c:	e7fe      	b.n	800208c <Error_Handler+0x8>
	...

08002090 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <HAL_MspInit+0x4c>)
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	4a0f      	ldr	r2, [pc, #60]	; (80020dc <HAL_MspInit+0x4c>)
 80020a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020a4:	6453      	str	r3, [r2, #68]	; 0x44
 80020a6:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <HAL_MspInit+0x4c>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ae:	607b      	str	r3, [r7, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	603b      	str	r3, [r7, #0]
 80020b6:	4b09      	ldr	r3, [pc, #36]	; (80020dc <HAL_MspInit+0x4c>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	4a08      	ldr	r2, [pc, #32]	; (80020dc <HAL_MspInit+0x4c>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6413      	str	r3, [r2, #64]	; 0x40
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <HAL_MspInit+0x4c>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ca:	603b      	str	r3, [r7, #0]
 80020cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020ce:	2007      	movs	r0, #7
 80020d0:	f001 fb8a 	bl	80037e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020d4:	bf00      	nop
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40023800 	.word	0x40023800

080020e0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08a      	sub	sp, #40	; 0x28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 0314 	add.w	r3, r7, #20
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a1d      	ldr	r2, [pc, #116]	; (8002174 <HAL_CAN_MspInit+0x94>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d134      	bne.n	800216c <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	4b1c      	ldr	r3, [pc, #112]	; (8002178 <HAL_CAN_MspInit+0x98>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	4a1b      	ldr	r2, [pc, #108]	; (8002178 <HAL_CAN_MspInit+0x98>)
 800210c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002110:	6413      	str	r3, [r2, #64]	; 0x40
 8002112:	4b19      	ldr	r3, [pc, #100]	; (8002178 <HAL_CAN_MspInit+0x98>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <HAL_CAN_MspInit+0x98>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	4a14      	ldr	r2, [pc, #80]	; (8002178 <HAL_CAN_MspInit+0x98>)
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	6313      	str	r3, [r2, #48]	; 0x30
 800212e:	4b12      	ldr	r3, [pc, #72]	; (8002178 <HAL_CAN_MspInit+0x98>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800213a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002148:	2303      	movs	r3, #3
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800214c:	2309      	movs	r3, #9
 800214e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4809      	ldr	r0, [pc, #36]	; (800217c <HAL_CAN_MspInit+0x9c>)
 8002158:	f001 fbb8 	bl	80038cc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800215c:	2200      	movs	r2, #0
 800215e:	2100      	movs	r1, #0
 8002160:	2014      	movs	r0, #20
 8002162:	f001 fb4c 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002166:	2014      	movs	r0, #20
 8002168:	f001 fb65 	bl	8003836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800216c:	bf00      	nop
 800216e:	3728      	adds	r7, #40	; 0x28
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40006400 	.word	0x40006400
 8002178:	40023800 	.word	0x40023800
 800217c:	40020000 	.word	0x40020000

08002180 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	; 0x28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a1d      	ldr	r2, [pc, #116]	; (8002214 <HAL_I2C_MspInit+0x94>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d134      	bne.n	800220c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <HAL_I2C_MspInit+0x98>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a1b      	ldr	r2, [pc, #108]	; (8002218 <HAL_I2C_MspInit+0x98>)
 80021ac:	f043 0302 	orr.w	r3, r3, #2
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b19      	ldr	r3, [pc, #100]	; (8002218 <HAL_I2C_MspInit+0x98>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c4:	2312      	movs	r3, #18
 80021c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021cc:	2303      	movs	r3, #3
 80021ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021d0:	2304      	movs	r3, #4
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4619      	mov	r1, r3
 80021da:	4810      	ldr	r0, [pc, #64]	; (800221c <HAL_I2C_MspInit+0x9c>)
 80021dc:	f001 fb76 	bl	80038cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_I2C_MspInit+0x98>)
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	4a0b      	ldr	r2, [pc, #44]	; (8002218 <HAL_I2C_MspInit+0x98>)
 80021ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ee:	6413      	str	r3, [r2, #64]	; 0x40
 80021f0:	4b09      	ldr	r3, [pc, #36]	; (8002218 <HAL_I2C_MspInit+0x98>)
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2100      	movs	r1, #0
 8002200:	201f      	movs	r0, #31
 8002202:	f001 fafc 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002206:	201f      	movs	r0, #31
 8002208:	f001 fb15 	bl	8003836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800220c:	bf00      	nop
 800220e:	3728      	adds	r7, #40	; 0x28
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40005400 	.word	0x40005400
 8002218:	40023800 	.word	0x40023800
 800221c:	40020400 	.word	0x40020400

08002220 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0b      	ldr	r2, [pc, #44]	; (800225c <HAL_TIM_PWM_MspInit+0x3c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d10d      	bne.n	800224e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <HAL_TIM_PWM_MspInit+0x40>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223a:	4a09      	ldr	r2, [pc, #36]	; (8002260 <HAL_TIM_PWM_MspInit+0x40>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6453      	str	r3, [r2, #68]	; 0x44
 8002242:	4b07      	ldr	r3, [pc, #28]	; (8002260 <HAL_TIM_PWM_MspInit+0x40>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800224e:	bf00      	nop
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40010000 	.word	0x40010000
 8002260:	40023800 	.word	0x40023800

08002264 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b08c      	sub	sp, #48	; 0x30
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226c:	f107 031c 	add.w	r3, r7, #28
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]
 800227a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002284:	d152      	bne.n	800232c <HAL_TIM_Encoder_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
 800228a:	4b47      	ldr	r3, [pc, #284]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	4a46      	ldr	r2, [pc, #280]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6413      	str	r3, [r2, #64]	; 0x40
 8002296:	4b44      	ldr	r3, [pc, #272]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	61bb      	str	r3, [r7, #24]
 80022a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
 80022a6:	4b40      	ldr	r3, [pc, #256]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	4a3f      	ldr	r2, [pc, #252]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6313      	str	r3, [r2, #48]	; 0x30
 80022b2:	4b3d      	ldr	r3, [pc, #244]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	4b39      	ldr	r3, [pc, #228]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	4a38      	ldr	r2, [pc, #224]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 80022c8:	f043 0302 	orr.w	r3, r3, #2
 80022cc:	6313      	str	r3, [r2, #48]	; 0x30
 80022ce:	4b36      	ldr	r3, [pc, #216]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80022da:	2320      	movs	r3, #32
 80022dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022ea:	2301      	movs	r3, #1
 80022ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ee:	f107 031c 	add.w	r3, r7, #28
 80022f2:	4619      	mov	r1, r3
 80022f4:	482d      	ldr	r0, [pc, #180]	; (80023ac <HAL_TIM_Encoder_MspInit+0x148>)
 80022f6:	f001 fae9 	bl	80038cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022fa:	2308      	movs	r3, #8
 80022fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800230a:	2301      	movs	r3, #1
 800230c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800230e:	f107 031c 	add.w	r3, r7, #28
 8002312:	4619      	mov	r1, r3
 8002314:	4826      	ldr	r0, [pc, #152]	; (80023b0 <HAL_TIM_Encoder_MspInit+0x14c>)
 8002316:	f001 fad9 	bl	80038cc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2100      	movs	r1, #0
 800231e:	201c      	movs	r0, #28
 8002320:	f001 fa6d 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002324:	201c      	movs	r0, #28
 8002326:	f001 fa86 	bl	8003836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800232a:	e038      	b.n	800239e <HAL_TIM_Encoder_MspInit+0x13a>
  else if(htim_encoder->Instance==TIM5)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a20      	ldr	r2, [pc, #128]	; (80023b4 <HAL_TIM_Encoder_MspInit+0x150>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d133      	bne.n	800239e <HAL_TIM_Encoder_MspInit+0x13a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	4a1a      	ldr	r2, [pc, #104]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	6413      	str	r3, [r2, #64]	; 0x40
 8002346:	4b18      	ldr	r3, [pc, #96]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	4b14      	ldr	r3, [pc, #80]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a13      	ldr	r2, [pc, #76]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <HAL_TIM_Encoder_MspInit+0x144>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	60bb      	str	r3, [r7, #8]
 800236c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800236e:	2303      	movs	r3, #3
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237a:	2300      	movs	r3, #0
 800237c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800237e:	2302      	movs	r3, #2
 8002380:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002382:	f107 031c 	add.w	r3, r7, #28
 8002386:	4619      	mov	r1, r3
 8002388:	4808      	ldr	r0, [pc, #32]	; (80023ac <HAL_TIM_Encoder_MspInit+0x148>)
 800238a:	f001 fa9f 	bl	80038cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	2100      	movs	r1, #0
 8002392:	2032      	movs	r0, #50	; 0x32
 8002394:	f001 fa33 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002398:	2032      	movs	r0, #50	; 0x32
 800239a:	f001 fa4c 	bl	8003836 <HAL_NVIC_EnableIRQ>
}
 800239e:	bf00      	nop
 80023a0:	3730      	adds	r7, #48	; 0x30
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40020000 	.word	0x40020000
 80023b0:	40020400 	.word	0x40020400
 80023b4:	40000c00 	.word	0x40000c00

080023b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a2a      	ldr	r2, [pc, #168]	; (8002470 <HAL_TIM_Base_MspInit+0xb8>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d116      	bne.n	80023f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	4b29      	ldr	r3, [pc, #164]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	4a28      	ldr	r2, [pc, #160]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 80023d4:	f043 0302 	orr.w	r3, r3, #2
 80023d8:	6413      	str	r3, [r2, #64]	; 0x40
 80023da:	4b26      	ldr	r3, [pc, #152]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80023e6:	2200      	movs	r2, #0
 80023e8:	2100      	movs	r1, #0
 80023ea:	201d      	movs	r0, #29
 80023ec:	f001 fa07 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80023f0:	201d      	movs	r0, #29
 80023f2:	f001 fa20 	bl	8003836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80023f6:	e036      	b.n	8002466 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM6)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a1e      	ldr	r2, [pc, #120]	; (8002478 <HAL_TIM_Base_MspInit+0xc0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d116      	bne.n	8002430 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
 8002406:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	4a1a      	ldr	r2, [pc, #104]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 800240c:	f043 0310 	orr.w	r3, r3, #16
 8002410:	6413      	str	r3, [r2, #64]	; 0x40
 8002412:	4b18      	ldr	r3, [pc, #96]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	613b      	str	r3, [r7, #16]
 800241c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	2100      	movs	r1, #0
 8002422:	2036      	movs	r0, #54	; 0x36
 8002424:	f001 f9eb 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002428:	2036      	movs	r0, #54	; 0x36
 800242a:	f001 fa04 	bl	8003836 <HAL_NVIC_EnableIRQ>
}
 800242e:	e01a      	b.n	8002466 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a11      	ldr	r2, [pc, #68]	; (800247c <HAL_TIM_Base_MspInit+0xc4>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d115      	bne.n	8002466 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60fb      	str	r3, [r7, #12]
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	4a0c      	ldr	r2, [pc, #48]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 8002444:	f043 0320 	orr.w	r3, r3, #32
 8002448:	6413      	str	r3, [r2, #64]	; 0x40
 800244a:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <HAL_TIM_Base_MspInit+0xbc>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 0320 	and.w	r3, r3, #32
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	2037      	movs	r0, #55	; 0x37
 800245c:	f001 f9cf 	bl	80037fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002460:	2037      	movs	r0, #55	; 0x37
 8002462:	f001 f9e8 	bl	8003836 <HAL_NVIC_EnableIRQ>
}
 8002466:	bf00      	nop
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40000400 	.word	0x40000400
 8002474:	40023800 	.word	0x40023800
 8002478:	40001000 	.word	0x40001000
 800247c:	40001400 	.word	0x40001400

08002480 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b088      	sub	sp, #32
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002488:	f107 030c 	add.w	r3, r7, #12
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a12      	ldr	r2, [pc, #72]	; (80024e8 <HAL_TIM_MspPostInit+0x68>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d11e      	bne.n	80024e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	4b11      	ldr	r3, [pc, #68]	; (80024ec <HAL_TIM_MspPostInit+0x6c>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	4a10      	ldr	r2, [pc, #64]	; (80024ec <HAL_TIM_MspPostInit+0x6c>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	6313      	str	r3, [r2, #48]	; 0x30
 80024b2:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <HAL_TIM_MspPostInit+0x6c>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c4:	2302      	movs	r3, #2
 80024c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024d0:	2301      	movs	r3, #1
 80024d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d4:	f107 030c 	add.w	r3, r7, #12
 80024d8:	4619      	mov	r1, r3
 80024da:	4805      	ldr	r0, [pc, #20]	; (80024f0 <HAL_TIM_MspPostInit+0x70>)
 80024dc:	f001 f9f6 	bl	80038cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024e0:	bf00      	nop
 80024e2:	3720      	adds	r7, #32
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40010000 	.word	0x40010000
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020000 	.word	0x40020000

080024f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08a      	sub	sp, #40	; 0x28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 0314 	add.w	r3, r7, #20
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a19      	ldr	r2, [pc, #100]	; (8002578 <HAL_UART_MspInit+0x84>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d12b      	bne.n	800256e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	613b      	str	r3, [r7, #16]
 800251a:	4b18      	ldr	r3, [pc, #96]	; (800257c <HAL_UART_MspInit+0x88>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	4a17      	ldr	r2, [pc, #92]	; (800257c <HAL_UART_MspInit+0x88>)
 8002520:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002524:	6413      	str	r3, [r2, #64]	; 0x40
 8002526:	4b15      	ldr	r3, [pc, #84]	; (800257c <HAL_UART_MspInit+0x88>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	4b11      	ldr	r3, [pc, #68]	; (800257c <HAL_UART_MspInit+0x88>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a10      	ldr	r2, [pc, #64]	; (800257c <HAL_UART_MspInit+0x88>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b0e      	ldr	r3, [pc, #56]	; (800257c <HAL_UART_MspInit+0x88>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800254e:	230c      	movs	r3, #12
 8002550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002552:	2302      	movs	r3, #2
 8002554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255a:	2303      	movs	r3, #3
 800255c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800255e:	2307      	movs	r3, #7
 8002560:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002562:	f107 0314 	add.w	r3, r7, #20
 8002566:	4619      	mov	r1, r3
 8002568:	4805      	ldr	r0, [pc, #20]	; (8002580 <HAL_UART_MspInit+0x8c>)
 800256a:	f001 f9af 	bl	80038cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800256e:	bf00      	nop
 8002570:	3728      	adds	r7, #40	; 0x28
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40004400 	.word	0x40004400
 800257c:	40023800 	.word	0x40023800
 8002580:	40020000 	.word	0x40020000

08002584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <NMI_Handler+0x4>

0800258a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258e:	e7fe      	b.n	800258e <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	e7fe      	b.n	8002594 <MemManage_Handler+0x4>

08002596 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025be:	b480      	push	{r7}
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025d0:	f000 f95e 	bl	8002890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80025dc:	4802      	ldr	r0, [pc, #8]	; (80025e8 <CAN1_RX0_IRQHandler+0x10>)
 80025de:	f000 fe03 	bl	80031e8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	2000009c 	.word	0x2000009c

080025ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025f0:	4802      	ldr	r0, [pc, #8]	; (80025fc <TIM2_IRQHandler+0x10>)
 80025f2:	f004 ffd7 	bl	80075a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000160 	.word	0x20000160

08002600 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002604:	4802      	ldr	r0, [pc, #8]	; (8002610 <TIM3_IRQHandler+0x10>)
 8002606:	f004 ffcd 	bl	80075a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200001a8 	.word	0x200001a8

08002614 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002618:	4802      	ldr	r0, [pc, #8]	; (8002624 <I2C1_EV_IRQHandler+0x10>)
 800261a:	f001 ff6d 	bl	80044f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200000c4 	.word	0x200000c4

08002628 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800262c:	4802      	ldr	r0, [pc, #8]	; (8002638 <TIM5_IRQHandler+0x10>)
 800262e:	f004 ffb9 	bl	80075a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200001f0 	.word	0x200001f0

0800263c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002640:	4802      	ldr	r0, [pc, #8]	; (800264c <TIM6_DAC_IRQHandler+0x10>)
 8002642:	f004 ffaf 	bl	80075a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	20000238 	.word	0x20000238

08002650 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002654:	4802      	ldr	r0, [pc, #8]	; (8002660 <TIM7_IRQHandler+0x10>)
 8002656:	f004 ffa5 	bl	80075a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000280 	.word	0x20000280

08002664 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	e00a      	b.n	800268c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002676:	f3af 8000 	nop.w
 800267a:	4601      	mov	r1, r0
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	1c5a      	adds	r2, r3, #1
 8002680:	60ba      	str	r2, [r7, #8]
 8002682:	b2ca      	uxtb	r2, r1
 8002684:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	3301      	adds	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	429a      	cmp	r2, r3
 8002692:	dbf0      	blt.n	8002676 <_read+0x12>
	}

return len;
 8002694:	687b      	ldr	r3, [r7, #4]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_close>:
	}
	return len;
}

int _close(int file)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
	return -1;
 80026a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026c6:	605a      	str	r2, [r3, #4]
	return 0;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <_isatty>:

int _isatty(int file)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
	return 1;
 80026de:	2301      	movs	r3, #1
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
	return 0;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
	...

08002708 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002710:	4a14      	ldr	r2, [pc, #80]	; (8002764 <_sbrk+0x5c>)
 8002712:	4b15      	ldr	r3, [pc, #84]	; (8002768 <_sbrk+0x60>)
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800271c:	4b13      	ldr	r3, [pc, #76]	; (800276c <_sbrk+0x64>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d102      	bne.n	800272a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002724:	4b11      	ldr	r3, [pc, #68]	; (800276c <_sbrk+0x64>)
 8002726:	4a12      	ldr	r2, [pc, #72]	; (8002770 <_sbrk+0x68>)
 8002728:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800272a:	4b10      	ldr	r3, [pc, #64]	; (800276c <_sbrk+0x64>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4413      	add	r3, r2
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	429a      	cmp	r2, r3
 8002736:	d207      	bcs.n	8002748 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002738:	f006 fbf6 	bl	8008f28 <__errno>
 800273c:	4603      	mov	r3, r0
 800273e:	220c      	movs	r2, #12
 8002740:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002742:	f04f 33ff 	mov.w	r3, #4294967295
 8002746:	e009      	b.n	800275c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002748:	4b08      	ldr	r3, [pc, #32]	; (800276c <_sbrk+0x64>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800274e:	4b07      	ldr	r3, [pc, #28]	; (800276c <_sbrk+0x64>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4413      	add	r3, r2
 8002756:	4a05      	ldr	r2, [pc, #20]	; (800276c <_sbrk+0x64>)
 8002758:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800275a:	68fb      	ldr	r3, [r7, #12]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20020000 	.word	0x20020000
 8002768:	00000400 	.word	0x00000400
 800276c:	200003a0 	.word	0x200003a0
 8002770:	200004b8 	.word	0x200004b8

08002774 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <SystemInit+0x20>)
 800277a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800277e:	4a05      	ldr	r2, [pc, #20]	; (8002794 <SystemInit+0x20>)
 8002780:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002784:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002788:	bf00      	nop
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002798:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800279c:	480d      	ldr	r0, [pc, #52]	; (80027d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800279e:	490e      	ldr	r1, [pc, #56]	; (80027d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027a0:	4a0e      	ldr	r2, [pc, #56]	; (80027dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a4:	e002      	b.n	80027ac <LoopCopyDataInit>

080027a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027aa:	3304      	adds	r3, #4

080027ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b0:	d3f9      	bcc.n	80027a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027b2:	4a0b      	ldr	r2, [pc, #44]	; (80027e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027b4:	4c0b      	ldr	r4, [pc, #44]	; (80027e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b8:	e001      	b.n	80027be <LoopFillZerobss>

080027ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027bc:	3204      	adds	r2, #4

080027be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c0:	d3fb      	bcc.n	80027ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027c2:	f7ff ffd7 	bl	8002774 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027c6:	f006 fbb5 	bl	8008f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ca:	f7fe fb25 	bl	8000e18 <main>
  bx  lr    
 80027ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80027dc:	0800a044 	.word	0x0800a044
  ldr r2, =_sbss
 80027e0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80027e4:	200004b8 	.word	0x200004b8

080027e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027e8:	e7fe      	b.n	80027e8 <ADC_IRQHandler>
	...

080027ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027f0:	4b0e      	ldr	r3, [pc, #56]	; (800282c <HAL_Init+0x40>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0d      	ldr	r2, [pc, #52]	; (800282c <HAL_Init+0x40>)
 80027f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027fc:	4b0b      	ldr	r3, [pc, #44]	; (800282c <HAL_Init+0x40>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a0a      	ldr	r2, [pc, #40]	; (800282c <HAL_Init+0x40>)
 8002802:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002806:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002808:	4b08      	ldr	r3, [pc, #32]	; (800282c <HAL_Init+0x40>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a07      	ldr	r2, [pc, #28]	; (800282c <HAL_Init+0x40>)
 800280e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002812:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002814:	2003      	movs	r0, #3
 8002816:	f000 ffe7 	bl	80037e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800281a:	2000      	movs	r0, #0
 800281c:	f000 f808 	bl	8002830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002820:	f7ff fc36 	bl	8002090 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	40023c00 	.word	0x40023c00

08002830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002838:	4b12      	ldr	r3, [pc, #72]	; (8002884 <HAL_InitTick+0x54>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b12      	ldr	r3, [pc, #72]	; (8002888 <HAL_InitTick+0x58>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4619      	mov	r1, r3
 8002842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002846:	fbb3 f3f1 	udiv	r3, r3, r1
 800284a:	fbb2 f3f3 	udiv	r3, r2, r3
 800284e:	4618      	mov	r0, r3
 8002850:	f000 ffff 	bl	8003852 <HAL_SYSTICK_Config>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e00e      	b.n	800287c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b0f      	cmp	r3, #15
 8002862:	d80a      	bhi.n	800287a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002864:	2200      	movs	r2, #0
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	f04f 30ff 	mov.w	r0, #4294967295
 800286c:	f000 ffc7 	bl	80037fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002870:	4a06      	ldr	r2, [pc, #24]	; (800288c <HAL_InitTick+0x5c>)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	e000      	b.n	800287c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
}
 800287c:	4618      	mov	r0, r3
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	20000010 	.word	0x20000010
 8002888:	20000018 	.word	0x20000018
 800288c:	20000014 	.word	0x20000014

08002890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <HAL_IncTick+0x20>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <HAL_IncTick+0x24>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4413      	add	r3, r2
 80028a0:	4a04      	ldr	r2, [pc, #16]	; (80028b4 <HAL_IncTick+0x24>)
 80028a2:	6013      	str	r3, [r2, #0]
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20000018 	.word	0x20000018
 80028b4:	200003a4 	.word	0x200003a4

080028b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  return uwTick;
 80028bc:	4b03      	ldr	r3, [pc, #12]	; (80028cc <HAL_GetTick+0x14>)
 80028be:	681b      	ldr	r3, [r3, #0]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	200003a4 	.word	0x200003a4

080028d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d8:	f7ff ffee 	bl	80028b8 <HAL_GetTick>
 80028dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d005      	beq.n	80028f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ea:	4b0a      	ldr	r3, [pc, #40]	; (8002914 <HAL_Delay+0x44>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	461a      	mov	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028f6:	bf00      	nop
 80028f8:	f7ff ffde 	bl	80028b8 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	429a      	cmp	r2, r3
 8002906:	d8f7      	bhi.n	80028f8 <HAL_Delay+0x28>
  {
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000018 	.word	0x20000018

08002918 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e0ed      	b.n	8002b06 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d102      	bne.n	800293c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7ff fbd2 	bl	80020e0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800294c:	f7ff ffb4 	bl	80028b8 <HAL_GetTick>
 8002950:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002952:	e012      	b.n	800297a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002954:	f7ff ffb0 	bl	80028b8 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b0a      	cmp	r3, #10
 8002960:	d90b      	bls.n	800297a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2205      	movs	r2, #5
 8002972:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e0c5      	b.n	8002b06 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0e5      	beq.n	8002954 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0202 	bic.w	r2, r2, #2
 8002996:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002998:	f7ff ff8e 	bl	80028b8 <HAL_GetTick>
 800299c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800299e:	e012      	b.n	80029c6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029a0:	f7ff ff8a 	bl	80028b8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b0a      	cmp	r3, #10
 80029ac:	d90b      	bls.n	80029c6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2205      	movs	r2, #5
 80029be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e09f      	b.n	8002b06 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1e5      	bne.n	80029a0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	7e1b      	ldrb	r3, [r3, #24]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d108      	bne.n	80029ee <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e007      	b.n	80029fe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	7e5b      	ldrb	r3, [r3, #25]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d108      	bne.n	8002a18 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	e007      	b.n	8002a28 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a26:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	7e9b      	ldrb	r3, [r3, #26]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d108      	bne.n	8002a42 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f042 0220 	orr.w	r2, r2, #32
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	e007      	b.n	8002a52 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 0220 	bic.w	r2, r2, #32
 8002a50:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	7edb      	ldrb	r3, [r3, #27]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d108      	bne.n	8002a6c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0210 	bic.w	r2, r2, #16
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	e007      	b.n	8002a7c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0210 	orr.w	r2, r2, #16
 8002a7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	7f1b      	ldrb	r3, [r3, #28]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d108      	bne.n	8002a96 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0208 	orr.w	r2, r2, #8
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	e007      	b.n	8002aa6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0208 	bic.w	r2, r2, #8
 8002aa4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	7f5b      	ldrb	r3, [r3, #29]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d108      	bne.n	8002ac0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f042 0204 	orr.w	r2, r2, #4
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	e007      	b.n	8002ad0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0204 	bic.w	r2, r2, #4
 8002ace:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	ea42 0103 	orr.w	r1, r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	1e5a      	subs	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b087      	sub	sp, #28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b26:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b28:	7cfb      	ldrb	r3, [r7, #19]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d003      	beq.n	8002b36 <HAL_CAN_ConfigFilter+0x26>
 8002b2e:	7cfb      	ldrb	r3, [r7, #19]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	f040 80be 	bne.w	8002cb2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002b36:	4b65      	ldr	r3, [pc, #404]	; (8002ccc <HAL_CAN_ConfigFilter+0x1bc>)
 8002b38:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b40:	f043 0201 	orr.w	r2, r3, #1
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b50:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b64:	021b      	lsls	r3, r3, #8
 8002b66:	431a      	orrs	r2, r3
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f003 031f 	and.w	r3, r3, #31
 8002b76:	2201      	movs	r2, #1
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	43db      	mvns	r3, r3
 8002b88:	401a      	ands	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	69db      	ldr	r3, [r3, #28]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d123      	bne.n	8002be0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	401a      	ands	r2, r3
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	3248      	adds	r2, #72	; 0x48
 8002bc0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bd4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bd6:	6979      	ldr	r1, [r7, #20]
 8002bd8:	3348      	adds	r3, #72	; 0x48
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	440b      	add	r3, r1
 8002bde:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d122      	bne.n	8002c2e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c08:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	3248      	adds	r2, #72	; 0x48
 8002c0e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c22:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c24:	6979      	ldr	r1, [r7, #20]
 8002c26:	3348      	adds	r3, #72	; 0x48
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	440b      	add	r3, r1
 8002c2c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d109      	bne.n	8002c4a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	401a      	ands	r2, r3
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c48:	e007      	b.n	8002c5a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	431a      	orrs	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	401a      	ands	r2, r3
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c74:	e007      	b.n	8002c86 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d107      	bne.n	8002c9e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002ca4:	f023 0201 	bic.w	r2, r3, #1
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	e006      	b.n	8002cc0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
  }
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	40006400 	.word	0x40006400

08002cd0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d12e      	bne.n	8002d42 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cfc:	f7ff fddc 	bl	80028b8 <HAL_GetTick>
 8002d00:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d02:	e012      	b.n	8002d2a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d04:	f7ff fdd8 	bl	80028b8 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b0a      	cmp	r3, #10
 8002d10:	d90b      	bls.n	8002d2a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2205      	movs	r2, #5
 8002d22:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e012      	b.n	8002d50 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1e5      	bne.n	8002d04 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	e006      	b.n	8002d50 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d46:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
  }
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	; 0x24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
 8002d64:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d6c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d76:	7ffb      	ldrb	r3, [r7, #31]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d003      	beq.n	8002d84 <HAL_CAN_AddTxMessage+0x2c>
 8002d7c:	7ffb      	ldrb	r3, [r7, #31]
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	f040 80b8 	bne.w	8002ef4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 80a0 	beq.w	8002ee4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	0e1b      	lsrs	r3, r3, #24
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d907      	bls.n	8002dc4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e09e      	b.n	8002f02 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10d      	bne.n	8002df2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002de0:	68f9      	ldr	r1, [r7, #12]
 8002de2:	6809      	ldr	r1, [r1, #0]
 8002de4:	431a      	orrs	r2, r3
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	3318      	adds	r3, #24
 8002dea:	011b      	lsls	r3, r3, #4
 8002dec:	440b      	add	r3, r1
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	e00f      	b.n	8002e12 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dfc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e02:	68f9      	ldr	r1, [r7, #12]
 8002e04:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e06:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	3318      	adds	r3, #24
 8002e0c:	011b      	lsls	r3, r3, #4
 8002e0e:	440b      	add	r3, r1
 8002e10:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6819      	ldr	r1, [r3, #0]
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	691a      	ldr	r2, [r3, #16]
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	3318      	adds	r3, #24
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	440b      	add	r3, r1
 8002e22:	3304      	adds	r3, #4
 8002e24:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	7d1b      	ldrb	r3, [r3, #20]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d111      	bne.n	8002e52 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3318      	adds	r3, #24
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	4413      	add	r3, r2
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	6811      	ldr	r1, [r2, #0]
 8002e42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	3318      	adds	r3, #24
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	440b      	add	r3, r1
 8002e4e:	3304      	adds	r3, #4
 8002e50:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3307      	adds	r3, #7
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	061a      	lsls	r2, r3, #24
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3306      	adds	r3, #6
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	041b      	lsls	r3, r3, #16
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3305      	adds	r3, #5
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	021b      	lsls	r3, r3, #8
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	3204      	adds	r2, #4
 8002e72:	7812      	ldrb	r2, [r2, #0]
 8002e74:	4610      	mov	r0, r2
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	6811      	ldr	r1, [r2, #0]
 8002e7a:	ea43 0200 	orr.w	r2, r3, r0
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	440b      	add	r3, r1
 8002e84:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002e88:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3303      	adds	r3, #3
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	061a      	lsls	r2, r3, #24
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3302      	adds	r3, #2
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	041b      	lsls	r3, r3, #16
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	021b      	lsls	r3, r3, #8
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	7812      	ldrb	r2, [r2, #0]
 8002eaa:	4610      	mov	r0, r2
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	6811      	ldr	r1, [r2, #0]
 8002eb0:	ea43 0200 	orr.w	r2, r3, r0
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	011b      	lsls	r3, r3, #4
 8002eb8:	440b      	add	r3, r1
 8002eba:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002ebe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	3318      	adds	r3, #24
 8002ec8:	011b      	lsls	r3, r3, #4
 8002eca:	4413      	add	r3, r2
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	6811      	ldr	r1, [r2, #0]
 8002ed2:	f043 0201 	orr.w	r2, r3, #1
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	3318      	adds	r3, #24
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	440b      	add	r3, r1
 8002ede:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e00e      	b.n	8002f02 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e006      	b.n	8002f02 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
  }
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3724      	adds	r7, #36	; 0x24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b085      	sub	sp, #20
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f20:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002f22:	7afb      	ldrb	r3, [r7, #11]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d002      	beq.n	8002f2e <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002f28:	7afb      	ldrb	r3, [r7, #11]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d11d      	bne.n	8002f6a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d002      	beq.n	8002f42 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d002      	beq.n	8002f56 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	3301      	adds	r3, #1
 8002f54:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d002      	beq.n	8002f6a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
 8002f84:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f8c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f8e:	7dfb      	ldrb	r3, [r7, #23]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d003      	beq.n	8002f9c <HAL_CAN_GetRxMessage+0x24>
 8002f94:	7dfb      	ldrb	r3, [r7, #23]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	f040 80f3 	bne.w	8003182 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10e      	bne.n	8002fc0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f003 0303 	and.w	r3, r3, #3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d116      	bne.n	8002fde <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0e7      	b.n	8003190 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d107      	bne.n	8002fde <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0d8      	b.n	8003190 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	331b      	adds	r3, #27
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	4413      	add	r3, r2
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0204 	and.w	r2, r3, #4
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10c      	bne.n	8003016 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	331b      	adds	r3, #27
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	4413      	add	r3, r2
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	0d5b      	lsrs	r3, r3, #21
 800300c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	e00b      	b.n	800302e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	331b      	adds	r3, #27
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	4413      	add	r3, r2
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	08db      	lsrs	r3, r3, #3
 8003026:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	331b      	adds	r3, #27
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	4413      	add	r3, r2
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0202 	and.w	r2, r3, #2
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	331b      	adds	r3, #27
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	4413      	add	r3, r2
 8003050:	3304      	adds	r3, #4
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 020f 	and.w	r2, r3, #15
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	331b      	adds	r3, #27
 8003064:	011b      	lsls	r3, r3, #4
 8003066:	4413      	add	r3, r2
 8003068:	3304      	adds	r3, #4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	0a1b      	lsrs	r3, r3, #8
 800306e:	b2da      	uxtb	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	331b      	adds	r3, #27
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	4413      	add	r3, r2
 8003080:	3304      	adds	r3, #4
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	0c1b      	lsrs	r3, r3, #16
 8003086:	b29a      	uxth	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	4413      	add	r3, r2
 8003096:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	b2da      	uxtb	r2, r3
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	4413      	add	r3, r2
 80030ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	0a1a      	lsrs	r2, r3, #8
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	3301      	adds	r3, #1
 80030b8:	b2d2      	uxtb	r2, r2
 80030ba:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	011b      	lsls	r3, r3, #4
 80030c4:	4413      	add	r3, r2
 80030c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	0c1a      	lsrs	r2, r3, #16
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	3302      	adds	r3, #2
 80030d2:	b2d2      	uxtb	r2, r2
 80030d4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	4413      	add	r3, r2
 80030e0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	0e1a      	lsrs	r2, r3, #24
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	3303      	adds	r3, #3
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	4413      	add	r3, r2
 80030fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	3304      	adds	r3, #4
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	011b      	lsls	r3, r3, #4
 8003110:	4413      	add	r3, r2
 8003112:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	0a1a      	lsrs	r2, r3, #8
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	3305      	adds	r3, #5
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	4413      	add	r3, r2
 800312c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	0c1a      	lsrs	r2, r3, #16
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	3306      	adds	r3, #6
 8003138:	b2d2      	uxtb	r2, r2
 800313a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	4413      	add	r3, r2
 8003146:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	0e1a      	lsrs	r2, r3, #24
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	3307      	adds	r3, #7
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d108      	bne.n	800316e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68da      	ldr	r2, [r3, #12]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0220 	orr.w	r2, r2, #32
 800316a:	60da      	str	r2, [r3, #12]
 800316c:	e007      	b.n	800317e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	691a      	ldr	r2, [r3, #16]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f042 0220 	orr.w	r2, r2, #32
 800317c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e006      	b.n	8003190 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003186:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
  }
}
 8003190:	4618      	mov	r0, r3
 8003192:	371c      	adds	r7, #28
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031ac:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d002      	beq.n	80031ba <HAL_CAN_ActivateNotification+0x1e>
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d109      	bne.n	80031ce <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6959      	ldr	r1, [r3, #20]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	e006      	b.n	80031dc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
  }
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08a      	sub	sp, #40	; 0x28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80031f0:	2300      	movs	r3, #0
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d07c      	beq.n	8003328 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d023      	beq.n	8003280 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2201      	movs	r2, #1
 800323e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f983 	bl	8003556 <HAL_CAN_TxMailbox0CompleteCallback>
 8003250:	e016      	b.n	8003280 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b00      	cmp	r3, #0
 800325a:	d004      	beq.n	8003266 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003262:	627b      	str	r3, [r7, #36]	; 0x24
 8003264:	e00c      	b.n	8003280 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	2b00      	cmp	r3, #0
 800326e:	d004      	beq.n	800327a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003272:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003276:	627b      	str	r3, [r7, #36]	; 0x24
 8003278:	e002      	b.n	8003280 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f989 	bl	8003592 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003286:	2b00      	cmp	r3, #0
 8003288:	d024      	beq.n	80032d4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003292:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f963 	bl	800356a <HAL_CAN_TxMailbox1CompleteCallback>
 80032a4:	e016      	b.n	80032d4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d004      	beq.n	80032ba <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032b6:	627b      	str	r3, [r7, #36]	; 0x24
 80032b8:	e00c      	b.n	80032d4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d004      	beq.n	80032ce <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80032c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032ca:	627b      	str	r3, [r7, #36]	; 0x24
 80032cc:	e002      	b.n	80032d4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f969 	bl	80035a6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d024      	beq.n	8003328 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80032e6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f943 	bl	800357e <HAL_CAN_TxMailbox2CompleteCallback>
 80032f8:	e016      	b.n	8003328 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d004      	beq.n	800330e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800330a:	627b      	str	r3, [r7, #36]	; 0x24
 800330c:	e00c      	b.n	8003328 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d004      	beq.n	8003322 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331e:	627b      	str	r3, [r7, #36]	; 0x24
 8003320:	e002      	b.n	8003328 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 f949 	bl	80035ba <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00c      	beq.n	800334c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003342:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2210      	movs	r2, #16
 800334a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	f003 0304 	and.w	r3, r3, #4
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d006      	beq.n	800336e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2208      	movs	r2, #8
 8003366:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f930 	bl	80035ce <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d009      	beq.n	800338c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d002      	beq.n	800338c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7fe fcee 	bl	8001d68 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00c      	beq.n	80033b0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	d007      	beq.n	80033b0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80033a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033a6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2210      	movs	r2, #16
 80033ae:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80033b0:	6a3b      	ldr	r3, [r7, #32]
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00b      	beq.n	80033d2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d006      	beq.n	80033d2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2208      	movs	r2, #8
 80033ca:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 f912 	bl	80035f6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d009      	beq.n	80033f0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	f003 0303 	and.w	r3, r3, #3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f8f9 	bl	80035e2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80033f0:	6a3b      	ldr	r3, [r7, #32]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00b      	beq.n	8003412 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	f003 0310 	and.w	r3, r3, #16
 8003400:	2b00      	cmp	r3, #0
 8003402:	d006      	beq.n	8003412 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2210      	movs	r2, #16
 800340a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f8fc 	bl	800360a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003412:	6a3b      	ldr	r3, [r7, #32]
 8003414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d00b      	beq.n	8003434 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	d006      	beq.n	8003434 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2208      	movs	r2, #8
 800342c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f8f5 	bl	800361e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d07b      	beq.n	8003536 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d072      	beq.n	800352e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d008      	beq.n	8003464 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800345c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003474:	2b00      	cmp	r3, #0
 8003476:	d003      	beq.n	8003480 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	f043 0302 	orr.w	r3, r3, #2
 800347e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003480:	6a3b      	ldr	r3, [r7, #32]
 8003482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003486:	2b00      	cmp	r3, #0
 8003488:	d008      	beq.n	800349c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	f043 0304 	orr.w	r3, r3, #4
 800349a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d043      	beq.n	800352e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d03e      	beq.n	800352e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034b6:	2b60      	cmp	r3, #96	; 0x60
 80034b8:	d02b      	beq.n	8003512 <HAL_CAN_IRQHandler+0x32a>
 80034ba:	2b60      	cmp	r3, #96	; 0x60
 80034bc:	d82e      	bhi.n	800351c <HAL_CAN_IRQHandler+0x334>
 80034be:	2b50      	cmp	r3, #80	; 0x50
 80034c0:	d022      	beq.n	8003508 <HAL_CAN_IRQHandler+0x320>
 80034c2:	2b50      	cmp	r3, #80	; 0x50
 80034c4:	d82a      	bhi.n	800351c <HAL_CAN_IRQHandler+0x334>
 80034c6:	2b40      	cmp	r3, #64	; 0x40
 80034c8:	d019      	beq.n	80034fe <HAL_CAN_IRQHandler+0x316>
 80034ca:	2b40      	cmp	r3, #64	; 0x40
 80034cc:	d826      	bhi.n	800351c <HAL_CAN_IRQHandler+0x334>
 80034ce:	2b30      	cmp	r3, #48	; 0x30
 80034d0:	d010      	beq.n	80034f4 <HAL_CAN_IRQHandler+0x30c>
 80034d2:	2b30      	cmp	r3, #48	; 0x30
 80034d4:	d822      	bhi.n	800351c <HAL_CAN_IRQHandler+0x334>
 80034d6:	2b10      	cmp	r3, #16
 80034d8:	d002      	beq.n	80034e0 <HAL_CAN_IRQHandler+0x2f8>
 80034da:	2b20      	cmp	r3, #32
 80034dc:	d005      	beq.n	80034ea <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80034de:	e01d      	b.n	800351c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80034e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e2:	f043 0308 	orr.w	r3, r3, #8
 80034e6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034e8:	e019      	b.n	800351e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80034ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ec:	f043 0310 	orr.w	r3, r3, #16
 80034f0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034f2:	e014      	b.n	800351e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	f043 0320 	orr.w	r3, r3, #32
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034fc:	e00f      	b.n	800351e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80034fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003506:	e00a      	b.n	800351e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800350e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003510:	e005      	b.n	800351e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003518:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800351a:	e000      	b.n	800351e <HAL_CAN_IRQHandler+0x336>
            break;
 800351c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699a      	ldr	r2, [r3, #24]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800352c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2204      	movs	r2, #4
 8003534:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f872 	bl	8003632 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800354e:	bf00      	nop
 8003550:	3728      	adds	r7, #40	; 0x28
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800357e:	b480      	push	{r7}
 8003580:	b083      	sub	sp, #12
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr

080035ce <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr

0800361e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800361e:	b480      	push	{r7}
 8003620:	b083      	sub	sp, #12
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003626:	bf00      	nop
 8003628:	370c      	adds	r7, #12
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr

08003632 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
	...

08003648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003658:	4b0c      	ldr	r3, [pc, #48]	; (800368c <__NVIC_SetPriorityGrouping+0x44>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003664:	4013      	ands	r3, r2
 8003666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800367a:	4a04      	ldr	r2, [pc, #16]	; (800368c <__NVIC_SetPriorityGrouping+0x44>)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	60d3      	str	r3, [r2, #12]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	e000ed00 	.word	0xe000ed00

08003690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003694:	4b04      	ldr	r3, [pc, #16]	; (80036a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	0a1b      	lsrs	r3, r3, #8
 800369a:	f003 0307 	and.w	r3, r3, #7
}
 800369e:	4618      	mov	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	db0b      	blt.n	80036d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	f003 021f 	and.w	r2, r3, #31
 80036c4:	4907      	ldr	r1, [pc, #28]	; (80036e4 <__NVIC_EnableIRQ+0x38>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	095b      	lsrs	r3, r3, #5
 80036cc:	2001      	movs	r0, #1
 80036ce:	fa00 f202 	lsl.w	r2, r0, r2
 80036d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	e000e100 	.word	0xe000e100

080036e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	6039      	str	r1, [r7, #0]
 80036f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	db0a      	blt.n	8003712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	490c      	ldr	r1, [pc, #48]	; (8003734 <__NVIC_SetPriority+0x4c>)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	0112      	lsls	r2, r2, #4
 8003708:	b2d2      	uxtb	r2, r2
 800370a:	440b      	add	r3, r1
 800370c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003710:	e00a      	b.n	8003728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	b2da      	uxtb	r2, r3
 8003716:	4908      	ldr	r1, [pc, #32]	; (8003738 <__NVIC_SetPriority+0x50>)
 8003718:	79fb      	ldrb	r3, [r7, #7]
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	3b04      	subs	r3, #4
 8003720:	0112      	lsls	r2, r2, #4
 8003722:	b2d2      	uxtb	r2, r2
 8003724:	440b      	add	r3, r1
 8003726:	761a      	strb	r2, [r3, #24]
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	e000e100 	.word	0xe000e100
 8003738:	e000ed00 	.word	0xe000ed00

0800373c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800373c:	b480      	push	{r7}
 800373e:	b089      	sub	sp, #36	; 0x24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f1c3 0307 	rsb	r3, r3, #7
 8003756:	2b04      	cmp	r3, #4
 8003758:	bf28      	it	cs
 800375a:	2304      	movcs	r3, #4
 800375c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3304      	adds	r3, #4
 8003762:	2b06      	cmp	r3, #6
 8003764:	d902      	bls.n	800376c <NVIC_EncodePriority+0x30>
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	3b03      	subs	r3, #3
 800376a:	e000      	b.n	800376e <NVIC_EncodePriority+0x32>
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003770:	f04f 32ff 	mov.w	r2, #4294967295
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43da      	mvns	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	401a      	ands	r2, r3
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003784:	f04f 31ff 	mov.w	r1, #4294967295
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	fa01 f303 	lsl.w	r3, r1, r3
 800378e:	43d9      	mvns	r1, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003794:	4313      	orrs	r3, r2
         );
}
 8003796:	4618      	mov	r0, r3
 8003798:	3724      	adds	r7, #36	; 0x24
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
	...

080037a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3b01      	subs	r3, #1
 80037b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037b4:	d301      	bcc.n	80037ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037b6:	2301      	movs	r3, #1
 80037b8:	e00f      	b.n	80037da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037ba:	4a0a      	ldr	r2, [pc, #40]	; (80037e4 <SysTick_Config+0x40>)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3b01      	subs	r3, #1
 80037c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037c2:	210f      	movs	r1, #15
 80037c4:	f04f 30ff 	mov.w	r0, #4294967295
 80037c8:	f7ff ff8e 	bl	80036e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037cc:	4b05      	ldr	r3, [pc, #20]	; (80037e4 <SysTick_Config+0x40>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037d2:	4b04      	ldr	r3, [pc, #16]	; (80037e4 <SysTick_Config+0x40>)
 80037d4:	2207      	movs	r2, #7
 80037d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	e000e010 	.word	0xe000e010

080037e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff ff29 	bl	8003648 <__NVIC_SetPriorityGrouping>
}
 80037f6:	bf00      	nop
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037fe:	b580      	push	{r7, lr}
 8003800:	b086      	sub	sp, #24
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	607a      	str	r2, [r7, #4]
 800380a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003810:	f7ff ff3e 	bl	8003690 <__NVIC_GetPriorityGrouping>
 8003814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	68b9      	ldr	r1, [r7, #8]
 800381a:	6978      	ldr	r0, [r7, #20]
 800381c:	f7ff ff8e 	bl	800373c <NVIC_EncodePriority>
 8003820:	4602      	mov	r2, r0
 8003822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003826:	4611      	mov	r1, r2
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff ff5d 	bl	80036e8 <__NVIC_SetPriority>
}
 800382e:	bf00      	nop
 8003830:	3718      	adds	r7, #24
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b082      	sub	sp, #8
 800383a:	af00      	add	r7, sp, #0
 800383c:	4603      	mov	r3, r0
 800383e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff ff31 	bl	80036ac <__NVIC_EnableIRQ>
}
 800384a:	bf00      	nop
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7ff ffa2 	bl	80037a4 <SysTick_Config>
 8003860:	4603      	mov	r3, r0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800386a:	b480      	push	{r7}
 800386c:	b083      	sub	sp, #12
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d004      	beq.n	8003888 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2280      	movs	r2, #128	; 0x80
 8003882:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e00c      	b.n	80038a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2205      	movs	r2, #5
 800388c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 0201 	bic.w	r2, r2, #1
 800389e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038bc:	b2db      	uxtb	r3, r3
}
 80038be:	4618      	mov	r0, r3
 80038c0:	370c      	adds	r7, #12
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
	...

080038cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b089      	sub	sp, #36	; 0x24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038da:	2300      	movs	r3, #0
 80038dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038e2:	2300      	movs	r3, #0
 80038e4:	61fb      	str	r3, [r7, #28]
 80038e6:	e165      	b.n	8003bb4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038e8:	2201      	movs	r2, #1
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	4013      	ands	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	429a      	cmp	r2, r3
 8003902:	f040 8154 	bne.w	8003bae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f003 0303 	and.w	r3, r3, #3
 800390e:	2b01      	cmp	r3, #1
 8003910:	d005      	beq.n	800391e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800391a:	2b02      	cmp	r3, #2
 800391c:	d130      	bne.n	8003980 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	2203      	movs	r2, #3
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	4013      	ands	r3, r2
 8003934:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68da      	ldr	r2, [r3, #12]
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4313      	orrs	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003954:	2201      	movs	r2, #1
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4013      	ands	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	091b      	lsrs	r3, r3, #4
 800396a:	f003 0201 	and.w	r2, r3, #1
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4313      	orrs	r3, r2
 8003978:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f003 0303 	and.w	r3, r3, #3
 8003988:	2b03      	cmp	r3, #3
 800398a:	d017      	beq.n	80039bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	2203      	movs	r2, #3
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4013      	ands	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d123      	bne.n	8003a10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	08da      	lsrs	r2, r3, #3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3208      	adds	r2, #8
 80039d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	220f      	movs	r2, #15
 80039e0:	fa02 f303 	lsl.w	r3, r2, r3
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	691a      	ldr	r2, [r3, #16]
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	f003 0307 	and.w	r3, r3, #7
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	08da      	lsrs	r2, r3, #3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	3208      	adds	r2, #8
 8003a0a:	69b9      	ldr	r1, [r7, #24]
 8003a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	2203      	movs	r2, #3
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4013      	ands	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 0203 	and.w	r2, r3, #3
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 80ae 	beq.w	8003bae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	4b5d      	ldr	r3, [pc, #372]	; (8003bcc <HAL_GPIO_Init+0x300>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	4a5c      	ldr	r2, [pc, #368]	; (8003bcc <HAL_GPIO_Init+0x300>)
 8003a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a60:	6453      	str	r3, [r2, #68]	; 0x44
 8003a62:	4b5a      	ldr	r3, [pc, #360]	; (8003bcc <HAL_GPIO_Init+0x300>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a6e:	4a58      	ldr	r2, [pc, #352]	; (8003bd0 <HAL_GPIO_Init+0x304>)
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	089b      	lsrs	r3, r3, #2
 8003a74:	3302      	adds	r3, #2
 8003a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	220f      	movs	r2, #15
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	43db      	mvns	r3, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	4013      	ands	r3, r2
 8003a90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a4f      	ldr	r2, [pc, #316]	; (8003bd4 <HAL_GPIO_Init+0x308>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d025      	beq.n	8003ae6 <HAL_GPIO_Init+0x21a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a4e      	ldr	r2, [pc, #312]	; (8003bd8 <HAL_GPIO_Init+0x30c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d01f      	beq.n	8003ae2 <HAL_GPIO_Init+0x216>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a4d      	ldr	r2, [pc, #308]	; (8003bdc <HAL_GPIO_Init+0x310>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d019      	beq.n	8003ade <HAL_GPIO_Init+0x212>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a4c      	ldr	r2, [pc, #304]	; (8003be0 <HAL_GPIO_Init+0x314>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d013      	beq.n	8003ada <HAL_GPIO_Init+0x20e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a4b      	ldr	r2, [pc, #300]	; (8003be4 <HAL_GPIO_Init+0x318>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d00d      	beq.n	8003ad6 <HAL_GPIO_Init+0x20a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a4a      	ldr	r2, [pc, #296]	; (8003be8 <HAL_GPIO_Init+0x31c>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d007      	beq.n	8003ad2 <HAL_GPIO_Init+0x206>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a49      	ldr	r2, [pc, #292]	; (8003bec <HAL_GPIO_Init+0x320>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d101      	bne.n	8003ace <HAL_GPIO_Init+0x202>
 8003aca:	2306      	movs	r3, #6
 8003acc:	e00c      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ace:	2307      	movs	r3, #7
 8003ad0:	e00a      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ad2:	2305      	movs	r3, #5
 8003ad4:	e008      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ad6:	2304      	movs	r3, #4
 8003ad8:	e006      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ada:	2303      	movs	r3, #3
 8003adc:	e004      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e002      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <HAL_GPIO_Init+0x21c>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	69fa      	ldr	r2, [r7, #28]
 8003aea:	f002 0203 	and.w	r2, r2, #3
 8003aee:	0092      	lsls	r2, r2, #2
 8003af0:	4093      	lsls	r3, r2
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003af8:	4935      	ldr	r1, [pc, #212]	; (8003bd0 <HAL_GPIO_Init+0x304>)
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	089b      	lsrs	r3, r3, #2
 8003afe:	3302      	adds	r3, #2
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b06:	4b3a      	ldr	r3, [pc, #232]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	43db      	mvns	r3, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4013      	ands	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b22:	69ba      	ldr	r2, [r7, #24]
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b2a:	4a31      	ldr	r2, [pc, #196]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b30:	4b2f      	ldr	r3, [pc, #188]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d003      	beq.n	8003b54 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b54:	4a26      	ldr	r2, [pc, #152]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b5a:	4b25      	ldr	r3, [pc, #148]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	43db      	mvns	r3, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4013      	ands	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003b76:	69ba      	ldr	r2, [r7, #24]
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b7e:	4a1c      	ldr	r2, [pc, #112]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b84:	4b1a      	ldr	r3, [pc, #104]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	4013      	ands	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ba8:	4a11      	ldr	r2, [pc, #68]	; (8003bf0 <HAL_GPIO_Init+0x324>)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	61fb      	str	r3, [r7, #28]
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	2b0f      	cmp	r3, #15
 8003bb8:	f67f ae96 	bls.w	80038e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	3724      	adds	r7, #36	; 0x24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	40013800 	.word	0x40013800
 8003bd4:	40020000 	.word	0x40020000
 8003bd8:	40020400 	.word	0x40020400
 8003bdc:	40020800 	.word	0x40020800
 8003be0:	40020c00 	.word	0x40020c00
 8003be4:	40021000 	.word	0x40021000
 8003be8:	40021400 	.word	0x40021400
 8003bec:	40021800 	.word	0x40021800
 8003bf0:	40013c00 	.word	0x40013c00

08003bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	807b      	strh	r3, [r7, #2]
 8003c00:	4613      	mov	r3, r2
 8003c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c04:	787b      	ldrb	r3, [r7, #1]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c0a:	887a      	ldrh	r2, [r7, #2]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c10:	e003      	b.n	8003c1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c12:	887b      	ldrh	r3, [r7, #2]
 8003c14:	041a      	lsls	r2, r3, #16
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	619a      	str	r2, [r3, #24]
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
	...

08003c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e12b      	b.n	8003e92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d106      	bne.n	8003c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fe fa96 	bl	8002180 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2224      	movs	r2, #36	; 0x24
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c8c:	f002 fc68 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 8003c90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	4a81      	ldr	r2, [pc, #516]	; (8003e9c <HAL_I2C_Init+0x274>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d807      	bhi.n	8003cac <HAL_I2C_Init+0x84>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	4a80      	ldr	r2, [pc, #512]	; (8003ea0 <HAL_I2C_Init+0x278>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	bf94      	ite	ls
 8003ca4:	2301      	movls	r3, #1
 8003ca6:	2300      	movhi	r3, #0
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	e006      	b.n	8003cba <HAL_I2C_Init+0x92>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4a7d      	ldr	r2, [pc, #500]	; (8003ea4 <HAL_I2C_Init+0x27c>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	bf94      	ite	ls
 8003cb4:	2301      	movls	r3, #1
 8003cb6:	2300      	movhi	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e0e7      	b.n	8003e92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4a78      	ldr	r2, [pc, #480]	; (8003ea8 <HAL_I2C_Init+0x280>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	0c9b      	lsrs	r3, r3, #18
 8003ccc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	6a1b      	ldr	r3, [r3, #32]
 8003ce8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	4a6a      	ldr	r2, [pc, #424]	; (8003e9c <HAL_I2C_Init+0x274>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d802      	bhi.n	8003cfc <HAL_I2C_Init+0xd4>
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	e009      	b.n	8003d10 <HAL_I2C_Init+0xe8>
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d02:	fb02 f303 	mul.w	r3, r2, r3
 8003d06:	4a69      	ldr	r2, [pc, #420]	; (8003eac <HAL_I2C_Init+0x284>)
 8003d08:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0c:	099b      	lsrs	r3, r3, #6
 8003d0e:	3301      	adds	r3, #1
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d22:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	495c      	ldr	r1, [pc, #368]	; (8003e9c <HAL_I2C_Init+0x274>)
 8003d2c:	428b      	cmp	r3, r1
 8003d2e:	d819      	bhi.n	8003d64 <HAL_I2C_Init+0x13c>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	1e59      	subs	r1, r3, #1
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d3e:	1c59      	adds	r1, r3, #1
 8003d40:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d44:	400b      	ands	r3, r1
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00a      	beq.n	8003d60 <HAL_I2C_Init+0x138>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	1e59      	subs	r1, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	005b      	lsls	r3, r3, #1
 8003d54:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d58:	3301      	adds	r3, #1
 8003d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d5e:	e051      	b.n	8003e04 <HAL_I2C_Init+0x1dc>
 8003d60:	2304      	movs	r3, #4
 8003d62:	e04f      	b.n	8003e04 <HAL_I2C_Init+0x1dc>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d111      	bne.n	8003d90 <HAL_I2C_Init+0x168>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1e58      	subs	r0, r3, #1
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6859      	ldr	r1, [r3, #4]
 8003d74:	460b      	mov	r3, r1
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	440b      	add	r3, r1
 8003d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d7e:	3301      	adds	r3, #1
 8003d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	bf0c      	ite	eq
 8003d88:	2301      	moveq	r3, #1
 8003d8a:	2300      	movne	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	e012      	b.n	8003db6 <HAL_I2C_Init+0x18e>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	1e58      	subs	r0, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	460b      	mov	r3, r1
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	0099      	lsls	r1, r3, #2
 8003da0:	440b      	add	r3, r1
 8003da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da6:	3301      	adds	r3, #1
 8003da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	bf0c      	ite	eq
 8003db0:	2301      	moveq	r3, #1
 8003db2:	2300      	movne	r3, #0
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <HAL_I2C_Init+0x196>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e022      	b.n	8003e04 <HAL_I2C_Init+0x1dc>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10e      	bne.n	8003de4 <HAL_I2C_Init+0x1bc>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	1e58      	subs	r0, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6859      	ldr	r1, [r3, #4]
 8003dce:	460b      	mov	r3, r1
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	440b      	add	r3, r1
 8003dd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd8:	3301      	adds	r3, #1
 8003dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003de2:	e00f      	b.n	8003e04 <HAL_I2C_Init+0x1dc>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1e58      	subs	r0, r3, #1
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6859      	ldr	r1, [r3, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	0099      	lsls	r1, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	6809      	ldr	r1, [r1, #0]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	69da      	ldr	r2, [r3, #28]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6911      	ldr	r1, [r2, #16]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68d2      	ldr	r2, [r2, #12]
 8003e3e:	4311      	orrs	r1, r2
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	6812      	ldr	r2, [r2, #0]
 8003e44:	430b      	orrs	r3, r1
 8003e46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695a      	ldr	r2, [r3, #20]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	430a      	orrs	r2, r1
 8003e62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f042 0201 	orr.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2220      	movs	r2, #32
 8003e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	000186a0 	.word	0x000186a0
 8003ea0:	001e847f 	.word	0x001e847f
 8003ea4:	003d08ff 	.word	0x003d08ff
 8003ea8:	431bde83 	.word	0x431bde83
 8003eac:	10624dd3 	.word	0x10624dd3

08003eb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	607a      	str	r2, [r7, #4]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	817b      	strh	r3, [r7, #10]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ec4:	f7fe fcf8 	bl	80028b8 <HAL_GetTick>
 8003ec8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b20      	cmp	r3, #32
 8003ed4:	f040 80e0 	bne.w	8004098 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	2319      	movs	r3, #25
 8003ede:	2201      	movs	r2, #1
 8003ee0:	4970      	ldr	r1, [pc, #448]	; (80040a4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f001 ffd0 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003eee:	2302      	movs	r3, #2
 8003ef0:	e0d3      	b.n	800409a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d101      	bne.n	8003f00 <HAL_I2C_Master_Transmit+0x50>
 8003efc:	2302      	movs	r3, #2
 8003efe:	e0cc      	b.n	800409a <HAL_I2C_Master_Transmit+0x1ea>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d007      	beq.n	8003f26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f042 0201 	orr.w	r2, r2, #1
 8003f24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2221      	movs	r2, #33	; 0x21
 8003f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2210      	movs	r2, #16
 8003f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	893a      	ldrh	r2, [r7, #8]
 8003f56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4a50      	ldr	r2, [pc, #320]	; (80040a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f66:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f68:	8979      	ldrh	r1, [r7, #10]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	6a3a      	ldr	r2, [r7, #32]
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f001 fd92 	bl	8005a98 <I2C_MasterRequestWrite>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e08d      	b.n	800409a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f7e:	2300      	movs	r3, #0
 8003f80:	613b      	str	r3, [r7, #16]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	613b      	str	r3, [r7, #16]
 8003f92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f94:	e066      	b.n	8004064 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	6a39      	ldr	r1, [r7, #32]
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f002 f84a 	bl	8006034 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00d      	beq.n	8003fc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d107      	bne.n	8003fbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e06b      	b.n	800409a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc6:	781a      	ldrb	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d11b      	bne.n	8004038 <HAL_I2C_Master_Transmit+0x188>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004004:	2b00      	cmp	r3, #0
 8004006:	d017      	beq.n	8004038 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	781a      	ldrb	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004022:	b29b      	uxth	r3, r3
 8004024:	3b01      	subs	r3, #1
 8004026:	b29a      	uxth	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004030:	3b01      	subs	r3, #1
 8004032:	b29a      	uxth	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	6a39      	ldr	r1, [r7, #32]
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f002 f83a 	bl	80060b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00d      	beq.n	8004064 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404c:	2b04      	cmp	r3, #4
 800404e:	d107      	bne.n	8004060 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800405e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e01a      	b.n	800409a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004068:	2b00      	cmp	r3, #0
 800406a:	d194      	bne.n	8003f96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800407a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004094:	2300      	movs	r3, #0
 8004096:	e000      	b.n	800409a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004098:	2302      	movs	r3, #2
  }
}
 800409a:	4618      	mov	r0, r3
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	00100002 	.word	0x00100002
 80040a8:	ffff0000 	.word	0xffff0000

080040ac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b08c      	sub	sp, #48	; 0x30
 80040b0:	af02      	add	r7, sp, #8
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	607a      	str	r2, [r7, #4]
 80040b6:	461a      	mov	r2, r3
 80040b8:	460b      	mov	r3, r1
 80040ba:	817b      	strh	r3, [r7, #10]
 80040bc:	4613      	mov	r3, r2
 80040be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040c0:	f7fe fbfa 	bl	80028b8 <HAL_GetTick>
 80040c4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b20      	cmp	r3, #32
 80040d0:	f040 820b 	bne.w	80044ea <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d6:	9300      	str	r3, [sp, #0]
 80040d8:	2319      	movs	r3, #25
 80040da:	2201      	movs	r2, #1
 80040dc:	497c      	ldr	r1, [pc, #496]	; (80042d0 <HAL_I2C_Master_Receive+0x224>)
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f001 fed2 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80040ea:	2302      	movs	r3, #2
 80040ec:	e1fe      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HAL_I2C_Master_Receive+0x50>
 80040f8:	2302      	movs	r3, #2
 80040fa:	e1f7      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b01      	cmp	r3, #1
 8004110:	d007      	beq.n	8004122 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f042 0201 	orr.w	r2, r2, #1
 8004120:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004130:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2222      	movs	r2, #34	; 0x22
 8004136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2210      	movs	r2, #16
 800413e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	893a      	ldrh	r2, [r7, #8]
 8004152:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004158:	b29a      	uxth	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	4a5c      	ldr	r2, [pc, #368]	; (80042d4 <HAL_I2C_Master_Receive+0x228>)
 8004162:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004164:	8979      	ldrh	r1, [r7, #10]
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f001 fd16 	bl	8005b9c <I2C_MasterRequestRead>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e1b8      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800417e:	2b00      	cmp	r3, #0
 8004180:	d113      	bne.n	80041aa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004182:	2300      	movs	r3, #0
 8004184:	623b      	str	r3, [r7, #32]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695b      	ldr	r3, [r3, #20]
 800418c:	623b      	str	r3, [r7, #32]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	623b      	str	r3, [r7, #32]
 8004196:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	e18c      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d11b      	bne.n	80041ea <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c2:	2300      	movs	r3, #0
 80041c4:	61fb      	str	r3, [r7, #28]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	61fb      	str	r3, [r7, #28]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	e16c      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d11b      	bne.n	800422a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004200:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004210:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004212:	2300      	movs	r3, #0
 8004214:	61bb      	str	r3, [r7, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	61bb      	str	r3, [r7, #24]
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	e14c      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004238:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004250:	e138      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004256:	2b03      	cmp	r3, #3
 8004258:	f200 80f1 	bhi.w	800443e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004260:	2b01      	cmp	r3, #1
 8004262:	d123      	bne.n	80042ac <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004266:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f001 ff97 	bl	800619c <I2C_WaitOnRXNEFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e139      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	691a      	ldr	r2, [r3, #16]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004282:	b2d2      	uxtb	r2, r2
 8004284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428a:	1c5a      	adds	r2, r3, #1
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004294:	3b01      	subs	r3, #1
 8004296:	b29a      	uxth	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	3b01      	subs	r3, #1
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042aa:	e10b      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d14e      	bne.n	8004352 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ba:	2200      	movs	r2, #0
 80042bc:	4906      	ldr	r1, [pc, #24]	; (80042d8 <HAL_I2C_Master_Receive+0x22c>)
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f001 fde2 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d008      	beq.n	80042dc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e10e      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
 80042ce:	bf00      	nop
 80042d0:	00100002 	.word	0x00100002
 80042d4:	ffff0000 	.word	0xffff0000
 80042d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	b2d2      	uxtb	r2, r2
 800432a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004346:	b29b      	uxth	r3, r3
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004350:	e0b8      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004358:	2200      	movs	r2, #0
 800435a:	4966      	ldr	r1, [pc, #408]	; (80044f4 <HAL_I2C_Master_Receive+0x448>)
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f001 fd93 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e0bf      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691a      	ldr	r2, [r3, #16]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b4:	2200      	movs	r2, #0
 80043b6:	494f      	ldr	r1, [pc, #316]	; (80044f4 <HAL_I2C_Master_Receive+0x448>)
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f001 fd65 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e091      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	3b01      	subs	r3, #1
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004432:	b29b      	uxth	r3, r3
 8004434:	3b01      	subs	r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800443c:	e042      	b.n	80044c4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800443e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004440:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f001 feaa 	bl	800619c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e04c      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	691a      	ldr	r2, [r3, #16]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	b2d2      	uxtb	r2, r2
 800445e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800447a:	b29b      	uxth	r3, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b04      	cmp	r3, #4
 8004490:	d118      	bne.n	80044c4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449c:	b2d2      	uxtb	r2, r2
 800449e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f47f aec2 	bne.w	8004252 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80044e6:	2300      	movs	r3, #0
 80044e8:	e000      	b.n	80044ec <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80044ea:	2302      	movs	r3, #2
  }
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3728      	adds	r7, #40	; 0x28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	00010004 	.word	0x00010004

080044f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004510:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004518:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004520:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	2b10      	cmp	r3, #16
 8004526:	d003      	beq.n	8004530 <HAL_I2C_EV_IRQHandler+0x38>
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	2b40      	cmp	r3, #64	; 0x40
 800452c:	f040 80c1 	bne.w	80046b2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10d      	bne.n	8004566 <HAL_I2C_EV_IRQHandler+0x6e>
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004550:	d003      	beq.n	800455a <HAL_I2C_EV_IRQHandler+0x62>
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004558:	d101      	bne.n	800455e <HAL_I2C_EV_IRQHandler+0x66>
 800455a:	2301      	movs	r3, #1
 800455c:	e000      	b.n	8004560 <HAL_I2C_EV_IRQHandler+0x68>
 800455e:	2300      	movs	r3, #0
 8004560:	2b01      	cmp	r3, #1
 8004562:	f000 8132 	beq.w	80047ca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	f003 0301 	and.w	r3, r3, #1
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00c      	beq.n	800458a <HAL_I2C_EV_IRQHandler+0x92>
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	0a5b      	lsrs	r3, r3, #9
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d006      	beq.n	800458a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f001 fe92 	bl	80062a6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fcdc 	bl	8004f40 <I2C_Master_SB>
 8004588:	e092      	b.n	80046b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	08db      	lsrs	r3, r3, #3
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d009      	beq.n	80045aa <HAL_I2C_EV_IRQHandler+0xb2>
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	0a5b      	lsrs	r3, r3, #9
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fd52 	bl	800504c <I2C_Master_ADD10>
 80045a8:	e082      	b.n	80046b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d009      	beq.n	80045ca <HAL_I2C_EV_IRQHandler+0xd2>
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	0a5b      	lsrs	r3, r3, #9
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 fd6c 	bl	80050a0 <I2C_Master_ADDR>
 80045c8:	e072      	b.n	80046b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	089b      	lsrs	r3, r3, #2
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d03b      	beq.n	800464e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045e4:	f000 80f3 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	09db      	lsrs	r3, r3, #7
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00f      	beq.n	8004614 <HAL_I2C_EV_IRQHandler+0x11c>
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	0a9b      	lsrs	r3, r3, #10
 80045f8:	f003 0301 	and.w	r3, r3, #1
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d009      	beq.n	8004614 <HAL_I2C_EV_IRQHandler+0x11c>
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	089b      	lsrs	r3, r3, #2
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d103      	bne.n	8004614 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f94c 	bl	80048aa <I2C_MasterTransmit_TXE>
 8004612:	e04d      	b.n	80046b0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	089b      	lsrs	r3, r3, #2
 8004618:	f003 0301 	and.w	r3, r3, #1
 800461c:	2b00      	cmp	r3, #0
 800461e:	f000 80d6 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	0a5b      	lsrs	r3, r3, #9
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	f000 80cf 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004630:	7bbb      	ldrb	r3, [r7, #14]
 8004632:	2b21      	cmp	r3, #33	; 0x21
 8004634:	d103      	bne.n	800463e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f9d3 	bl	80049e2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800463c:	e0c7      	b.n	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	2b40      	cmp	r3, #64	; 0x40
 8004642:	f040 80c4 	bne.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 fa41 	bl	8004ace <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800464c:	e0bf      	b.n	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004658:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800465c:	f000 80b7 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	099b      	lsrs	r3, r3, #6
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00f      	beq.n	800468c <HAL_I2C_EV_IRQHandler+0x194>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	0a9b      	lsrs	r3, r3, #10
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d009      	beq.n	800468c <HAL_I2C_EV_IRQHandler+0x194>
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	089b      	lsrs	r3, r3, #2
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b00      	cmp	r3, #0
 8004682:	d103      	bne.n	800468c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 fab6 	bl	8004bf6 <I2C_MasterReceive_RXNE>
 800468a:	e011      	b.n	80046b0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	089b      	lsrs	r3, r3, #2
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	f000 809a 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	0a5b      	lsrs	r3, r3, #9
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 8093 	beq.w	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 fb5f 	bl	8004d6c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046ae:	e08e      	b.n	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
 80046b0:	e08d      	b.n	80047ce <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d004      	beq.n	80046c4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	61fb      	str	r3, [r7, #28]
 80046c2:	e007      	b.n	80046d4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	085b      	lsrs	r3, r3, #1
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d012      	beq.n	8004706 <HAL_I2C_EV_IRQHandler+0x20e>
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	0a5b      	lsrs	r3, r3, #9
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00c      	beq.n	8004706 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80046fc:	69b9      	ldr	r1, [r7, #24]
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 ff1d 	bl	800553e <I2C_Slave_ADDR>
 8004704:	e066      	b.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	091b      	lsrs	r3, r3, #4
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d009      	beq.n	8004726 <HAL_I2C_EV_IRQHandler+0x22e>
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	0a5b      	lsrs	r3, r3, #9
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 ff58 	bl	80055d4 <I2C_Slave_STOPF>
 8004724:	e056      	b.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004726:	7bbb      	ldrb	r3, [r7, #14]
 8004728:	2b21      	cmp	r3, #33	; 0x21
 800472a:	d002      	beq.n	8004732 <HAL_I2C_EV_IRQHandler+0x23a>
 800472c:	7bbb      	ldrb	r3, [r7, #14]
 800472e:	2b29      	cmp	r3, #41	; 0x29
 8004730:	d125      	bne.n	800477e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	09db      	lsrs	r3, r3, #7
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00f      	beq.n	800475e <HAL_I2C_EV_IRQHandler+0x266>
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	0a9b      	lsrs	r3, r3, #10
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d009      	beq.n	800475e <HAL_I2C_EV_IRQHandler+0x266>
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	089b      	lsrs	r3, r3, #2
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	2b00      	cmp	r3, #0
 8004754:	d103      	bne.n	800475e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 fe33 	bl	80053c2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800475c:	e039      	b.n	80047d2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d033      	beq.n	80047d2 <HAL_I2C_EV_IRQHandler+0x2da>
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	0a5b      	lsrs	r3, r3, #9
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d02d      	beq.n	80047d2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 fe60 	bl	800543c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800477c:	e029      	b.n	80047d2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	099b      	lsrs	r3, r3, #6
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00f      	beq.n	80047aa <HAL_I2C_EV_IRQHandler+0x2b2>
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	0a9b      	lsrs	r3, r3, #10
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d009      	beq.n	80047aa <HAL_I2C_EV_IRQHandler+0x2b2>
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	089b      	lsrs	r3, r3, #2
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d103      	bne.n	80047aa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fe6b 	bl	800547e <I2C_SlaveReceive_RXNE>
 80047a8:	e014      	b.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	089b      	lsrs	r3, r3, #2
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00e      	beq.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	0a5b      	lsrs	r3, r3, #9
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d008      	beq.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fe99 	bl	80054fa <I2C_SlaveReceive_BTF>
 80047c8:	e004      	b.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80047ca:	bf00      	nop
 80047cc:	e002      	b.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047ce:	bf00      	nop
 80047d0:	e000      	b.n	80047d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047d2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80047d4:	3720      	adds	r7, #32
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80047e2:	bf00      	nop
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
 8004832:	460b      	mov	r3, r1
 8004834:	70fb      	strb	r3, [r7, #3]
 8004836:	4613      	mov	r3, r2
 8004838:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004846:	b480      	push	{r7}
 8004848:	b083      	sub	sp, #12
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004862:	bf00      	nop
 8004864:	370c      	adds	r7, #12
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr

0800486e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800486e:	b480      	push	{r7}
 8004870:	b083      	sub	sp, #12
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004882:	b480      	push	{r7}
 8004884:	b083      	sub	sp, #12
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800488a:	bf00      	nop
 800488c:	370c      	adds	r7, #12
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr

08004896 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004896:	b480      	push	{r7}
 8004898:	b083      	sub	sp, #12
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr

080048aa <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b084      	sub	sp, #16
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048c0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d150      	bne.n	8004972 <I2C_MasterTransmit_TXE+0xc8>
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
 80048d2:	2b21      	cmp	r3, #33	; 0x21
 80048d4:	d14d      	bne.n	8004972 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d01d      	beq.n	8004918 <I2C_MasterTransmit_TXE+0x6e>
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	2b20      	cmp	r3, #32
 80048e0:	d01a      	beq.n	8004918 <I2C_MasterTransmit_TXE+0x6e>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048e8:	d016      	beq.n	8004918 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048f8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2211      	movs	r2, #17
 80048fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2220      	movs	r2, #32
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f7ff ff62 	bl	80047da <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004916:	e060      	b.n	80049da <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685a      	ldr	r2, [r3, #4]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004926:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004936:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b40      	cmp	r3, #64	; 0x40
 8004950:	d107      	bne.n	8004962 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7ff ff7d 	bl	800485a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004960:	e03b      	b.n	80049da <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7ff ff35 	bl	80047da <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004970:	e033      	b.n	80049da <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004972:	7bfb      	ldrb	r3, [r7, #15]
 8004974:	2b21      	cmp	r3, #33	; 0x21
 8004976:	d005      	beq.n	8004984 <I2C_MasterTransmit_TXE+0xda>
 8004978:	7bbb      	ldrb	r3, [r7, #14]
 800497a:	2b40      	cmp	r3, #64	; 0x40
 800497c:	d12d      	bne.n	80049da <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800497e:	7bfb      	ldrb	r3, [r7, #15]
 8004980:	2b22      	cmp	r3, #34	; 0x22
 8004982:	d12a      	bne.n	80049da <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004988:	b29b      	uxth	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	d108      	bne.n	80049a0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800499c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800499e:	e01c      	b.n	80049da <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	2b40      	cmp	r3, #64	; 0x40
 80049aa:	d103      	bne.n	80049b4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f88e 	bl	8004ace <I2C_MemoryTransmit_TXE_BTF>
}
 80049b2:	e012      	b.n	80049da <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b8:	781a      	ldrb	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80049d8:	e7ff      	b.n	80049da <I2C_MasterTransmit_TXE+0x130>
 80049da:	bf00      	nop
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b084      	sub	sp, #16
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ee:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b21      	cmp	r3, #33	; 0x21
 80049fa:	d164      	bne.n	8004ac6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d012      	beq.n	8004a2c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004a2a:	e04c      	b.n	8004ac6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d01d      	beq.n	8004a6e <I2C_MasterTransmit_BTF+0x8c>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	d01a      	beq.n	8004a6e <I2C_MasterTransmit_BTF+0x8c>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a3e:	d016      	beq.n	8004a6e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a4e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2211      	movs	r2, #17
 8004a54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7ff feb7 	bl	80047da <HAL_I2C_MasterTxCpltCallback>
}
 8004a6c:	e02b      	b.n	8004ac6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a7c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a8c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b40      	cmp	r3, #64	; 0x40
 8004aa6:	d107      	bne.n	8004ab8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7ff fed2 	bl	800485a <HAL_I2C_MemTxCpltCallback>
}
 8004ab6:	e006      	b.n	8004ac6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff fe8a 	bl	80047da <HAL_I2C_MasterTxCpltCallback>
}
 8004ac6:	bf00      	nop
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b084      	sub	sp, #16
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004adc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d11d      	bne.n	8004b22 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d10b      	bne.n	8004b06 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004afe:	1c9a      	adds	r2, r3, #2
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004b04:	e073      	b.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	121b      	asrs	r3, r3, #8
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b1a:	1c5a      	adds	r2, r3, #1
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004b20:	e065      	b.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d10b      	bne.n	8004b42 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2e:	b2da      	uxtb	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b3a:	1c5a      	adds	r2, r3, #1
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004b40:	e055      	b.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d151      	bne.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
 8004b4c:	2b22      	cmp	r3, #34	; 0x22
 8004b4e:	d10d      	bne.n	8004b6c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b5e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004b6a:	e040      	b.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d015      	beq.n	8004ba2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
 8004b78:	2b21      	cmp	r3, #33	; 0x21
 8004b7a:	d112      	bne.n	8004ba2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	781a      	ldrb	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8c:	1c5a      	adds	r2, r3, #1
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004ba0:	e025      	b.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d120      	bne.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004bac:	7bfb      	ldrb	r3, [r7, #15]
 8004bae:	2b21      	cmp	r3, #33	; 0x21
 8004bb0:	d11d      	bne.n	8004bee <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004bc0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff fe36 	bl	800485a <HAL_I2C_MemTxCpltCallback>
}
 8004bee:	bf00      	nop
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b084      	sub	sp, #16
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b22      	cmp	r3, #34	; 0x22
 8004c08:	f040 80ac 	bne.w	8004d64 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	d921      	bls.n	8004c5e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	b2d2      	uxtb	r2, r2
 8004c26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	2b03      	cmp	r3, #3
 8004c48:	f040 808c 	bne.w	8004d64 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c5a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004c5c:	e082      	b.n	8004d64 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d075      	beq.n	8004d52 <I2C_MasterReceive_RXNE+0x15c>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d002      	beq.n	8004c72 <I2C_MasterReceive_RXNE+0x7c>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d16f      	bne.n	8004d52 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f001 fa60 	bl	8006138 <I2C_WaitOnSTOPRequestThroughIT>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d142      	bne.n	8004d04 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c8c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c9c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	691a      	ldr	r2, [r3, #16]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca8:	b2d2      	uxtb	r2, r2
 8004caa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	2b40      	cmp	r3, #64	; 0x40
 8004cd6:	d10a      	bne.n	8004cee <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7ff fdc1 	bl	800486e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004cec:	e03a      	b.n	8004d64 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2212      	movs	r2, #18
 8004cfa:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff fd76 	bl	80047ee <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004d02:	e02f      	b.n	8004d64 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d12:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	691a      	ldr	r2, [r3, #16]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	3b01      	subs	r3, #1
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7ff fd99 	bl	8004882 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004d50:	e008      	b.n	8004d64 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685a      	ldr	r2, [r3, #4]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d60:	605a      	str	r2, [r3, #4]
}
 8004d62:	e7ff      	b.n	8004d64 <I2C_MasterReceive_RXNE+0x16e>
 8004d64:	bf00      	nop
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d78:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	2b04      	cmp	r3, #4
 8004d82:	d11b      	bne.n	8004dbc <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d92:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	691a      	ldr	r2, [r3, #16]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	3b01      	subs	r3, #1
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004dba:	e0bd      	b.n	8004f38 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	2b03      	cmp	r3, #3
 8004dc4:	d129      	bne.n	8004e1a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dd4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2b04      	cmp	r3, #4
 8004dda:	d00a      	beq.n	8004df2 <I2C_MasterReceive_BTF+0x86>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d007      	beq.n	8004df2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004df0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	691a      	ldr	r2, [r3, #16]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	b2d2      	uxtb	r2, r2
 8004dfe:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004e18:	e08e      	b.n	8004f38 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d176      	bne.n	8004f12 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d002      	beq.n	8004e30 <I2C_MasterReceive_BTF+0xc4>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2b10      	cmp	r3, #16
 8004e2e:	d108      	bne.n	8004e42 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	e019      	b.n	8004e76 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2b04      	cmp	r3, #4
 8004e46:	d002      	beq.n	8004e4e <I2C_MasterReceive_BTF+0xe2>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d108      	bne.n	8004e60 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	e00a      	b.n	8004e76 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2b10      	cmp	r3, #16
 8004e64:	d007      	beq.n	8004e76 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e74:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	691a      	ldr	r2, [r3, #16]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e80:	b2d2      	uxtb	r2, r2
 8004e82:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	691a      	ldr	r2, [r3, #16]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004ed0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b40      	cmp	r3, #64	; 0x40
 8004ee4:	d10a      	bne.n	8004efc <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff fcba 	bl	800486e <HAL_I2C_MemRxCpltCallback>
}
 8004efa:	e01d      	b.n	8004f38 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2212      	movs	r2, #18
 8004f08:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7ff fc6f 	bl	80047ee <HAL_I2C_MasterRxCpltCallback>
}
 8004f10:	e012      	b.n	8004f38 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1c:	b2d2      	uxtb	r2, r2
 8004f1e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b40      	cmp	r3, #64	; 0x40
 8004f52:	d117      	bne.n	8004f84 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d109      	bne.n	8004f70 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	461a      	mov	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f6c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004f6e:	e067      	b.n	8005040 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	b2da      	uxtb	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	611a      	str	r2, [r3, #16]
}
 8004f82:	e05d      	b.n	8005040 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f8c:	d133      	bne.n	8004ff6 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b21      	cmp	r3, #33	; 0x21
 8004f98:	d109      	bne.n	8004fae <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004faa:	611a      	str	r2, [r3, #16]
 8004fac:	e008      	b.n	8004fc0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	f043 0301 	orr.w	r3, r3, #1
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d004      	beq.n	8004fd2 <I2C_Master_SB+0x92>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d108      	bne.n	8004fe4 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d032      	beq.n	8005040 <I2C_Master_SB+0x100>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d02d      	beq.n	8005040 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ff2:	605a      	str	r2, [r3, #4]
}
 8004ff4:	e024      	b.n	8005040 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10e      	bne.n	800501c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005002:	b29b      	uxth	r3, r3
 8005004:	11db      	asrs	r3, r3, #7
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f003 0306 	and.w	r3, r3, #6
 800500c:	b2db      	uxtb	r3, r3
 800500e:	f063 030f 	orn	r3, r3, #15
 8005012:	b2da      	uxtb	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	611a      	str	r2, [r3, #16]
}
 800501a:	e011      	b.n	8005040 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005020:	2b01      	cmp	r3, #1
 8005022:	d10d      	bne.n	8005040 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005028:	b29b      	uxth	r3, r3
 800502a:	11db      	asrs	r3, r3, #7
 800502c:	b2db      	uxtb	r3, r3
 800502e:	f003 0306 	and.w	r3, r3, #6
 8005032:	b2db      	uxtb	r3, r3
 8005034:	f063 030e 	orn	r3, r3, #14
 8005038:	b2da      	uxtb	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	611a      	str	r2, [r3, #16]
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005058:	b2da      	uxtb	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005064:	2b00      	cmp	r3, #0
 8005066:	d004      	beq.n	8005072 <I2C_Master_ADD10+0x26>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800506c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800506e:	2b00      	cmp	r3, #0
 8005070:	d108      	bne.n	8005084 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00c      	beq.n	8005094 <I2C_Master_ADD10+0x48>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005080:	2b00      	cmp	r3, #0
 8005082:	d007      	beq.n	8005094 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005092:	605a      	str	r2, [r3, #4]
  }
}
 8005094:	bf00      	nop
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b091      	sub	sp, #68	; 0x44
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b22      	cmp	r3, #34	; 0x22
 80050c8:	f040 8169 	bne.w	800539e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10f      	bne.n	80050f4 <I2C_Master_ADDR+0x54>
 80050d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80050d8:	2b40      	cmp	r3, #64	; 0x40
 80050da:	d10b      	bne.n	80050f4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050dc:	2300      	movs	r3, #0
 80050de:	633b      	str	r3, [r7, #48]	; 0x30
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	633b      	str	r3, [r7, #48]	; 0x30
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	633b      	str	r3, [r7, #48]	; 0x30
 80050f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f2:	e160      	b.n	80053b6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d11d      	bne.n	8005138 <I2C_Master_ADDR+0x98>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005104:	d118      	bne.n	8005138 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005106:	2300      	movs	r3, #0
 8005108:	62fb      	str	r3, [r7, #44]	; 0x2c
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	62fb      	str	r3, [r7, #44]	; 0x2c
 800511a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800512a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	651a      	str	r2, [r3, #80]	; 0x50
 8005136:	e13e      	b.n	80053b6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d113      	bne.n	800516a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005142:	2300      	movs	r3, #0
 8005144:	62bb      	str	r3, [r7, #40]	; 0x28
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695b      	ldr	r3, [r3, #20]
 800514c:	62bb      	str	r3, [r7, #40]	; 0x28
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	62bb      	str	r3, [r7, #40]	; 0x28
 8005156:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	e115      	b.n	8005396 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	f040 808a 	bne.w	800528a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005178:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800517c:	d137      	bne.n	80051ee <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800518c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800519c:	d113      	bne.n	80051c6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ac:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ae:	2300      	movs	r3, #0
 80051b0:	627b      	str	r3, [r7, #36]	; 0x24
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	627b      	str	r3, [r7, #36]	; 0x24
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	627b      	str	r3, [r7, #36]	; 0x24
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	e0e7      	b.n	8005396 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051c6:	2300      	movs	r3, #0
 80051c8:	623b      	str	r3, [r7, #32]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	623b      	str	r3, [r7, #32]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	623b      	str	r3, [r7, #32]
 80051da:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ea:	601a      	str	r2, [r3, #0]
 80051ec:	e0d3      	b.n	8005396 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80051ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d02e      	beq.n	8005252 <I2C_Master_ADDR+0x1b2>
 80051f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f6:	2b20      	cmp	r3, #32
 80051f8:	d02b      	beq.n	8005252 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80051fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051fc:	2b12      	cmp	r3, #18
 80051fe:	d102      	bne.n	8005206 <I2C_Master_ADDR+0x166>
 8005200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005202:	2b01      	cmp	r3, #1
 8005204:	d125      	bne.n	8005252 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005208:	2b04      	cmp	r3, #4
 800520a:	d00e      	beq.n	800522a <I2C_Master_ADDR+0x18a>
 800520c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800520e:	2b02      	cmp	r3, #2
 8005210:	d00b      	beq.n	800522a <I2C_Master_ADDR+0x18a>
 8005212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005214:	2b10      	cmp	r3, #16
 8005216:	d008      	beq.n	800522a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005226:	601a      	str	r2, [r3, #0]
 8005228:	e007      	b.n	800523a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005238:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800523a:	2300      	movs	r3, #0
 800523c:	61fb      	str	r3, [r7, #28]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	61fb      	str	r3, [r7, #28]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	61fb      	str	r3, [r7, #28]
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	e0a1      	b.n	8005396 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005260:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005262:	2300      	movs	r3, #0
 8005264:	61bb      	str	r3, [r7, #24]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	61bb      	str	r3, [r7, #24]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	61bb      	str	r3, [r7, #24]
 8005276:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	e085      	b.n	8005396 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d14d      	bne.n	8005330 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005296:	2b04      	cmp	r3, #4
 8005298:	d016      	beq.n	80052c8 <I2C_Master_ADDR+0x228>
 800529a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529c:	2b02      	cmp	r3, #2
 800529e:	d013      	beq.n	80052c8 <I2C_Master_ADDR+0x228>
 80052a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a2:	2b10      	cmp	r3, #16
 80052a4:	d010      	beq.n	80052c8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052b4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052c4:	601a      	str	r2, [r3, #0]
 80052c6:	e007      	b.n	80052d8 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052d6:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052e6:	d117      	bne.n	8005318 <I2C_Master_ADDR+0x278>
 80052e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80052ee:	d00b      	beq.n	8005308 <I2C_Master_ADDR+0x268>
 80052f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d008      	beq.n	8005308 <I2C_Master_ADDR+0x268>
 80052f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d005      	beq.n	8005308 <I2C_Master_ADDR+0x268>
 80052fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fe:	2b10      	cmp	r3, #16
 8005300:	d002      	beq.n	8005308 <I2C_Master_ADDR+0x268>
 8005302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005304:	2b20      	cmp	r3, #32
 8005306:	d107      	bne.n	8005318 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005316:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005318:	2300      	movs	r3, #0
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	e032      	b.n	8005396 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800533e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800534a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800534e:	d117      	bne.n	8005380 <I2C_Master_ADDR+0x2e0>
 8005350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005352:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005356:	d00b      	beq.n	8005370 <I2C_Master_ADDR+0x2d0>
 8005358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800535a:	2b01      	cmp	r3, #1
 800535c:	d008      	beq.n	8005370 <I2C_Master_ADDR+0x2d0>
 800535e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005360:	2b08      	cmp	r3, #8
 8005362:	d005      	beq.n	8005370 <I2C_Master_ADDR+0x2d0>
 8005364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005366:	2b10      	cmp	r3, #16
 8005368:	d002      	beq.n	8005370 <I2C_Master_ADDR+0x2d0>
 800536a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536c:	2b20      	cmp	r3, #32
 800536e:	d107      	bne.n	8005380 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800537e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005380:	2300      	movs	r3, #0
 8005382:	613b      	str	r3, [r7, #16]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	613b      	str	r3, [r7, #16]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	613b      	str	r3, [r7, #16]
 8005394:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800539c:	e00b      	b.n	80053b6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	60fb      	str	r3, [r7, #12]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
}
 80053b4:	e7ff      	b.n	80053b6 <I2C_Master_ADDR+0x316>
 80053b6:	bf00      	nop
 80053b8:	3744      	adds	r7, #68	; 0x44
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053d0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d02b      	beq.n	8005434 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	781a      	ldrb	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ec:	1c5a      	adds	r2, r3, #1
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005404:	b29b      	uxth	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d114      	bne.n	8005434 <I2C_SlaveTransmit_TXE+0x72>
 800540a:	7bfb      	ldrb	r3, [r7, #15]
 800540c:	2b29      	cmp	r3, #41	; 0x29
 800540e:	d111      	bne.n	8005434 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800541e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2221      	movs	r2, #33	; 0x21
 8005424:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2228      	movs	r2, #40	; 0x28
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff f9e7 	bl	8004802 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005434:	bf00      	nop
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005448:	b29b      	uxth	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d011      	beq.n	8005472 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005452:	781a      	ldrb	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005472:	bf00      	nop
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d02c      	beq.n	80054f2 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	691a      	ldr	r2, [r3, #16]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	b2d2      	uxtb	r2, r2
 80054a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d114      	bne.n	80054f2 <I2C_SlaveReceive_RXNE+0x74>
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	2b2a      	cmp	r3, #42	; 0x2a
 80054cc:	d111      	bne.n	80054f2 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054dc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2222      	movs	r2, #34	; 0x22
 80054e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2228      	movs	r2, #40	; 0x28
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f7ff f992 	bl	8004816 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80054f2:	bf00      	nop
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005506:	b29b      	uxth	r3, r3
 8005508:	2b00      	cmp	r3, #0
 800550a:	d012      	beq.n	8005532 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	691a      	ldr	r2, [r3, #16]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	1c5a      	adds	r2, r3, #1
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005532:	bf00      	nop
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b084      	sub	sp, #16
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005548:	2300      	movs	r3, #0
 800554a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005552:	b2db      	uxtb	r3, r3
 8005554:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005558:	2b28      	cmp	r3, #40	; 0x28
 800555a:	d127      	bne.n	80055ac <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800556a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	089b      	lsrs	r3, r3, #2
 8005570:	f003 0301 	and.w	r3, r3, #1
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005578:	2301      	movs	r3, #1
 800557a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	09db      	lsrs	r3, r3, #7
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d103      	bne.n	8005590 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	81bb      	strh	r3, [r7, #12]
 800558e:	e002      	b.n	8005596 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800559e:	89ba      	ldrh	r2, [r7, #12]
 80055a0:	7bfb      	ldrb	r3, [r7, #15]
 80055a2:	4619      	mov	r1, r3
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7ff f940 	bl	800482a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80055aa:	e00e      	b.n	80055ca <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ac:	2300      	movs	r3, #0
 80055ae:	60bb      	str	r3, [r7, #8]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	60bb      	str	r3, [r7, #8]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	699b      	ldr	r3, [r3, #24]
 80055be:	60bb      	str	r3, [r7, #8]
 80055c0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80055ca:	bf00      	nop
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
	...

080055d4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055e2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055f2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80055f4:	2300      	movs	r3, #0
 80055f6:	60bb      	str	r3, [r7, #8]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	60bb      	str	r3, [r7, #8]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f042 0201 	orr.w	r2, r2, #1
 800560e:	601a      	str	r2, [r3, #0]
 8005610:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005620:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800562c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005630:	d172      	bne.n	8005718 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005632:	7bfb      	ldrb	r3, [r7, #15]
 8005634:	2b22      	cmp	r3, #34	; 0x22
 8005636:	d002      	beq.n	800563e <I2C_Slave_STOPF+0x6a>
 8005638:	7bfb      	ldrb	r3, [r7, #15]
 800563a:	2b2a      	cmp	r3, #42	; 0x2a
 800563c:	d135      	bne.n	80056aa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	b29a      	uxth	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005650:	b29b      	uxth	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	f043 0204 	orr.w	r2, r3, #4
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005670:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005676:	4618      	mov	r0, r3
 8005678:	f7fe f919 	bl	80038ae <HAL_DMA_GetState>
 800567c:	4603      	mov	r3, r0
 800567e:	2b01      	cmp	r3, #1
 8005680:	d049      	beq.n	8005716 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005686:	4a69      	ldr	r2, [pc, #420]	; (800582c <I2C_Slave_STOPF+0x258>)
 8005688:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568e:	4618      	mov	r0, r3
 8005690:	f7fe f8eb 	bl	800386a <HAL_DMA_Abort_IT>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d03d      	beq.n	8005716 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80056a4:	4610      	mov	r0, r2
 80056a6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80056a8:	e035      	b.n	8005716 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d005      	beq.n	80056ce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c6:	f043 0204 	orr.w	r2, r3, #4
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fe f8e3 	bl	80038ae <HAL_DMA_GetState>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d014      	beq.n	8005718 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f2:	4a4e      	ldr	r2, [pc, #312]	; (800582c <I2C_Slave_STOPF+0x258>)
 80056f4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7fe f8b5 	bl	800386a <HAL_DMA_Abort_IT>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d008      	beq.n	8005718 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800570a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005710:	4610      	mov	r0, r2
 8005712:	4798      	blx	r3
 8005714:	e000      	b.n	8005718 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005716:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800571c:	b29b      	uxth	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d03e      	beq.n	80057a0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b04      	cmp	r3, #4
 800572e:	d112      	bne.n	8005756 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691a      	ldr	r2, [r3, #16]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573a:	b2d2      	uxtb	r2, r2
 800573c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574c:	b29b      	uxth	r3, r3
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005760:	2b40      	cmp	r3, #64	; 0x40
 8005762:	d112      	bne.n	800578a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	691a      	ldr	r2, [r3, #16]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576e:	b2d2      	uxtb	r2, r2
 8005770:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005780:	b29b      	uxth	r3, r3
 8005782:	3b01      	subs	r3, #1
 8005784:	b29a      	uxth	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800578e:	b29b      	uxth	r3, r3
 8005790:	2b00      	cmp	r3, #0
 8005792:	d005      	beq.n	80057a0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005798:	f043 0204 	orr.w	r2, r3, #4
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f843 	bl	8005834 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80057ae:	e039      	b.n	8005824 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	2b2a      	cmp	r3, #42	; 0x2a
 80057b4:	d109      	bne.n	80057ca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2228      	movs	r2, #40	; 0x28
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f7ff f826 	bl	8004816 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b28      	cmp	r3, #40	; 0x28
 80057d4:	d111      	bne.n	80057fa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a15      	ldr	r2, [pc, #84]	; (8005830 <I2C_Slave_STOPF+0x25c>)
 80057da:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f7ff f827 	bl	8004846 <HAL_I2C_ListenCpltCallback>
}
 80057f8:	e014      	b.n	8005824 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fe:	2b22      	cmp	r3, #34	; 0x22
 8005800:	d002      	beq.n	8005808 <I2C_Slave_STOPF+0x234>
 8005802:	7bfb      	ldrb	r3, [r7, #15]
 8005804:	2b22      	cmp	r3, #34	; 0x22
 8005806:	d10d      	bne.n	8005824 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2220      	movs	r2, #32
 8005812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7fe fff9 	bl	8004816 <HAL_I2C_SlaveRxCpltCallback>
}
 8005824:	bf00      	nop
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	08005d39 	.word	0x08005d39
 8005830:	ffff0000 	.word	0xffff0000

08005834 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005842:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800584a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800584c:	7bbb      	ldrb	r3, [r7, #14]
 800584e:	2b10      	cmp	r3, #16
 8005850:	d002      	beq.n	8005858 <I2C_ITError+0x24>
 8005852:	7bbb      	ldrb	r3, [r7, #14]
 8005854:	2b40      	cmp	r3, #64	; 0x40
 8005856:	d10a      	bne.n	800586e <I2C_ITError+0x3a>
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	2b22      	cmp	r3, #34	; 0x22
 800585c:	d107      	bne.n	800586e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800586c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800586e:	7bfb      	ldrb	r3, [r7, #15]
 8005870:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005874:	2b28      	cmp	r3, #40	; 0x28
 8005876:	d107      	bne.n	8005888 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2228      	movs	r2, #40	; 0x28
 8005882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005886:	e015      	b.n	80058b4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005892:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005896:	d00a      	beq.n	80058ae <I2C_ITError+0x7a>
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b60      	cmp	r3, #96	; 0x60
 800589c:	d007      	beq.n	80058ae <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058c2:	d162      	bne.n	800598a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058d2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d020      	beq.n	8005924 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e6:	4a6a      	ldr	r2, [pc, #424]	; (8005a90 <I2C_ITError+0x25c>)
 80058e8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fd ffbb 	bl	800386a <HAL_DMA_Abort_IT>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 8089 	beq.w	8005a0e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f022 0201 	bic.w	r2, r2, #1
 800590a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800591e:	4610      	mov	r0, r2
 8005920:	4798      	blx	r3
 8005922:	e074      	b.n	8005a0e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005928:	4a59      	ldr	r2, [pc, #356]	; (8005a90 <I2C_ITError+0x25c>)
 800592a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	4618      	mov	r0, r3
 8005932:	f7fd ff9a 	bl	800386a <HAL_DMA_Abort_IT>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d068      	beq.n	8005a0e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005946:	2b40      	cmp	r3, #64	; 0x40
 8005948:	d10b      	bne.n	8005962 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	691a      	ldr	r2, [r3, #16]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 0201 	bic.w	r2, r2, #1
 8005970:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2220      	movs	r2, #32
 8005976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005984:	4610      	mov	r0, r2
 8005986:	4798      	blx	r3
 8005988:	e041      	b.n	8005a0e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b60      	cmp	r3, #96	; 0x60
 8005994:	d125      	bne.n	80059e2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2220      	movs	r2, #32
 800599a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695b      	ldr	r3, [r3, #20]
 80059aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ae:	2b40      	cmp	r3, #64	; 0x40
 80059b0:	d10b      	bne.n	80059ca <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	691a      	ldr	r2, [r3, #16]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0201 	bic.w	r2, r2, #1
 80059d8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7fe ff5b 	bl	8004896 <HAL_I2C_AbortCpltCallback>
 80059e0:	e015      	b.n	8005a0e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695b      	ldr	r3, [r3, #20]
 80059e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ec:	2b40      	cmp	r3, #64	; 0x40
 80059ee:	d10b      	bne.n	8005a08 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	691a      	ldr	r2, [r3, #16]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fa:	b2d2      	uxtb	r2, r2
 80059fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a02:	1c5a      	adds	r2, r3, #1
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f7fe ff3a 	bl	8004882 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a12:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10e      	bne.n	8005a3c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d109      	bne.n	8005a3c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d104      	bne.n	8005a3c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a4a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a52:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b04      	cmp	r3, #4
 8005a5e:	d113      	bne.n	8005a88 <I2C_ITError+0x254>
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	2b28      	cmp	r3, #40	; 0x28
 8005a64:	d110      	bne.n	8005a88 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a0a      	ldr	r2, [pc, #40]	; (8005a94 <I2C_ITError+0x260>)
 8005a6a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2220      	movs	r2, #32
 8005a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7fe fedf 	bl	8004846 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005a88:	bf00      	nop
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	08005d39 	.word	0x08005d39
 8005a94:	ffff0000 	.word	0xffff0000

08005a98 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	607a      	str	r2, [r7, #4]
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2b08      	cmp	r3, #8
 8005ab2:	d006      	beq.n	8005ac2 <I2C_MasterRequestWrite+0x2a>
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d003      	beq.n	8005ac2 <I2C_MasterRequestWrite+0x2a>
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ac0:	d108      	bne.n	8005ad4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	e00b      	b.n	8005aec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad8:	2b12      	cmp	r3, #18
 8005ada:	d107      	bne.n	8005aec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005aea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 f9c5 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00d      	beq.n	8005b20 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b12:	d103      	bne.n	8005b1c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e035      	b.n	8005b8c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b28:	d108      	bne.n	8005b3c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b2a:	897b      	ldrh	r3, [r7, #10]
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	461a      	mov	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b38:	611a      	str	r2, [r3, #16]
 8005b3a:	e01b      	b.n	8005b74 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b3c:	897b      	ldrh	r3, [r7, #10]
 8005b3e:	11db      	asrs	r3, r3, #7
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	f003 0306 	and.w	r3, r3, #6
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	f063 030f 	orn	r3, r3, #15
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	490e      	ldr	r1, [pc, #56]	; (8005b94 <I2C_MasterRequestWrite+0xfc>)
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f9eb 	bl	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e010      	b.n	8005b8c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b6a:	897b      	ldrh	r3, [r7, #10]
 8005b6c:	b2da      	uxtb	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	4907      	ldr	r1, [pc, #28]	; (8005b98 <I2C_MasterRequestWrite+0x100>)
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f9db 	bl	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e000      	b.n	8005b8c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	00010008 	.word	0x00010008
 8005b98:	00010002 	.word	0x00010002

08005b9c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b088      	sub	sp, #32
 8005ba0:	af02      	add	r7, sp, #8
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	607a      	str	r2, [r7, #4]
 8005ba6:	603b      	str	r3, [r7, #0]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bc0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2b08      	cmp	r3, #8
 8005bc6:	d006      	beq.n	8005bd6 <I2C_MasterRequestRead+0x3a>
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d003      	beq.n	8005bd6 <I2C_MasterRequestRead+0x3a>
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005bd4:	d108      	bne.n	8005be8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005be4:	601a      	str	r2, [r3, #0]
 8005be6:	e00b      	b.n	8005c00 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bec:	2b11      	cmp	r3, #17
 8005bee:	d107      	bne.n	8005c00 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bfe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f000 f93b 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00d      	beq.n	8005c34 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c26:	d103      	bne.n	8005c30 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e079      	b.n	8005d28 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c3c:	d108      	bne.n	8005c50 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c3e:	897b      	ldrh	r3, [r7, #10]
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	f043 0301 	orr.w	r3, r3, #1
 8005c46:	b2da      	uxtb	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	611a      	str	r2, [r3, #16]
 8005c4e:	e05f      	b.n	8005d10 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c50:	897b      	ldrh	r3, [r7, #10]
 8005c52:	11db      	asrs	r3, r3, #7
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	f003 0306 	and.w	r3, r3, #6
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	f063 030f 	orn	r3, r3, #15
 8005c60:	b2da      	uxtb	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	4930      	ldr	r1, [pc, #192]	; (8005d30 <I2C_MasterRequestRead+0x194>)
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f000 f961 	bl	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e054      	b.n	8005d28 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005c7e:	897b      	ldrh	r3, [r7, #10]
 8005c80:	b2da      	uxtb	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	4929      	ldr	r1, [pc, #164]	; (8005d34 <I2C_MasterRequestRead+0x198>)
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 f951 	bl	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d001      	beq.n	8005c9e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e044      	b.n	8005d28 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	613b      	str	r3, [r7, #16]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	695b      	ldr	r3, [r3, #20]
 8005ca8:	613b      	str	r3, [r7, #16]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	613b      	str	r3, [r7, #16]
 8005cb2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cc2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f000 f8d9 	bl	8005e88 <I2C_WaitOnFlagUntilTimeout>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00d      	beq.n	8005cf8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cea:	d103      	bne.n	8005cf4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cf2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e017      	b.n	8005d28 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005cf8:	897b      	ldrh	r3, [r7, #10]
 8005cfa:	11db      	asrs	r3, r3, #7
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	f003 0306 	and.w	r3, r3, #6
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f063 030e 	orn	r3, r3, #14
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	4907      	ldr	r1, [pc, #28]	; (8005d34 <I2C_MasterRequestRead+0x198>)
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 f90d 	bl	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e000      	b.n	8005d28 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3718      	adds	r7, #24
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	00010008 	.word	0x00010008
 8005d34:	00010002 	.word	0x00010002

08005d38 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b086      	sub	sp, #24
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d48:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d50:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005d52:	4b4b      	ldr	r3, [pc, #300]	; (8005e80 <I2C_DMAAbort+0x148>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	08db      	lsrs	r3, r3, #3
 8005d58:	4a4a      	ldr	r2, [pc, #296]	; (8005e84 <I2C_DMAAbort+0x14c>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	0a1a      	lsrs	r2, r3, #8
 8005d60:	4613      	mov	r3, r2
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4413      	add	r3, r2
 8005d66:	00da      	lsls	r2, r3, #3
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d106      	bne.n	8005d80 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d76:	f043 0220 	orr.w	r2, r3, #32
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005d7e:	e00a      	b.n	8005d96 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3b01      	subs	r3, #1
 8005d84:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d94:	d0ea      	beq.n	8005d6c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d003      	beq.n	8005da6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005da2:	2200      	movs	r2, #0
 8005da4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db2:	2200      	movs	r2, #0
 8005db4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dc4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dd8:	2200      	movs	r2, #0
 8005dda:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de8:	2200      	movs	r2, #0
 8005dea:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f022 0201 	bic.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b60      	cmp	r3, #96	; 0x60
 8005e06:	d10e      	bne.n	8005e26 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005e1e:	6978      	ldr	r0, [r7, #20]
 8005e20:	f7fe fd39 	bl	8004896 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e24:	e027      	b.n	8005e76 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005e26:	7cfb      	ldrb	r3, [r7, #19]
 8005e28:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005e2c:	2b28      	cmp	r3, #40	; 0x28
 8005e2e:	d117      	bne.n	8005e60 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f042 0201 	orr.w	r2, r2, #1
 8005e3e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e4e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	2200      	movs	r2, #0
 8005e54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2228      	movs	r2, #40	; 0x28
 8005e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005e5e:	e007      	b.n	8005e70 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	2220      	movs	r2, #32
 8005e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005e70:	6978      	ldr	r0, [r7, #20]
 8005e72:	f7fe fd06 	bl	8004882 <HAL_I2C_ErrorCallback>
}
 8005e76:	bf00      	nop
 8005e78:	3718      	adds	r7, #24
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	20000010 	.word	0x20000010
 8005e84:	14f8b589 	.word	0x14f8b589

08005e88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	4613      	mov	r3, r2
 8005e96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e98:	e025      	b.n	8005ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea0:	d021      	beq.n	8005ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea2:	f7fc fd09 	bl	80028b8 <HAL_GetTick>
 8005ea6:	4602      	mov	r2, r0
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d302      	bcc.n	8005eb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d116      	bne.n	8005ee6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed2:	f043 0220 	orr.w	r2, r3, #32
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e023      	b.n	8005f2e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d10d      	bne.n	8005f0c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	43da      	mvns	r2, r3
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	4013      	ands	r3, r2
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	bf0c      	ite	eq
 8005f02:	2301      	moveq	r3, #1
 8005f04:	2300      	movne	r3, #0
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	461a      	mov	r2, r3
 8005f0a:	e00c      	b.n	8005f26 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	43da      	mvns	r2, r3
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	4013      	ands	r3, r2
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bf0c      	ite	eq
 8005f1e:	2301      	moveq	r3, #1
 8005f20:	2300      	movne	r3, #0
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	461a      	mov	r2, r3
 8005f26:	79fb      	ldrb	r3, [r7, #7]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d0b6      	beq.n	8005e9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b084      	sub	sp, #16
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	60b9      	str	r1, [r7, #8]
 8005f40:	607a      	str	r2, [r7, #4]
 8005f42:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f44:	e051      	b.n	8005fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f54:	d123      	bne.n	8005f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f64:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f6e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8a:	f043 0204 	orr.w	r2, r3, #4
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e046      	b.n	800602c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa4:	d021      	beq.n	8005fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fa6:	f7fc fc87 	bl	80028b8 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d302      	bcc.n	8005fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d116      	bne.n	8005fea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd6:	f043 0220 	orr.w	r2, r3, #32
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e020      	b.n	800602c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	0c1b      	lsrs	r3, r3, #16
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d10c      	bne.n	800600e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	43da      	mvns	r2, r3
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4013      	ands	r3, r2
 8006000:	b29b      	uxth	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	bf14      	ite	ne
 8006006:	2301      	movne	r3, #1
 8006008:	2300      	moveq	r3, #0
 800600a:	b2db      	uxtb	r3, r3
 800600c:	e00b      	b.n	8006026 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	699b      	ldr	r3, [r3, #24]
 8006014:	43da      	mvns	r2, r3
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	4013      	ands	r3, r2
 800601a:	b29b      	uxth	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	bf14      	ite	ne
 8006020:	2301      	movne	r3, #1
 8006022:	2300      	moveq	r3, #0
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d18d      	bne.n	8005f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3710      	adds	r7, #16
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006040:	e02d      	b.n	800609e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 f900 	bl	8006248 <I2C_IsAcknowledgeFailed>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e02d      	b.n	80060ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006058:	d021      	beq.n	800609e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800605a:	f7fc fc2d 	bl	80028b8 <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	68ba      	ldr	r2, [r7, #8]
 8006066:	429a      	cmp	r2, r3
 8006068:	d302      	bcc.n	8006070 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d116      	bne.n	800609e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2220      	movs	r2, #32
 800607a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	f043 0220 	orr.w	r2, r3, #32
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e007      	b.n	80060ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060a8:	2b80      	cmp	r3, #128	; 0x80
 80060aa:	d1ca      	bne.n	8006042 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b084      	sub	sp, #16
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	60f8      	str	r0, [r7, #12]
 80060be:	60b9      	str	r1, [r7, #8]
 80060c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060c2:	e02d      	b.n	8006120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80060c4:	68f8      	ldr	r0, [r7, #12]
 80060c6:	f000 f8bf 	bl	8006248 <I2C_IsAcknowledgeFailed>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d001      	beq.n	80060d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e02d      	b.n	8006130 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d021      	beq.n	8006120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060dc:	f7fc fbec 	bl	80028b8 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d302      	bcc.n	80060f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d116      	bne.n	8006120 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610c:	f043 0220 	orr.w	r2, r3, #32
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e007      	b.n	8006130 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	f003 0304 	and.w	r3, r3, #4
 800612a:	2b04      	cmp	r3, #4
 800612c:	d1ca      	bne.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006144:	4b13      	ldr	r3, [pc, #76]	; (8006194 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	08db      	lsrs	r3, r3, #3
 800614a:	4a13      	ldr	r2, [pc, #76]	; (8006198 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800614c:	fba2 2303 	umull	r2, r3, r2, r3
 8006150:	0a1a      	lsrs	r2, r3, #8
 8006152:	4613      	mov	r3, r2
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	4413      	add	r3, r2
 8006158:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	3b01      	subs	r3, #1
 800615e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d107      	bne.n	8006176 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616a:	f043 0220 	orr.w	r2, r3, #32
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e008      	b.n	8006188 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006180:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006184:	d0e9      	beq.n	800615a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	20000010 	.word	0x20000010
 8006198:	14f8b589 	.word	0x14f8b589

0800619c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80061a8:	e042      	b.n	8006230 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	695b      	ldr	r3, [r3, #20]
 80061b0:	f003 0310 	and.w	r3, r3, #16
 80061b4:	2b10      	cmp	r3, #16
 80061b6:	d119      	bne.n	80061ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f06f 0210 	mvn.w	r2, #16
 80061c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e029      	b.n	8006240 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ec:	f7fc fb64 	bl	80028b8 <HAL_GetTick>
 80061f0:	4602      	mov	r2, r0
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d302      	bcc.n	8006202 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d116      	bne.n	8006230 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2220      	movs	r2, #32
 800620c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621c:	f043 0220 	orr.w	r2, r3, #32
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e007      	b.n	8006240 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800623a:	2b40      	cmp	r3, #64	; 0x40
 800623c:	d1b5      	bne.n	80061aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800625a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800625e:	d11b      	bne.n	8006298 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006268:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2220      	movs	r2, #32
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006284:	f043 0204 	orr.w	r2, r3, #4
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80062b6:	d103      	bne.n	80062c0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80062be:	e007      	b.n	80062d0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80062c8:	d102      	bne.n	80062d0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2208      	movs	r2, #8
 80062ce:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80062e2:	2300      	movs	r3, #0
 80062e4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80062e6:	2300      	movs	r3, #0
 80062e8:	603b      	str	r3, [r7, #0]
 80062ea:	4b20      	ldr	r3, [pc, #128]	; (800636c <HAL_PWREx_EnableOverDrive+0x90>)
 80062ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ee:	4a1f      	ldr	r2, [pc, #124]	; (800636c <HAL_PWREx_EnableOverDrive+0x90>)
 80062f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062f4:	6413      	str	r3, [r2, #64]	; 0x40
 80062f6:	4b1d      	ldr	r3, [pc, #116]	; (800636c <HAL_PWREx_EnableOverDrive+0x90>)
 80062f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062fe:	603b      	str	r3, [r7, #0]
 8006300:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006302:	4b1b      	ldr	r3, [pc, #108]	; (8006370 <HAL_PWREx_EnableOverDrive+0x94>)
 8006304:	2201      	movs	r2, #1
 8006306:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006308:	f7fc fad6 	bl	80028b8 <HAL_GetTick>
 800630c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800630e:	e009      	b.n	8006324 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006310:	f7fc fad2 	bl	80028b8 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800631e:	d901      	bls.n	8006324 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006320:	2303      	movs	r3, #3
 8006322:	e01f      	b.n	8006364 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006324:	4b13      	ldr	r3, [pc, #76]	; (8006374 <HAL_PWREx_EnableOverDrive+0x98>)
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800632c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006330:	d1ee      	bne.n	8006310 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006332:	4b11      	ldr	r3, [pc, #68]	; (8006378 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006334:	2201      	movs	r2, #1
 8006336:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006338:	f7fc fabe 	bl	80028b8 <HAL_GetTick>
 800633c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800633e:	e009      	b.n	8006354 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006340:	f7fc faba 	bl	80028b8 <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800634e:	d901      	bls.n	8006354 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006350:	2303      	movs	r3, #3
 8006352:	e007      	b.n	8006364 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006354:	4b07      	ldr	r3, [pc, #28]	; (8006374 <HAL_PWREx_EnableOverDrive+0x98>)
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800635c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006360:	d1ee      	bne.n	8006340 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3708      	adds	r7, #8
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40023800 	.word	0x40023800
 8006370:	420e0040 	.word	0x420e0040
 8006374:	40007000 	.word	0x40007000
 8006378:	420e0044 	.word	0x420e0044

0800637c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e0cc      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006390:	4b68      	ldr	r3, [pc, #416]	; (8006534 <HAL_RCC_ClockConfig+0x1b8>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 030f 	and.w	r3, r3, #15
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d90c      	bls.n	80063b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800639e:	4b65      	ldr	r3, [pc, #404]	; (8006534 <HAL_RCC_ClockConfig+0x1b8>)
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	b2d2      	uxtb	r2, r2
 80063a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063a6:	4b63      	ldr	r3, [pc, #396]	; (8006534 <HAL_RCC_ClockConfig+0x1b8>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d001      	beq.n	80063b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e0b8      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d020      	beq.n	8006406 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d005      	beq.n	80063dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063d0:	4b59      	ldr	r3, [pc, #356]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	4a58      	ldr	r2, [pc, #352]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80063d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80063da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d005      	beq.n	80063f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063e8:	4b53      	ldr	r3, [pc, #332]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	4a52      	ldr	r2, [pc, #328]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80063ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80063f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063f4:	4b50      	ldr	r3, [pc, #320]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	494d      	ldr	r1, [pc, #308]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 8006402:	4313      	orrs	r3, r2
 8006404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	d044      	beq.n	800649c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d107      	bne.n	800642a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800641a:	4b47      	ldr	r3, [pc, #284]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d119      	bne.n	800645a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e07f      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d003      	beq.n	800643a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006436:	2b03      	cmp	r3, #3
 8006438:	d107      	bne.n	800644a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800643a:	4b3f      	ldr	r3, [pc, #252]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d109      	bne.n	800645a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e06f      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800644a:	4b3b      	ldr	r3, [pc, #236]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0302 	and.w	r3, r3, #2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e067      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800645a:	4b37      	ldr	r3, [pc, #220]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f023 0203 	bic.w	r2, r3, #3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	4934      	ldr	r1, [pc, #208]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 8006468:	4313      	orrs	r3, r2
 800646a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800646c:	f7fc fa24 	bl	80028b8 <HAL_GetTick>
 8006470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006472:	e00a      	b.n	800648a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006474:	f7fc fa20 	bl	80028b8 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006482:	4293      	cmp	r3, r2
 8006484:	d901      	bls.n	800648a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e04f      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800648a:	4b2b      	ldr	r3, [pc, #172]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	f003 020c 	and.w	r2, r3, #12
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	429a      	cmp	r2, r3
 800649a:	d1eb      	bne.n	8006474 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800649c:	4b25      	ldr	r3, [pc, #148]	; (8006534 <HAL_RCC_ClockConfig+0x1b8>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 030f 	and.w	r3, r3, #15
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d20c      	bcs.n	80064c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064aa:	4b22      	ldr	r3, [pc, #136]	; (8006534 <HAL_RCC_ClockConfig+0x1b8>)
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	b2d2      	uxtb	r2, r2
 80064b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064b2:	4b20      	ldr	r3, [pc, #128]	; (8006534 <HAL_RCC_ClockConfig+0x1b8>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 030f 	and.w	r3, r3, #15
 80064ba:	683a      	ldr	r2, [r7, #0]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d001      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e032      	b.n	800652a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0304 	and.w	r3, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d008      	beq.n	80064e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064d0:	4b19      	ldr	r3, [pc, #100]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	4916      	ldr	r1, [pc, #88]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80064de:	4313      	orrs	r3, r2
 80064e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0308 	and.w	r3, r3, #8
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d009      	beq.n	8006502 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064ee:	4b12      	ldr	r3, [pc, #72]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	00db      	lsls	r3, r3, #3
 80064fc:	490e      	ldr	r1, [pc, #56]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006502:	f000 f855 	bl	80065b0 <HAL_RCC_GetSysClockFreq>
 8006506:	4602      	mov	r2, r0
 8006508:	4b0b      	ldr	r3, [pc, #44]	; (8006538 <HAL_RCC_ClockConfig+0x1bc>)
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	091b      	lsrs	r3, r3, #4
 800650e:	f003 030f 	and.w	r3, r3, #15
 8006512:	490a      	ldr	r1, [pc, #40]	; (800653c <HAL_RCC_ClockConfig+0x1c0>)
 8006514:	5ccb      	ldrb	r3, [r1, r3]
 8006516:	fa22 f303 	lsr.w	r3, r2, r3
 800651a:	4a09      	ldr	r2, [pc, #36]	; (8006540 <HAL_RCC_ClockConfig+0x1c4>)
 800651c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800651e:	4b09      	ldr	r3, [pc, #36]	; (8006544 <HAL_RCC_ClockConfig+0x1c8>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4618      	mov	r0, r3
 8006524:	f7fc f984 	bl	8002830 <HAL_InitTick>

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	40023c00 	.word	0x40023c00
 8006538:	40023800 	.word	0x40023800
 800653c:	08009f28 	.word	0x08009f28
 8006540:	20000010 	.word	0x20000010
 8006544:	20000014 	.word	0x20000014

08006548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006548:	b480      	push	{r7}
 800654a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800654c:	4b03      	ldr	r3, [pc, #12]	; (800655c <HAL_RCC_GetHCLKFreq+0x14>)
 800654e:	681b      	ldr	r3, [r3, #0]
}
 8006550:	4618      	mov	r0, r3
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	20000010 	.word	0x20000010

08006560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006564:	f7ff fff0 	bl	8006548 <HAL_RCC_GetHCLKFreq>
 8006568:	4602      	mov	r2, r0
 800656a:	4b05      	ldr	r3, [pc, #20]	; (8006580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	0a9b      	lsrs	r3, r3, #10
 8006570:	f003 0307 	and.w	r3, r3, #7
 8006574:	4903      	ldr	r1, [pc, #12]	; (8006584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006576:	5ccb      	ldrb	r3, [r1, r3]
 8006578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800657c:	4618      	mov	r0, r3
 800657e:	bd80      	pop	{r7, pc}
 8006580:	40023800 	.word	0x40023800
 8006584:	08009f38 	.word	0x08009f38

08006588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800658c:	f7ff ffdc 	bl	8006548 <HAL_RCC_GetHCLKFreq>
 8006590:	4602      	mov	r2, r0
 8006592:	4b05      	ldr	r3, [pc, #20]	; (80065a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	0b5b      	lsrs	r3, r3, #13
 8006598:	f003 0307 	and.w	r3, r3, #7
 800659c:	4903      	ldr	r1, [pc, #12]	; (80065ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800659e:	5ccb      	ldrb	r3, [r1, r3]
 80065a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	40023800 	.word	0x40023800
 80065ac:	08009f38 	.word	0x08009f38

080065b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065b4:	b0ae      	sub	sp, #184	; 0xb8
 80065b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80065b8:	2300      	movs	r3, #0
 80065ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80065d0:	2300      	movs	r3, #0
 80065d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065d6:	4bcb      	ldr	r3, [pc, #812]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 030c 	and.w	r3, r3, #12
 80065de:	2b0c      	cmp	r3, #12
 80065e0:	f200 8206 	bhi.w	80069f0 <HAL_RCC_GetSysClockFreq+0x440>
 80065e4:	a201      	add	r2, pc, #4	; (adr r2, 80065ec <HAL_RCC_GetSysClockFreq+0x3c>)
 80065e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ea:	bf00      	nop
 80065ec:	08006621 	.word	0x08006621
 80065f0:	080069f1 	.word	0x080069f1
 80065f4:	080069f1 	.word	0x080069f1
 80065f8:	080069f1 	.word	0x080069f1
 80065fc:	08006629 	.word	0x08006629
 8006600:	080069f1 	.word	0x080069f1
 8006604:	080069f1 	.word	0x080069f1
 8006608:	080069f1 	.word	0x080069f1
 800660c:	08006631 	.word	0x08006631
 8006610:	080069f1 	.word	0x080069f1
 8006614:	080069f1 	.word	0x080069f1
 8006618:	080069f1 	.word	0x080069f1
 800661c:	08006821 	.word	0x08006821
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006620:	4bb9      	ldr	r3, [pc, #740]	; (8006908 <HAL_RCC_GetSysClockFreq+0x358>)
 8006622:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006626:	e1e7      	b.n	80069f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006628:	4bb8      	ldr	r3, [pc, #736]	; (800690c <HAL_RCC_GetSysClockFreq+0x35c>)
 800662a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800662e:	e1e3      	b.n	80069f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006630:	4bb4      	ldr	r3, [pc, #720]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006638:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800663c:	4bb1      	ldr	r3, [pc, #708]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006644:	2b00      	cmp	r3, #0
 8006646:	d071      	beq.n	800672c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006648:	4bae      	ldr	r3, [pc, #696]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	099b      	lsrs	r3, r3, #6
 800664e:	2200      	movs	r2, #0
 8006650:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006654:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006658:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800665c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006660:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006664:	2300      	movs	r3, #0
 8006666:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800666a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800666e:	4622      	mov	r2, r4
 8006670:	462b      	mov	r3, r5
 8006672:	f04f 0000 	mov.w	r0, #0
 8006676:	f04f 0100 	mov.w	r1, #0
 800667a:	0159      	lsls	r1, r3, #5
 800667c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006680:	0150      	lsls	r0, r2, #5
 8006682:	4602      	mov	r2, r0
 8006684:	460b      	mov	r3, r1
 8006686:	4621      	mov	r1, r4
 8006688:	1a51      	subs	r1, r2, r1
 800668a:	6439      	str	r1, [r7, #64]	; 0x40
 800668c:	4629      	mov	r1, r5
 800668e:	eb63 0301 	sbc.w	r3, r3, r1
 8006692:	647b      	str	r3, [r7, #68]	; 0x44
 8006694:	f04f 0200 	mov.w	r2, #0
 8006698:	f04f 0300 	mov.w	r3, #0
 800669c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80066a0:	4649      	mov	r1, r9
 80066a2:	018b      	lsls	r3, r1, #6
 80066a4:	4641      	mov	r1, r8
 80066a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80066aa:	4641      	mov	r1, r8
 80066ac:	018a      	lsls	r2, r1, #6
 80066ae:	4641      	mov	r1, r8
 80066b0:	1a51      	subs	r1, r2, r1
 80066b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80066b4:	4649      	mov	r1, r9
 80066b6:	eb63 0301 	sbc.w	r3, r3, r1
 80066ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80066c8:	4649      	mov	r1, r9
 80066ca:	00cb      	lsls	r3, r1, #3
 80066cc:	4641      	mov	r1, r8
 80066ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066d2:	4641      	mov	r1, r8
 80066d4:	00ca      	lsls	r2, r1, #3
 80066d6:	4610      	mov	r0, r2
 80066d8:	4619      	mov	r1, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	4622      	mov	r2, r4
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	633b      	str	r3, [r7, #48]	; 0x30
 80066e2:	462b      	mov	r3, r5
 80066e4:	460a      	mov	r2, r1
 80066e6:	eb42 0303 	adc.w	r3, r2, r3
 80066ea:	637b      	str	r3, [r7, #52]	; 0x34
 80066ec:	f04f 0200 	mov.w	r2, #0
 80066f0:	f04f 0300 	mov.w	r3, #0
 80066f4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80066f8:	4629      	mov	r1, r5
 80066fa:	024b      	lsls	r3, r1, #9
 80066fc:	4621      	mov	r1, r4
 80066fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006702:	4621      	mov	r1, r4
 8006704:	024a      	lsls	r2, r1, #9
 8006706:	4610      	mov	r0, r2
 8006708:	4619      	mov	r1, r3
 800670a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800670e:	2200      	movs	r2, #0
 8006710:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006714:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006718:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800671c:	f7fa f9e6 	bl	8000aec <__aeabi_uldivmod>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4613      	mov	r3, r2
 8006726:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800672a:	e067      	b.n	80067fc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800672c:	4b75      	ldr	r3, [pc, #468]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	099b      	lsrs	r3, r3, #6
 8006732:	2200      	movs	r2, #0
 8006734:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006738:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800673c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006744:	67bb      	str	r3, [r7, #120]	; 0x78
 8006746:	2300      	movs	r3, #0
 8006748:	67fb      	str	r3, [r7, #124]	; 0x7c
 800674a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800674e:	4622      	mov	r2, r4
 8006750:	462b      	mov	r3, r5
 8006752:	f04f 0000 	mov.w	r0, #0
 8006756:	f04f 0100 	mov.w	r1, #0
 800675a:	0159      	lsls	r1, r3, #5
 800675c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006760:	0150      	lsls	r0, r2, #5
 8006762:	4602      	mov	r2, r0
 8006764:	460b      	mov	r3, r1
 8006766:	4621      	mov	r1, r4
 8006768:	1a51      	subs	r1, r2, r1
 800676a:	62b9      	str	r1, [r7, #40]	; 0x28
 800676c:	4629      	mov	r1, r5
 800676e:	eb63 0301 	sbc.w	r3, r3, r1
 8006772:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006774:	f04f 0200 	mov.w	r2, #0
 8006778:	f04f 0300 	mov.w	r3, #0
 800677c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006780:	4649      	mov	r1, r9
 8006782:	018b      	lsls	r3, r1, #6
 8006784:	4641      	mov	r1, r8
 8006786:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800678a:	4641      	mov	r1, r8
 800678c:	018a      	lsls	r2, r1, #6
 800678e:	4641      	mov	r1, r8
 8006790:	ebb2 0a01 	subs.w	sl, r2, r1
 8006794:	4649      	mov	r1, r9
 8006796:	eb63 0b01 	sbc.w	fp, r3, r1
 800679a:	f04f 0200 	mov.w	r2, #0
 800679e:	f04f 0300 	mov.w	r3, #0
 80067a2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067a6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067ae:	4692      	mov	sl, r2
 80067b0:	469b      	mov	fp, r3
 80067b2:	4623      	mov	r3, r4
 80067b4:	eb1a 0303 	adds.w	r3, sl, r3
 80067b8:	623b      	str	r3, [r7, #32]
 80067ba:	462b      	mov	r3, r5
 80067bc:	eb4b 0303 	adc.w	r3, fp, r3
 80067c0:	627b      	str	r3, [r7, #36]	; 0x24
 80067c2:	f04f 0200 	mov.w	r2, #0
 80067c6:	f04f 0300 	mov.w	r3, #0
 80067ca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80067ce:	4629      	mov	r1, r5
 80067d0:	028b      	lsls	r3, r1, #10
 80067d2:	4621      	mov	r1, r4
 80067d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80067d8:	4621      	mov	r1, r4
 80067da:	028a      	lsls	r2, r1, #10
 80067dc:	4610      	mov	r0, r2
 80067de:	4619      	mov	r1, r3
 80067e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80067e4:	2200      	movs	r2, #0
 80067e6:	673b      	str	r3, [r7, #112]	; 0x70
 80067e8:	677a      	str	r2, [r7, #116]	; 0x74
 80067ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80067ee:	f7fa f97d 	bl	8000aec <__aeabi_uldivmod>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	4613      	mov	r3, r2
 80067f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80067fc:	4b41      	ldr	r3, [pc, #260]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	0c1b      	lsrs	r3, r3, #16
 8006802:	f003 0303 	and.w	r3, r3, #3
 8006806:	3301      	adds	r3, #1
 8006808:	005b      	lsls	r3, r3, #1
 800680a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800680e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006812:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006816:	fbb2 f3f3 	udiv	r3, r2, r3
 800681a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800681e:	e0eb      	b.n	80069f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006820:	4b38      	ldr	r3, [pc, #224]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006828:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800682c:	4b35      	ldr	r3, [pc, #212]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d06b      	beq.n	8006910 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006838:	4b32      	ldr	r3, [pc, #200]	; (8006904 <HAL_RCC_GetSysClockFreq+0x354>)
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	099b      	lsrs	r3, r3, #6
 800683e:	2200      	movs	r2, #0
 8006840:	66bb      	str	r3, [r7, #104]	; 0x68
 8006842:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006844:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800684a:	663b      	str	r3, [r7, #96]	; 0x60
 800684c:	2300      	movs	r3, #0
 800684e:	667b      	str	r3, [r7, #100]	; 0x64
 8006850:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006854:	4622      	mov	r2, r4
 8006856:	462b      	mov	r3, r5
 8006858:	f04f 0000 	mov.w	r0, #0
 800685c:	f04f 0100 	mov.w	r1, #0
 8006860:	0159      	lsls	r1, r3, #5
 8006862:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006866:	0150      	lsls	r0, r2, #5
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	4621      	mov	r1, r4
 800686e:	1a51      	subs	r1, r2, r1
 8006870:	61b9      	str	r1, [r7, #24]
 8006872:	4629      	mov	r1, r5
 8006874:	eb63 0301 	sbc.w	r3, r3, r1
 8006878:	61fb      	str	r3, [r7, #28]
 800687a:	f04f 0200 	mov.w	r2, #0
 800687e:	f04f 0300 	mov.w	r3, #0
 8006882:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006886:	4659      	mov	r1, fp
 8006888:	018b      	lsls	r3, r1, #6
 800688a:	4651      	mov	r1, sl
 800688c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006890:	4651      	mov	r1, sl
 8006892:	018a      	lsls	r2, r1, #6
 8006894:	4651      	mov	r1, sl
 8006896:	ebb2 0801 	subs.w	r8, r2, r1
 800689a:	4659      	mov	r1, fp
 800689c:	eb63 0901 	sbc.w	r9, r3, r1
 80068a0:	f04f 0200 	mov.w	r2, #0
 80068a4:	f04f 0300 	mov.w	r3, #0
 80068a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068b4:	4690      	mov	r8, r2
 80068b6:	4699      	mov	r9, r3
 80068b8:	4623      	mov	r3, r4
 80068ba:	eb18 0303 	adds.w	r3, r8, r3
 80068be:	613b      	str	r3, [r7, #16]
 80068c0:	462b      	mov	r3, r5
 80068c2:	eb49 0303 	adc.w	r3, r9, r3
 80068c6:	617b      	str	r3, [r7, #20]
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80068d4:	4629      	mov	r1, r5
 80068d6:	024b      	lsls	r3, r1, #9
 80068d8:	4621      	mov	r1, r4
 80068da:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80068de:	4621      	mov	r1, r4
 80068e0:	024a      	lsls	r2, r1, #9
 80068e2:	4610      	mov	r0, r2
 80068e4:	4619      	mov	r1, r3
 80068e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80068ea:	2200      	movs	r2, #0
 80068ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80068ee:	65fa      	str	r2, [r7, #92]	; 0x5c
 80068f0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80068f4:	f7fa f8fa 	bl	8000aec <__aeabi_uldivmod>
 80068f8:	4602      	mov	r2, r0
 80068fa:	460b      	mov	r3, r1
 80068fc:	4613      	mov	r3, r2
 80068fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006902:	e065      	b.n	80069d0 <HAL_RCC_GetSysClockFreq+0x420>
 8006904:	40023800 	.word	0x40023800
 8006908:	00f42400 	.word	0x00f42400
 800690c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006910:	4b3d      	ldr	r3, [pc, #244]	; (8006a08 <HAL_RCC_GetSysClockFreq+0x458>)
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	099b      	lsrs	r3, r3, #6
 8006916:	2200      	movs	r2, #0
 8006918:	4618      	mov	r0, r3
 800691a:	4611      	mov	r1, r2
 800691c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006920:	653b      	str	r3, [r7, #80]	; 0x50
 8006922:	2300      	movs	r3, #0
 8006924:	657b      	str	r3, [r7, #84]	; 0x54
 8006926:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800692a:	4642      	mov	r2, r8
 800692c:	464b      	mov	r3, r9
 800692e:	f04f 0000 	mov.w	r0, #0
 8006932:	f04f 0100 	mov.w	r1, #0
 8006936:	0159      	lsls	r1, r3, #5
 8006938:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800693c:	0150      	lsls	r0, r2, #5
 800693e:	4602      	mov	r2, r0
 8006940:	460b      	mov	r3, r1
 8006942:	4641      	mov	r1, r8
 8006944:	1a51      	subs	r1, r2, r1
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	4649      	mov	r1, r9
 800694a:	eb63 0301 	sbc.w	r3, r3, r1
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	f04f 0200 	mov.w	r2, #0
 8006954:	f04f 0300 	mov.w	r3, #0
 8006958:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800695c:	4659      	mov	r1, fp
 800695e:	018b      	lsls	r3, r1, #6
 8006960:	4651      	mov	r1, sl
 8006962:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006966:	4651      	mov	r1, sl
 8006968:	018a      	lsls	r2, r1, #6
 800696a:	4651      	mov	r1, sl
 800696c:	1a54      	subs	r4, r2, r1
 800696e:	4659      	mov	r1, fp
 8006970:	eb63 0501 	sbc.w	r5, r3, r1
 8006974:	f04f 0200 	mov.w	r2, #0
 8006978:	f04f 0300 	mov.w	r3, #0
 800697c:	00eb      	lsls	r3, r5, #3
 800697e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006982:	00e2      	lsls	r2, r4, #3
 8006984:	4614      	mov	r4, r2
 8006986:	461d      	mov	r5, r3
 8006988:	4643      	mov	r3, r8
 800698a:	18e3      	adds	r3, r4, r3
 800698c:	603b      	str	r3, [r7, #0]
 800698e:	464b      	mov	r3, r9
 8006990:	eb45 0303 	adc.w	r3, r5, r3
 8006994:	607b      	str	r3, [r7, #4]
 8006996:	f04f 0200 	mov.w	r2, #0
 800699a:	f04f 0300 	mov.w	r3, #0
 800699e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069a2:	4629      	mov	r1, r5
 80069a4:	028b      	lsls	r3, r1, #10
 80069a6:	4621      	mov	r1, r4
 80069a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069ac:	4621      	mov	r1, r4
 80069ae:	028a      	lsls	r2, r1, #10
 80069b0:	4610      	mov	r0, r2
 80069b2:	4619      	mov	r1, r3
 80069b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80069b8:	2200      	movs	r2, #0
 80069ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80069bc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80069be:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80069c2:	f7fa f893 	bl	8000aec <__aeabi_uldivmod>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	4613      	mov	r3, r2
 80069cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80069d0:	4b0d      	ldr	r3, [pc, #52]	; (8006a08 <HAL_RCC_GetSysClockFreq+0x458>)
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	0f1b      	lsrs	r3, r3, #28
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80069de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80069e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80069e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80069ee:	e003      	b.n	80069f8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069f0:	4b06      	ldr	r3, [pc, #24]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x45c>)
 80069f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80069f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	37b8      	adds	r7, #184	; 0xb8
 8006a00:	46bd      	mov	sp, r7
 8006a02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a06:	bf00      	nop
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	00f42400 	.word	0x00f42400

08006a10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b086      	sub	sp, #24
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d101      	bne.n	8006a22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e28d      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 8083 	beq.w	8006b36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006a30:	4b94      	ldr	r3, [pc, #592]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f003 030c 	and.w	r3, r3, #12
 8006a38:	2b04      	cmp	r3, #4
 8006a3a:	d019      	beq.n	8006a70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a3c:	4b91      	ldr	r3, [pc, #580]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d106      	bne.n	8006a56 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a48:	4b8e      	ldr	r3, [pc, #568]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a54:	d00c      	beq.n	8006a70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a56:	4b8b      	ldr	r3, [pc, #556]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a5e:	2b0c      	cmp	r3, #12
 8006a60:	d112      	bne.n	8006a88 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a62:	4b88      	ldr	r3, [pc, #544]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a6e:	d10b      	bne.n	8006a88 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a70:	4b84      	ldr	r3, [pc, #528]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d05b      	beq.n	8006b34 <HAL_RCC_OscConfig+0x124>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d157      	bne.n	8006b34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e25a      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a90:	d106      	bne.n	8006aa0 <HAL_RCC_OscConfig+0x90>
 8006a92:	4b7c      	ldr	r3, [pc, #496]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a7b      	ldr	r2, [pc, #492]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a9c:	6013      	str	r3, [r2, #0]
 8006a9e:	e01d      	b.n	8006adc <HAL_RCC_OscConfig+0xcc>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006aa8:	d10c      	bne.n	8006ac4 <HAL_RCC_OscConfig+0xb4>
 8006aaa:	4b76      	ldr	r3, [pc, #472]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a75      	ldr	r2, [pc, #468]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006ab0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ab4:	6013      	str	r3, [r2, #0]
 8006ab6:	4b73      	ldr	r3, [pc, #460]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a72      	ldr	r2, [pc, #456]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ac0:	6013      	str	r3, [r2, #0]
 8006ac2:	e00b      	b.n	8006adc <HAL_RCC_OscConfig+0xcc>
 8006ac4:	4b6f      	ldr	r3, [pc, #444]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a6e      	ldr	r2, [pc, #440]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006aca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	4b6c      	ldr	r3, [pc, #432]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a6b      	ldr	r2, [pc, #428]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006ad6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d013      	beq.n	8006b0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae4:	f7fb fee8 	bl	80028b8 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aea:	e008      	b.n	8006afe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006aec:	f7fb fee4 	bl	80028b8 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b64      	cmp	r3, #100	; 0x64
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e21f      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006afe:	4b61      	ldr	r3, [pc, #388]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0f0      	beq.n	8006aec <HAL_RCC_OscConfig+0xdc>
 8006b0a:	e014      	b.n	8006b36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b0c:	f7fb fed4 	bl	80028b8 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b12:	e008      	b.n	8006b26 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b14:	f7fb fed0 	bl	80028b8 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b64      	cmp	r3, #100	; 0x64
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e20b      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b26:	4b57      	ldr	r3, [pc, #348]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1f0      	bne.n	8006b14 <HAL_RCC_OscConfig+0x104>
 8006b32:	e000      	b.n	8006b36 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0302 	and.w	r3, r3, #2
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d06f      	beq.n	8006c22 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b42:	4b50      	ldr	r3, [pc, #320]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f003 030c 	and.w	r3, r3, #12
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d017      	beq.n	8006b7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b4e:	4b4d      	ldr	r3, [pc, #308]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d105      	bne.n	8006b66 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b5a:	4b4a      	ldr	r3, [pc, #296]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00b      	beq.n	8006b7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b66:	4b47      	ldr	r3, [pc, #284]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b6e:	2b0c      	cmp	r3, #12
 8006b70:	d11c      	bne.n	8006bac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b72:	4b44      	ldr	r3, [pc, #272]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d116      	bne.n	8006bac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b7e:	4b41      	ldr	r3, [pc, #260]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d005      	beq.n	8006b96 <HAL_RCC_OscConfig+0x186>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d001      	beq.n	8006b96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e1d3      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b96:	4b3b      	ldr	r3, [pc, #236]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	4937      	ldr	r1, [pc, #220]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006baa:	e03a      	b.n	8006c22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d020      	beq.n	8006bf6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bb4:	4b34      	ldr	r3, [pc, #208]	; (8006c88 <HAL_RCC_OscConfig+0x278>)
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bba:	f7fb fe7d 	bl	80028b8 <HAL_GetTick>
 8006bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bc0:	e008      	b.n	8006bd4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bc2:	f7fb fe79 	bl	80028b8 <HAL_GetTick>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d901      	bls.n	8006bd4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	e1b4      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bd4:	4b2b      	ldr	r3, [pc, #172]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d0f0      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006be0:	4b28      	ldr	r3, [pc, #160]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	00db      	lsls	r3, r3, #3
 8006bee:	4925      	ldr	r1, [pc, #148]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	600b      	str	r3, [r1, #0]
 8006bf4:	e015      	b.n	8006c22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bf6:	4b24      	ldr	r3, [pc, #144]	; (8006c88 <HAL_RCC_OscConfig+0x278>)
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bfc:	f7fb fe5c 	bl	80028b8 <HAL_GetTick>
 8006c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c02:	e008      	b.n	8006c16 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c04:	f7fb fe58 	bl	80028b8 <HAL_GetTick>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	1ad3      	subs	r3, r2, r3
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d901      	bls.n	8006c16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e193      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c16:	4b1b      	ldr	r3, [pc, #108]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1f0      	bne.n	8006c04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0308 	and.w	r3, r3, #8
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d036      	beq.n	8006c9c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	695b      	ldr	r3, [r3, #20]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d016      	beq.n	8006c64 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c36:	4b15      	ldr	r3, [pc, #84]	; (8006c8c <HAL_RCC_OscConfig+0x27c>)
 8006c38:	2201      	movs	r2, #1
 8006c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c3c:	f7fb fe3c 	bl	80028b8 <HAL_GetTick>
 8006c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c42:	e008      	b.n	8006c56 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c44:	f7fb fe38 	bl	80028b8 <HAL_GetTick>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e173      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c56:	4b0b      	ldr	r3, [pc, #44]	; (8006c84 <HAL_RCC_OscConfig+0x274>)
 8006c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d0f0      	beq.n	8006c44 <HAL_RCC_OscConfig+0x234>
 8006c62:	e01b      	b.n	8006c9c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c64:	4b09      	ldr	r3, [pc, #36]	; (8006c8c <HAL_RCC_OscConfig+0x27c>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c6a:	f7fb fe25 	bl	80028b8 <HAL_GetTick>
 8006c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c70:	e00e      	b.n	8006c90 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c72:	f7fb fe21 	bl	80028b8 <HAL_GetTick>
 8006c76:	4602      	mov	r2, r0
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d907      	bls.n	8006c90 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006c80:	2303      	movs	r3, #3
 8006c82:	e15c      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
 8006c84:	40023800 	.word	0x40023800
 8006c88:	42470000 	.word	0x42470000
 8006c8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c90:	4b8a      	ldr	r3, [pc, #552]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1ea      	bne.n	8006c72 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0304 	and.w	r3, r3, #4
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 8097 	beq.w	8006dd8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006caa:	2300      	movs	r3, #0
 8006cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cae:	4b83      	ldr	r3, [pc, #524]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10f      	bne.n	8006cda <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cba:	2300      	movs	r3, #0
 8006cbc:	60bb      	str	r3, [r7, #8]
 8006cbe:	4b7f      	ldr	r3, [pc, #508]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc2:	4a7e      	ldr	r2, [pc, #504]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8006cca:	4b7c      	ldr	r3, [pc, #496]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cd2:	60bb      	str	r3, [r7, #8]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cda:	4b79      	ldr	r3, [pc, #484]	; (8006ec0 <HAL_RCC_OscConfig+0x4b0>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d118      	bne.n	8006d18 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ce6:	4b76      	ldr	r3, [pc, #472]	; (8006ec0 <HAL_RCC_OscConfig+0x4b0>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a75      	ldr	r2, [pc, #468]	; (8006ec0 <HAL_RCC_OscConfig+0x4b0>)
 8006cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006cf2:	f7fb fde1 	bl	80028b8 <HAL_GetTick>
 8006cf6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cf8:	e008      	b.n	8006d0c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cfa:	f7fb fddd 	bl	80028b8 <HAL_GetTick>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d901      	bls.n	8006d0c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e118      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d0c:	4b6c      	ldr	r3, [pc, #432]	; (8006ec0 <HAL_RCC_OscConfig+0x4b0>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d0f0      	beq.n	8006cfa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d106      	bne.n	8006d2e <HAL_RCC_OscConfig+0x31e>
 8006d20:	4b66      	ldr	r3, [pc, #408]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d24:	4a65      	ldr	r2, [pc, #404]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d26:	f043 0301 	orr.w	r3, r3, #1
 8006d2a:	6713      	str	r3, [r2, #112]	; 0x70
 8006d2c:	e01c      	b.n	8006d68 <HAL_RCC_OscConfig+0x358>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	2b05      	cmp	r3, #5
 8006d34:	d10c      	bne.n	8006d50 <HAL_RCC_OscConfig+0x340>
 8006d36:	4b61      	ldr	r3, [pc, #388]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d3a:	4a60      	ldr	r2, [pc, #384]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d3c:	f043 0304 	orr.w	r3, r3, #4
 8006d40:	6713      	str	r3, [r2, #112]	; 0x70
 8006d42:	4b5e      	ldr	r3, [pc, #376]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d46:	4a5d      	ldr	r2, [pc, #372]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d48:	f043 0301 	orr.w	r3, r3, #1
 8006d4c:	6713      	str	r3, [r2, #112]	; 0x70
 8006d4e:	e00b      	b.n	8006d68 <HAL_RCC_OscConfig+0x358>
 8006d50:	4b5a      	ldr	r3, [pc, #360]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d54:	4a59      	ldr	r2, [pc, #356]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d56:	f023 0301 	bic.w	r3, r3, #1
 8006d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8006d5c:	4b57      	ldr	r3, [pc, #348]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d60:	4a56      	ldr	r2, [pc, #344]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d62:	f023 0304 	bic.w	r3, r3, #4
 8006d66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d015      	beq.n	8006d9c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d70:	f7fb fda2 	bl	80028b8 <HAL_GetTick>
 8006d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d76:	e00a      	b.n	8006d8e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d78:	f7fb fd9e 	bl	80028b8 <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d901      	bls.n	8006d8e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e0d7      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d8e:	4b4b      	ldr	r3, [pc, #300]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d92:	f003 0302 	and.w	r3, r3, #2
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0ee      	beq.n	8006d78 <HAL_RCC_OscConfig+0x368>
 8006d9a:	e014      	b.n	8006dc6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d9c:	f7fb fd8c 	bl	80028b8 <HAL_GetTick>
 8006da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006da2:	e00a      	b.n	8006dba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006da4:	f7fb fd88 	bl	80028b8 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d901      	bls.n	8006dba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e0c1      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dba:	4b40      	ldr	r3, [pc, #256]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dbe:	f003 0302 	and.w	r3, r3, #2
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1ee      	bne.n	8006da4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dc6:	7dfb      	ldrb	r3, [r7, #23]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d105      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dcc:	4b3b      	ldr	r3, [pc, #236]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd0:	4a3a      	ldr	r2, [pc, #232]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006dd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006dd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 80ad 	beq.w	8006f3c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006de2:	4b36      	ldr	r3, [pc, #216]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 030c 	and.w	r3, r3, #12
 8006dea:	2b08      	cmp	r3, #8
 8006dec:	d060      	beq.n	8006eb0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	d145      	bne.n	8006e82 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006df6:	4b33      	ldr	r3, [pc, #204]	; (8006ec4 <HAL_RCC_OscConfig+0x4b4>)
 8006df8:	2200      	movs	r2, #0
 8006dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dfc:	f7fb fd5c 	bl	80028b8 <HAL_GetTick>
 8006e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e02:	e008      	b.n	8006e16 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e04:	f7fb fd58 	bl	80028b8 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e093      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e16:	4b29      	ldr	r3, [pc, #164]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1f0      	bne.n	8006e04 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69da      	ldr	r2, [r3, #28]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	431a      	orrs	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e30:	019b      	lsls	r3, r3, #6
 8006e32:	431a      	orrs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e38:	085b      	lsrs	r3, r3, #1
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	041b      	lsls	r3, r3, #16
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e44:	061b      	lsls	r3, r3, #24
 8006e46:	431a      	orrs	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e4c:	071b      	lsls	r3, r3, #28
 8006e4e:	491b      	ldr	r1, [pc, #108]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e54:	4b1b      	ldr	r3, [pc, #108]	; (8006ec4 <HAL_RCC_OscConfig+0x4b4>)
 8006e56:	2201      	movs	r2, #1
 8006e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e5a:	f7fb fd2d 	bl	80028b8 <HAL_GetTick>
 8006e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e60:	e008      	b.n	8006e74 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e62:	f7fb fd29 	bl	80028b8 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d901      	bls.n	8006e74 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e064      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e74:	4b11      	ldr	r3, [pc, #68]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0f0      	beq.n	8006e62 <HAL_RCC_OscConfig+0x452>
 8006e80:	e05c      	b.n	8006f3c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e82:	4b10      	ldr	r3, [pc, #64]	; (8006ec4 <HAL_RCC_OscConfig+0x4b4>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e88:	f7fb fd16 	bl	80028b8 <HAL_GetTick>
 8006e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e8e:	e008      	b.n	8006ea2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e90:	f7fb fd12 	bl	80028b8 <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d901      	bls.n	8006ea2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e04d      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ea2:	4b06      	ldr	r3, [pc, #24]	; (8006ebc <HAL_RCC_OscConfig+0x4ac>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1f0      	bne.n	8006e90 <HAL_RCC_OscConfig+0x480>
 8006eae:	e045      	b.n	8006f3c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d107      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e040      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
 8006ebc:	40023800 	.word	0x40023800
 8006ec0:	40007000 	.word	0x40007000
 8006ec4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ec8:	4b1f      	ldr	r3, [pc, #124]	; (8006f48 <HAL_RCC_OscConfig+0x538>)
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	2b01      	cmp	r3, #1
 8006ed4:	d030      	beq.n	8006f38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d129      	bne.n	8006f38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d122      	bne.n	8006f38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006ef8:	4013      	ands	r3, r2
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006efe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d119      	bne.n	8006f38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f0e:	085b      	lsrs	r3, r3, #1
 8006f10:	3b01      	subs	r3, #1
 8006f12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d10f      	bne.n	8006f38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d107      	bne.n	8006f38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f32:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d001      	beq.n	8006f3c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e000      	b.n	8006f3e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3718      	adds	r7, #24
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	40023800 	.word	0x40023800

08006f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e041      	b.n	8006fe2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d106      	bne.n	8006f78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7fb fa20 	bl	80023b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	3304      	adds	r3, #4
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4610      	mov	r0, r2
 8006f8c:	f000 fdc4 	bl	8007b18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3708      	adds	r7, #8
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
	...

08006fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d001      	beq.n	8007004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e04e      	b.n	80070a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68da      	ldr	r2, [r3, #12]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f042 0201 	orr.w	r2, r2, #1
 800701a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a23      	ldr	r2, [pc, #140]	; (80070b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d022      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800702e:	d01d      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a1f      	ldr	r2, [pc, #124]	; (80070b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d018      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a1e      	ldr	r2, [pc, #120]	; (80070b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d013      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a1c      	ldr	r2, [pc, #112]	; (80070bc <HAL_TIM_Base_Start_IT+0xd0>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d00e      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a1b      	ldr	r2, [pc, #108]	; (80070c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d009      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a19      	ldr	r2, [pc, #100]	; (80070c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d004      	beq.n	800706c <HAL_TIM_Base_Start_IT+0x80>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a18      	ldr	r2, [pc, #96]	; (80070c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d111      	bne.n	8007090 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2b06      	cmp	r3, #6
 800707c:	d010      	beq.n	80070a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f042 0201 	orr.w	r2, r2, #1
 800708c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800708e:	e007      	b.n	80070a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f042 0201 	orr.w	r2, r2, #1
 800709e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	40010000 	.word	0x40010000
 80070b4:	40000400 	.word	0x40000400
 80070b8:	40000800 	.word	0x40000800
 80070bc:	40000c00 	.word	0x40000c00
 80070c0:	40010400 	.word	0x40010400
 80070c4:	40014000 	.word	0x40014000
 80070c8:	40001800 	.word	0x40001800

080070cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e041      	b.n	8007162 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d106      	bne.n	80070f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7fb f894 	bl	8002220 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	3304      	adds	r3, #4
 8007108:	4619      	mov	r1, r3
 800710a:	4610      	mov	r0, r2
 800710c:	f000 fd04 	bl	8007b18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
	...

0800716c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d109      	bne.n	8007190 <HAL_TIM_PWM_Start+0x24>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b01      	cmp	r3, #1
 8007186:	bf14      	ite	ne
 8007188:	2301      	movne	r3, #1
 800718a:	2300      	moveq	r3, #0
 800718c:	b2db      	uxtb	r3, r3
 800718e:	e022      	b.n	80071d6 <HAL_TIM_PWM_Start+0x6a>
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2b04      	cmp	r3, #4
 8007194:	d109      	bne.n	80071aa <HAL_TIM_PWM_Start+0x3e>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b01      	cmp	r3, #1
 80071a0:	bf14      	ite	ne
 80071a2:	2301      	movne	r3, #1
 80071a4:	2300      	moveq	r3, #0
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	e015      	b.n	80071d6 <HAL_TIM_PWM_Start+0x6a>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d109      	bne.n	80071c4 <HAL_TIM_PWM_Start+0x58>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	bf14      	ite	ne
 80071bc:	2301      	movne	r3, #1
 80071be:	2300      	moveq	r3, #0
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	e008      	b.n	80071d6 <HAL_TIM_PWM_Start+0x6a>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	bf14      	ite	ne
 80071d0:	2301      	movne	r3, #1
 80071d2:	2300      	moveq	r3, #0
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e07c      	b.n	80072d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d104      	bne.n	80071ee <HAL_TIM_PWM_Start+0x82>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071ec:	e013      	b.n	8007216 <HAL_TIM_PWM_Start+0xaa>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b04      	cmp	r3, #4
 80071f2:	d104      	bne.n	80071fe <HAL_TIM_PWM_Start+0x92>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2202      	movs	r2, #2
 80071f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071fc:	e00b      	b.n	8007216 <HAL_TIM_PWM_Start+0xaa>
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b08      	cmp	r3, #8
 8007202:	d104      	bne.n	800720e <HAL_TIM_PWM_Start+0xa2>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800720c:	e003      	b.n	8007216 <HAL_TIM_PWM_Start+0xaa>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2202      	movs	r2, #2
 8007212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2201      	movs	r2, #1
 800721c:	6839      	ldr	r1, [r7, #0]
 800721e:	4618      	mov	r0, r3
 8007220:	f000 ff64 	bl	80080ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a2d      	ldr	r2, [pc, #180]	; (80072e0 <HAL_TIM_PWM_Start+0x174>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d004      	beq.n	8007238 <HAL_TIM_PWM_Start+0xcc>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a2c      	ldr	r2, [pc, #176]	; (80072e4 <HAL_TIM_PWM_Start+0x178>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d101      	bne.n	800723c <HAL_TIM_PWM_Start+0xd0>
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <HAL_TIM_PWM_Start+0xd2>
 800723c:	2300      	movs	r3, #0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d007      	beq.n	8007252 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007250:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a22      	ldr	r2, [pc, #136]	; (80072e0 <HAL_TIM_PWM_Start+0x174>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d022      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007264:	d01d      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a1f      	ldr	r2, [pc, #124]	; (80072e8 <HAL_TIM_PWM_Start+0x17c>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d018      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a1d      	ldr	r2, [pc, #116]	; (80072ec <HAL_TIM_PWM_Start+0x180>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d013      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a1c      	ldr	r2, [pc, #112]	; (80072f0 <HAL_TIM_PWM_Start+0x184>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d00e      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a16      	ldr	r2, [pc, #88]	; (80072e4 <HAL_TIM_PWM_Start+0x178>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d009      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a18      	ldr	r2, [pc, #96]	; (80072f4 <HAL_TIM_PWM_Start+0x188>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d004      	beq.n	80072a2 <HAL_TIM_PWM_Start+0x136>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a16      	ldr	r2, [pc, #88]	; (80072f8 <HAL_TIM_PWM_Start+0x18c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d111      	bne.n	80072c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f003 0307 	and.w	r3, r3, #7
 80072ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2b06      	cmp	r3, #6
 80072b2:	d010      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0201 	orr.w	r2, r2, #1
 80072c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c4:	e007      	b.n	80072d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f042 0201 	orr.w	r2, r2, #1
 80072d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	40010000 	.word	0x40010000
 80072e4:	40010400 	.word	0x40010400
 80072e8:	40000400 	.word	0x40000400
 80072ec:	40000800 	.word	0x40000800
 80072f0:	40000c00 	.word	0x40000c00
 80072f4:	40014000 	.word	0x40014000
 80072f8:	40001800 	.word	0x40001800

080072fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d101      	bne.n	8007310 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e097      	b.n	8007440 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007316:	b2db      	uxtb	r3, r3
 8007318:	2b00      	cmp	r3, #0
 800731a:	d106      	bne.n	800732a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7fa ff9d 	bl	8002264 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2202      	movs	r2, #2
 800732e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	6812      	ldr	r2, [r2, #0]
 800733c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007340:	f023 0307 	bic.w	r3, r3, #7
 8007344:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3304      	adds	r3, #4
 800734e:	4619      	mov	r1, r3
 8007350:	4610      	mov	r0, r2
 8007352:	f000 fbe1 	bl	8007b18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	699b      	ldr	r3, [r3, #24]
 8007364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	4313      	orrs	r3, r2
 8007376:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800737e:	f023 0303 	bic.w	r3, r3, #3
 8007382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	689a      	ldr	r2, [r3, #8]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	021b      	lsls	r3, r3, #8
 800738e:	4313      	orrs	r3, r2
 8007390:	693a      	ldr	r2, [r7, #16]
 8007392:	4313      	orrs	r3, r2
 8007394:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800739c:	f023 030c 	bic.w	r3, r3, #12
 80073a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68da      	ldr	r2, [r3, #12]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	021b      	lsls	r3, r3, #8
 80073b8:	4313      	orrs	r3, r2
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	4313      	orrs	r3, r2
 80073be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	011a      	lsls	r2, r3, #4
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6a1b      	ldr	r3, [r3, #32]
 80073ca:	031b      	lsls	r3, r3, #12
 80073cc:	4313      	orrs	r3, r2
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80073da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80073e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	695b      	ldr	r3, [r3, #20]
 80073ec:	011b      	lsls	r3, r3, #4
 80073ee:	4313      	orrs	r3, r2
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	693a      	ldr	r2, [r7, #16]
 8007404:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2201      	movs	r2, #1
 800741a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2201      	movs	r2, #1
 8007422:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2201      	movs	r2, #1
 8007432:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2201      	movs	r2, #1
 800743a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3718      	adds	r7, #24
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007458:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007460:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007468:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007470:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d110      	bne.n	800749a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d102      	bne.n	8007484 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800747e:	7b7b      	ldrb	r3, [r7, #13]
 8007480:	2b01      	cmp	r3, #1
 8007482:	d001      	beq.n	8007488 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e089      	b.n	800759c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2202      	movs	r2, #2
 800748c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007498:	e031      	b.n	80074fe <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b04      	cmp	r3, #4
 800749e:	d110      	bne.n	80074c2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80074a0:	7bbb      	ldrb	r3, [r7, #14]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d102      	bne.n	80074ac <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80074a6:	7b3b      	ldrb	r3, [r7, #12]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d001      	beq.n	80074b0 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	e075      	b.n	800759c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2202      	movs	r2, #2
 80074b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2202      	movs	r2, #2
 80074bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074c0:	e01d      	b.n	80074fe <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074c2:	7bfb      	ldrb	r3, [r7, #15]
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d108      	bne.n	80074da <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80074c8:	7bbb      	ldrb	r3, [r7, #14]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d105      	bne.n	80074da <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80074ce:	7b7b      	ldrb	r3, [r7, #13]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d102      	bne.n	80074da <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80074d4:	7b3b      	ldrb	r3, [r7, #12]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d001      	beq.n	80074de <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e05e      	b.n	800759c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2202      	movs	r2, #2
 80074e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2202      	movs	r2, #2
 80074ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2202      	movs	r2, #2
 80074f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2202      	movs	r2, #2
 80074fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d003      	beq.n	800750c <HAL_TIM_Encoder_Start_IT+0xc4>
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	2b04      	cmp	r3, #4
 8007508:	d010      	beq.n	800752c <HAL_TIM_Encoder_Start_IT+0xe4>
 800750a:	e01f      	b.n	800754c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2201      	movs	r2, #1
 8007512:	2100      	movs	r1, #0
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fde9 	bl	80080ec <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f042 0202 	orr.w	r2, r2, #2
 8007528:	60da      	str	r2, [r3, #12]
      break;
 800752a:	e02e      	b.n	800758a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2201      	movs	r2, #1
 8007532:	2104      	movs	r1, #4
 8007534:	4618      	mov	r0, r3
 8007536:	f000 fdd9 	bl	80080ec <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68da      	ldr	r2, [r3, #12]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f042 0204 	orr.w	r2, r2, #4
 8007548:	60da      	str	r2, [r3, #12]
      break;
 800754a:	e01e      	b.n	800758a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2201      	movs	r2, #1
 8007552:	2100      	movs	r1, #0
 8007554:	4618      	mov	r0, r3
 8007556:	f000 fdc9 	bl	80080ec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2201      	movs	r2, #1
 8007560:	2104      	movs	r1, #4
 8007562:	4618      	mov	r0, r3
 8007564:	f000 fdc2 	bl	80080ec <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68da      	ldr	r2, [r3, #12]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f042 0202 	orr.w	r2, r2, #2
 8007576:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68da      	ldr	r2, [r3, #12]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0204 	orr.w	r2, r2, #4
 8007586:	60da      	str	r2, [r3, #12]
      break;
 8007588:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f042 0201 	orr.w	r2, r2, #1
 8007598:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	691b      	ldr	r3, [r3, #16]
 80075b2:	f003 0302 	and.w	r3, r3, #2
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d122      	bne.n	8007600 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	f003 0302 	and.w	r3, r3, #2
 80075c4:	2b02      	cmp	r3, #2
 80075c6:	d11b      	bne.n	8007600 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f06f 0202 	mvn.w	r2, #2
 80075d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	699b      	ldr	r3, [r3, #24]
 80075de:	f003 0303 	and.w	r3, r3, #3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d003      	beq.n	80075ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 fa77 	bl	8007ada <HAL_TIM_IC_CaptureCallback>
 80075ec:	e005      	b.n	80075fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 fa69 	bl	8007ac6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fa7a 	bl	8007aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	f003 0304 	and.w	r3, r3, #4
 800760a:	2b04      	cmp	r3, #4
 800760c:	d122      	bne.n	8007654 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	2b04      	cmp	r3, #4
 800761a:	d11b      	bne.n	8007654 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f06f 0204 	mvn.w	r2, #4
 8007624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2202      	movs	r2, #2
 800762a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007636:	2b00      	cmp	r3, #0
 8007638:	d003      	beq.n	8007642 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 fa4d 	bl	8007ada <HAL_TIM_IC_CaptureCallback>
 8007640:	e005      	b.n	800764e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fa3f 	bl	8007ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fa50 	bl	8007aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2200      	movs	r2, #0
 8007652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	f003 0308 	and.w	r3, r3, #8
 800765e:	2b08      	cmp	r3, #8
 8007660:	d122      	bne.n	80076a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	f003 0308 	and.w	r3, r3, #8
 800766c:	2b08      	cmp	r3, #8
 800766e:	d11b      	bne.n	80076a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f06f 0208 	mvn.w	r2, #8
 8007678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2204      	movs	r2, #4
 800767e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	f003 0303 	and.w	r3, r3, #3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 fa23 	bl	8007ada <HAL_TIM_IC_CaptureCallback>
 8007694:	e005      	b.n	80076a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fa15 	bl	8007ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 fa26 	bl	8007aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	f003 0310 	and.w	r3, r3, #16
 80076b2:	2b10      	cmp	r3, #16
 80076b4:	d122      	bne.n	80076fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	f003 0310 	and.w	r3, r3, #16
 80076c0:	2b10      	cmp	r3, #16
 80076c2:	d11b      	bne.n	80076fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f06f 0210 	mvn.w	r2, #16
 80076cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2208      	movs	r2, #8
 80076d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	69db      	ldr	r3, [r3, #28]
 80076da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f9f9 	bl	8007ada <HAL_TIM_IC_CaptureCallback>
 80076e8:	e005      	b.n	80076f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f9eb 	bl	8007ac6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f000 f9fc 	bl	8007aee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	2b01      	cmp	r3, #1
 8007708:	d10e      	bne.n	8007728 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f003 0301 	and.w	r3, r3, #1
 8007714:	2b01      	cmp	r3, #1
 8007716:	d107      	bne.n	8007728 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f06f 0201 	mvn.w	r2, #1
 8007720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7fa fbb0 	bl	8001e88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007732:	2b80      	cmp	r3, #128	; 0x80
 8007734:	d10e      	bne.n	8007754 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007740:	2b80      	cmp	r3, #128	; 0x80
 8007742:	d107      	bne.n	8007754 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800774c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 fdca 	bl	80082e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800775e:	2b40      	cmp	r3, #64	; 0x40
 8007760:	d10e      	bne.n	8007780 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800776c:	2b40      	cmp	r3, #64	; 0x40
 800776e:	d107      	bne.n	8007780 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f9c1 	bl	8007b02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	f003 0320 	and.w	r3, r3, #32
 800778a:	2b20      	cmp	r3, #32
 800778c:	d10e      	bne.n	80077ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f003 0320 	and.w	r3, r3, #32
 8007798:	2b20      	cmp	r3, #32
 800779a:	d107      	bne.n	80077ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f06f 0220 	mvn.w	r2, #32
 80077a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 fd94 	bl	80082d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077ac:	bf00      	nop
 80077ae:	3708      	adds	r7, #8
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b086      	sub	sp, #24
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d101      	bne.n	80077d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077ce:	2302      	movs	r3, #2
 80077d0:	e0ae      	b.n	8007930 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2201      	movs	r2, #1
 80077d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b0c      	cmp	r3, #12
 80077de:	f200 809f 	bhi.w	8007920 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80077e2:	a201      	add	r2, pc, #4	; (adr r2, 80077e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80077e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e8:	0800781d 	.word	0x0800781d
 80077ec:	08007921 	.word	0x08007921
 80077f0:	08007921 	.word	0x08007921
 80077f4:	08007921 	.word	0x08007921
 80077f8:	0800785d 	.word	0x0800785d
 80077fc:	08007921 	.word	0x08007921
 8007800:	08007921 	.word	0x08007921
 8007804:	08007921 	.word	0x08007921
 8007808:	0800789f 	.word	0x0800789f
 800780c:	08007921 	.word	0x08007921
 8007810:	08007921 	.word	0x08007921
 8007814:	08007921 	.word	0x08007921
 8007818:	080078df 	.word	0x080078df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	68b9      	ldr	r1, [r7, #8]
 8007822:	4618      	mov	r0, r3
 8007824:	f000 fa18 	bl	8007c58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	699a      	ldr	r2, [r3, #24]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0208 	orr.w	r2, r2, #8
 8007836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	699a      	ldr	r2, [r3, #24]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f022 0204 	bic.w	r2, r2, #4
 8007846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	6999      	ldr	r1, [r3, #24]
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	691a      	ldr	r2, [r3, #16]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	430a      	orrs	r2, r1
 8007858:	619a      	str	r2, [r3, #24]
      break;
 800785a:	e064      	b.n	8007926 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68b9      	ldr	r1, [r7, #8]
 8007862:	4618      	mov	r0, r3
 8007864:	f000 fa68 	bl	8007d38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	699a      	ldr	r2, [r3, #24]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	699a      	ldr	r2, [r3, #24]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6999      	ldr	r1, [r3, #24]
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	691b      	ldr	r3, [r3, #16]
 8007892:	021a      	lsls	r2, r3, #8
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	430a      	orrs	r2, r1
 800789a:	619a      	str	r2, [r3, #24]
      break;
 800789c:	e043      	b.n	8007926 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	68b9      	ldr	r1, [r7, #8]
 80078a4:	4618      	mov	r0, r3
 80078a6:	f000 fabd 	bl	8007e24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	69da      	ldr	r2, [r3, #28]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f042 0208 	orr.w	r2, r2, #8
 80078b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	69da      	ldr	r2, [r3, #28]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f022 0204 	bic.w	r2, r2, #4
 80078c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	69d9      	ldr	r1, [r3, #28]
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	691a      	ldr	r2, [r3, #16]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	430a      	orrs	r2, r1
 80078da:	61da      	str	r2, [r3, #28]
      break;
 80078dc:	e023      	b.n	8007926 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68b9      	ldr	r1, [r7, #8]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f000 fb11 	bl	8007f0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	69da      	ldr	r2, [r3, #28]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80078f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	69da      	ldr	r2, [r3, #28]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	69d9      	ldr	r1, [r3, #28]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	021a      	lsls	r2, r3, #8
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	430a      	orrs	r2, r1
 800791c:	61da      	str	r2, [r3, #28]
      break;
 800791e:	e002      	b.n	8007926 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	75fb      	strb	r3, [r7, #23]
      break;
 8007924:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800792e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007930:	4618      	mov	r0, r3
 8007932:	3718      	adds	r7, #24
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007942:	2300      	movs	r3, #0
 8007944:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800794c:	2b01      	cmp	r3, #1
 800794e:	d101      	bne.n	8007954 <HAL_TIM_ConfigClockSource+0x1c>
 8007950:	2302      	movs	r3, #2
 8007952:	e0b4      	b.n	8007abe <HAL_TIM_ConfigClockSource+0x186>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2202      	movs	r2, #2
 8007960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800797a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800798c:	d03e      	beq.n	8007a0c <HAL_TIM_ConfigClockSource+0xd4>
 800798e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007992:	f200 8087 	bhi.w	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 8007996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800799a:	f000 8086 	beq.w	8007aaa <HAL_TIM_ConfigClockSource+0x172>
 800799e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079a2:	d87f      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079a4:	2b70      	cmp	r3, #112	; 0x70
 80079a6:	d01a      	beq.n	80079de <HAL_TIM_ConfigClockSource+0xa6>
 80079a8:	2b70      	cmp	r3, #112	; 0x70
 80079aa:	d87b      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079ac:	2b60      	cmp	r3, #96	; 0x60
 80079ae:	d050      	beq.n	8007a52 <HAL_TIM_ConfigClockSource+0x11a>
 80079b0:	2b60      	cmp	r3, #96	; 0x60
 80079b2:	d877      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079b4:	2b50      	cmp	r3, #80	; 0x50
 80079b6:	d03c      	beq.n	8007a32 <HAL_TIM_ConfigClockSource+0xfa>
 80079b8:	2b50      	cmp	r3, #80	; 0x50
 80079ba:	d873      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079bc:	2b40      	cmp	r3, #64	; 0x40
 80079be:	d058      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x13a>
 80079c0:	2b40      	cmp	r3, #64	; 0x40
 80079c2:	d86f      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079c4:	2b30      	cmp	r3, #48	; 0x30
 80079c6:	d064      	beq.n	8007a92 <HAL_TIM_ConfigClockSource+0x15a>
 80079c8:	2b30      	cmp	r3, #48	; 0x30
 80079ca:	d86b      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079cc:	2b20      	cmp	r3, #32
 80079ce:	d060      	beq.n	8007a92 <HAL_TIM_ConfigClockSource+0x15a>
 80079d0:	2b20      	cmp	r3, #32
 80079d2:	d867      	bhi.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d05c      	beq.n	8007a92 <HAL_TIM_ConfigClockSource+0x15a>
 80079d8:	2b10      	cmp	r3, #16
 80079da:	d05a      	beq.n	8007a92 <HAL_TIM_ConfigClockSource+0x15a>
 80079dc:	e062      	b.n	8007aa4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	6899      	ldr	r1, [r3, #8]
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	685a      	ldr	r2, [r3, #4]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	f000 fb5d 	bl	80080ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	609a      	str	r2, [r3, #8]
      break;
 8007a0a:	e04f      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6818      	ldr	r0, [r3, #0]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	6899      	ldr	r1, [r3, #8]
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f000 fb46 	bl	80080ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	689a      	ldr	r2, [r3, #8]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a2e:	609a      	str	r2, [r3, #8]
      break;
 8007a30:	e03c      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	6859      	ldr	r1, [r3, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f000 faba 	bl	8007fb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2150      	movs	r1, #80	; 0x50
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f000 fb13 	bl	8008076 <TIM_ITRx_SetConfig>
      break;
 8007a50:	e02c      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6818      	ldr	r0, [r3, #0]
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	6859      	ldr	r1, [r3, #4]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f000 fad9 	bl	8008016 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2160      	movs	r1, #96	; 0x60
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 fb03 	bl	8008076 <TIM_ITRx_SetConfig>
      break;
 8007a70:	e01c      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6818      	ldr	r0, [r3, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	6859      	ldr	r1, [r3, #4]
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	f000 fa9a 	bl	8007fb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2140      	movs	r1, #64	; 0x40
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f000 faf3 	bl	8008076 <TIM_ITRx_SetConfig>
      break;
 8007a90:	e00c      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	4610      	mov	r0, r2
 8007a9e:	f000 faea 	bl	8008076 <TIM_ITRx_SetConfig>
      break;
 8007aa2:	e003      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8007aa8:	e000      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007aaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b083      	sub	sp, #12
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ace:	bf00      	nop
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b083      	sub	sp, #12
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ae2:	bf00      	nop
 8007ae4:	370c      	adds	r7, #12
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr

08007aee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007aee:	b480      	push	{r7}
 8007af0:	b083      	sub	sp, #12
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007af6:	bf00      	nop
 8007af8:	370c      	adds	r7, #12
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr

08007b02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b083      	sub	sp, #12
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b0a:	bf00      	nop
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
	...

08007b18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a40      	ldr	r2, [pc, #256]	; (8007c2c <TIM_Base_SetConfig+0x114>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d013      	beq.n	8007b58 <TIM_Base_SetConfig+0x40>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b36:	d00f      	beq.n	8007b58 <TIM_Base_SetConfig+0x40>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a3d      	ldr	r2, [pc, #244]	; (8007c30 <TIM_Base_SetConfig+0x118>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d00b      	beq.n	8007b58 <TIM_Base_SetConfig+0x40>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a3c      	ldr	r2, [pc, #240]	; (8007c34 <TIM_Base_SetConfig+0x11c>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d007      	beq.n	8007b58 <TIM_Base_SetConfig+0x40>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a3b      	ldr	r2, [pc, #236]	; (8007c38 <TIM_Base_SetConfig+0x120>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d003      	beq.n	8007b58 <TIM_Base_SetConfig+0x40>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a3a      	ldr	r2, [pc, #232]	; (8007c3c <TIM_Base_SetConfig+0x124>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d108      	bne.n	8007b6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a2f      	ldr	r2, [pc, #188]	; (8007c2c <TIM_Base_SetConfig+0x114>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d02b      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b78:	d027      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a2c      	ldr	r2, [pc, #176]	; (8007c30 <TIM_Base_SetConfig+0x118>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d023      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a2b      	ldr	r2, [pc, #172]	; (8007c34 <TIM_Base_SetConfig+0x11c>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d01f      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a2a      	ldr	r2, [pc, #168]	; (8007c38 <TIM_Base_SetConfig+0x120>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d01b      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a29      	ldr	r2, [pc, #164]	; (8007c3c <TIM_Base_SetConfig+0x124>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d017      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a28      	ldr	r2, [pc, #160]	; (8007c40 <TIM_Base_SetConfig+0x128>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d013      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a27      	ldr	r2, [pc, #156]	; (8007c44 <TIM_Base_SetConfig+0x12c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d00f      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a26      	ldr	r2, [pc, #152]	; (8007c48 <TIM_Base_SetConfig+0x130>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d00b      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a25      	ldr	r2, [pc, #148]	; (8007c4c <TIM_Base_SetConfig+0x134>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d007      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a24      	ldr	r2, [pc, #144]	; (8007c50 <TIM_Base_SetConfig+0x138>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d003      	beq.n	8007bca <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a23      	ldr	r2, [pc, #140]	; (8007c54 <TIM_Base_SetConfig+0x13c>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d108      	bne.n	8007bdc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	689a      	ldr	r2, [r3, #8]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a0a      	ldr	r2, [pc, #40]	; (8007c2c <TIM_Base_SetConfig+0x114>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d003      	beq.n	8007c10 <TIM_Base_SetConfig+0xf8>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a0c      	ldr	r2, [pc, #48]	; (8007c3c <TIM_Base_SetConfig+0x124>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d103      	bne.n	8007c18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	691a      	ldr	r2, [r3, #16]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	615a      	str	r2, [r3, #20]
}
 8007c1e:	bf00      	nop
 8007c20:	3714      	adds	r7, #20
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	40010000 	.word	0x40010000
 8007c30:	40000400 	.word	0x40000400
 8007c34:	40000800 	.word	0x40000800
 8007c38:	40000c00 	.word	0x40000c00
 8007c3c:	40010400 	.word	0x40010400
 8007c40:	40014000 	.word	0x40014000
 8007c44:	40014400 	.word	0x40014400
 8007c48:	40014800 	.word	0x40014800
 8007c4c:	40001800 	.word	0x40001800
 8007c50:	40001c00 	.word	0x40001c00
 8007c54:	40002000 	.word	0x40002000

08007c58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b087      	sub	sp, #28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	f023 0201 	bic.w	r2, r3, #1
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	699b      	ldr	r3, [r3, #24]
 8007c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f023 0303 	bic.w	r3, r3, #3
 8007c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f023 0302 	bic.w	r3, r3, #2
 8007ca0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a20      	ldr	r2, [pc, #128]	; (8007d30 <TIM_OC1_SetConfig+0xd8>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d003      	beq.n	8007cbc <TIM_OC1_SetConfig+0x64>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	4a1f      	ldr	r2, [pc, #124]	; (8007d34 <TIM_OC1_SetConfig+0xdc>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d10c      	bne.n	8007cd6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f023 0308 	bic.w	r3, r3, #8
 8007cc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	f023 0304 	bic.w	r3, r3, #4
 8007cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a15      	ldr	r2, [pc, #84]	; (8007d30 <TIM_OC1_SetConfig+0xd8>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d003      	beq.n	8007ce6 <TIM_OC1_SetConfig+0x8e>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a14      	ldr	r2, [pc, #80]	; (8007d34 <TIM_OC1_SetConfig+0xdc>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d111      	bne.n	8007d0a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	695b      	ldr	r3, [r3, #20]
 8007cfa:	693a      	ldr	r2, [r7, #16]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	699b      	ldr	r3, [r3, #24]
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	685a      	ldr	r2, [r3, #4]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	621a      	str	r2, [r3, #32]
}
 8007d24:	bf00      	nop
 8007d26:	371c      	adds	r7, #28
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	40010000 	.word	0x40010000
 8007d34:	40010400 	.word	0x40010400

08007d38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	f023 0210 	bic.w	r2, r3, #16
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a1b      	ldr	r3, [r3, #32]
 8007d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	699b      	ldr	r3, [r3, #24]
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	021b      	lsls	r3, r3, #8
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	f023 0320 	bic.w	r3, r3, #32
 8007d82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	011b      	lsls	r3, r3, #4
 8007d8a:	697a      	ldr	r2, [r7, #20]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a22      	ldr	r2, [pc, #136]	; (8007e1c <TIM_OC2_SetConfig+0xe4>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d003      	beq.n	8007da0 <TIM_OC2_SetConfig+0x68>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a21      	ldr	r2, [pc, #132]	; (8007e20 <TIM_OC2_SetConfig+0xe8>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d10d      	bne.n	8007dbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	011b      	lsls	r3, r3, #4
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a17      	ldr	r2, [pc, #92]	; (8007e1c <TIM_OC2_SetConfig+0xe4>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d003      	beq.n	8007dcc <TIM_OC2_SetConfig+0x94>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a16      	ldr	r2, [pc, #88]	; (8007e20 <TIM_OC2_SetConfig+0xe8>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d113      	bne.n	8007df4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007dd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	693a      	ldr	r2, [r7, #16]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	685a      	ldr	r2, [r3, #4]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	697a      	ldr	r2, [r7, #20]
 8007e0c:	621a      	str	r2, [r3, #32]
}
 8007e0e:	bf00      	nop
 8007e10:	371c      	adds	r7, #28
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	40010000 	.word	0x40010000
 8007e20:	40010400 	.word	0x40010400

08007e24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b087      	sub	sp, #28
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a1b      	ldr	r3, [r3, #32]
 8007e32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a1b      	ldr	r3, [r3, #32]
 8007e3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	69db      	ldr	r3, [r3, #28]
 8007e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f023 0303 	bic.w	r3, r3, #3
 8007e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	021b      	lsls	r3, r3, #8
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a21      	ldr	r2, [pc, #132]	; (8007f04 <TIM_OC3_SetConfig+0xe0>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d003      	beq.n	8007e8a <TIM_OC3_SetConfig+0x66>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a20      	ldr	r2, [pc, #128]	; (8007f08 <TIM_OC3_SetConfig+0xe4>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d10d      	bne.n	8007ea6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	021b      	lsls	r3, r3, #8
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ea4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a16      	ldr	r2, [pc, #88]	; (8007f04 <TIM_OC3_SetConfig+0xe0>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d003      	beq.n	8007eb6 <TIM_OC3_SetConfig+0x92>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a15      	ldr	r2, [pc, #84]	; (8007f08 <TIM_OC3_SetConfig+0xe4>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d113      	bne.n	8007ede <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ebc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	011b      	lsls	r3, r3, #4
 8007ecc:	693a      	ldr	r2, [r7, #16]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	011b      	lsls	r3, r3, #4
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	685a      	ldr	r2, [r3, #4]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	697a      	ldr	r2, [r7, #20]
 8007ef6:	621a      	str	r2, [r3, #32]
}
 8007ef8:	bf00      	nop
 8007efa:	371c      	adds	r7, #28
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr
 8007f04:	40010000 	.word	0x40010000
 8007f08:	40010400 	.word	0x40010400

08007f0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b087      	sub	sp, #28
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a1b      	ldr	r3, [r3, #32]
 8007f1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a1b      	ldr	r3, [r3, #32]
 8007f26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	69db      	ldr	r3, [r3, #28]
 8007f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	021b      	lsls	r3, r3, #8
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	031b      	lsls	r3, r3, #12
 8007f5e:	693a      	ldr	r2, [r7, #16]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	4a12      	ldr	r2, [pc, #72]	; (8007fb0 <TIM_OC4_SetConfig+0xa4>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d003      	beq.n	8007f74 <TIM_OC4_SetConfig+0x68>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a11      	ldr	r2, [pc, #68]	; (8007fb4 <TIM_OC4_SetConfig+0xa8>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d109      	bne.n	8007f88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	695b      	ldr	r3, [r3, #20]
 8007f80:	019b      	lsls	r3, r3, #6
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68fa      	ldr	r2, [r7, #12]
 8007f92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	685a      	ldr	r2, [r3, #4]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	621a      	str	r2, [r3, #32]
}
 8007fa2:	bf00      	nop
 8007fa4:	371c      	adds	r7, #28
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	40010000 	.word	0x40010000
 8007fb4:	40010400 	.word	0x40010400

08007fb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b087      	sub	sp, #28
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6a1b      	ldr	r3, [r3, #32]
 8007fc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	6a1b      	ldr	r3, [r3, #32]
 8007fce:	f023 0201 	bic.w	r2, r3, #1
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fe2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	011b      	lsls	r3, r3, #4
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	4313      	orrs	r3, r2
 8007fec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	f023 030a 	bic.w	r3, r3, #10
 8007ff4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	693a      	ldr	r2, [r7, #16]
 8008002:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	697a      	ldr	r2, [r7, #20]
 8008008:	621a      	str	r2, [r3, #32]
}
 800800a:	bf00      	nop
 800800c:	371c      	adds	r7, #28
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr

08008016 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008016:	b480      	push	{r7}
 8008018:	b087      	sub	sp, #28
 800801a:	af00      	add	r7, sp, #0
 800801c:	60f8      	str	r0, [r7, #12]
 800801e:	60b9      	str	r1, [r7, #8]
 8008020:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6a1b      	ldr	r3, [r3, #32]
 8008026:	f023 0210 	bic.w	r2, r3, #16
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6a1b      	ldr	r3, [r3, #32]
 8008038:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	031b      	lsls	r3, r3, #12
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	4313      	orrs	r3, r2
 800804a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008052:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	011b      	lsls	r3, r3, #4
 8008058:	693a      	ldr	r2, [r7, #16]
 800805a:	4313      	orrs	r3, r2
 800805c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	693a      	ldr	r2, [r7, #16]
 8008068:	621a      	str	r2, [r3, #32]
}
 800806a:	bf00      	nop
 800806c:	371c      	adds	r7, #28
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008076:	b480      	push	{r7}
 8008078:	b085      	sub	sp, #20
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800808c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800808e:	683a      	ldr	r2, [r7, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	4313      	orrs	r3, r2
 8008094:	f043 0307 	orr.w	r3, r3, #7
 8008098:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	609a      	str	r2, [r3, #8]
}
 80080a0:	bf00      	nop
 80080a2:	3714      	adds	r7, #20
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b087      	sub	sp, #28
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	607a      	str	r2, [r7, #4]
 80080b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	021a      	lsls	r2, r3, #8
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	431a      	orrs	r2, r3
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	609a      	str	r2, [r3, #8]
}
 80080e0:	bf00      	nop
 80080e2:	371c      	adds	r7, #28
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b087      	sub	sp, #28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	f003 031f 	and.w	r3, r3, #31
 80080fe:	2201      	movs	r2, #1
 8008100:	fa02 f303 	lsl.w	r3, r2, r3
 8008104:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6a1a      	ldr	r2, [r3, #32]
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	43db      	mvns	r3, r3
 800810e:	401a      	ands	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6a1a      	ldr	r2, [r3, #32]
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	f003 031f 	and.w	r3, r3, #31
 800811e:	6879      	ldr	r1, [r7, #4]
 8008120:	fa01 f303 	lsl.w	r3, r1, r3
 8008124:	431a      	orrs	r2, r3
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	621a      	str	r2, [r3, #32]
}
 800812a:	bf00      	nop
 800812c:	371c      	adds	r7, #28
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr
	...

08008138 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008148:	2b01      	cmp	r3, #1
 800814a:	d101      	bne.n	8008150 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800814c:	2302      	movs	r3, #2
 800814e:	e05a      	b.n	8008206 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2202      	movs	r2, #2
 800815c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008176:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	4313      	orrs	r3, r2
 8008180:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a21      	ldr	r2, [pc, #132]	; (8008214 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d022      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800819c:	d01d      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a1d      	ldr	r2, [pc, #116]	; (8008218 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d018      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a1b      	ldr	r2, [pc, #108]	; (800821c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d013      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a1a      	ldr	r2, [pc, #104]	; (8008220 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d00e      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4a18      	ldr	r2, [pc, #96]	; (8008224 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d009      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a17      	ldr	r2, [pc, #92]	; (8008228 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d004      	beq.n	80081da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a15      	ldr	r2, [pc, #84]	; (800822c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d10c      	bne.n	80081f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3714      	adds	r7, #20
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	40010000 	.word	0x40010000
 8008218:	40000400 	.word	0x40000400
 800821c:	40000800 	.word	0x40000800
 8008220:	40000c00 	.word	0x40000c00
 8008224:	40010400 	.word	0x40010400
 8008228:	40014000 	.word	0x40014000
 800822c:	40001800 	.word	0x40001800

08008230 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800823a:	2300      	movs	r3, #0
 800823c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008244:	2b01      	cmp	r3, #1
 8008246:	d101      	bne.n	800824c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008248:	2302      	movs	r3, #2
 800824a:	e03d      	b.n	80082c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	4313      	orrs	r3, r2
 8008260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	4313      	orrs	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	4313      	orrs	r3, r2
 800827c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4313      	orrs	r3, r2
 800828a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	4313      	orrs	r3, r2
 8008298:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	695b      	ldr	r3, [r3, #20]
 80082a4:	4313      	orrs	r3, r2
 80082a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68fa      	ldr	r2, [r7, #12]
 80082bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d101      	bne.n	800830e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e03f      	b.n	800838e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b00      	cmp	r3, #0
 8008318:	d106      	bne.n	8008328 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f7fa f8e6 	bl	80024f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2224      	movs	r2, #36	; 0x24
 800832c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800833e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 f929 	bl	8008598 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	691a      	ldr	r2, [r3, #16]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008354:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	695a      	ldr	r2, [r3, #20]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008364:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68da      	ldr	r2, [r3, #12]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008374:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2220      	movs	r2, #32
 8008380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2220      	movs	r2, #32
 8008388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3708      	adds	r7, #8
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b08a      	sub	sp, #40	; 0x28
 800839a:	af02      	add	r7, sp, #8
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	603b      	str	r3, [r7, #0]
 80083a2:	4613      	mov	r3, r2
 80083a4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80083a6:	2300      	movs	r3, #0
 80083a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	2b20      	cmp	r3, #32
 80083b4:	d17c      	bne.n	80084b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <HAL_UART_Transmit+0x2c>
 80083bc:	88fb      	ldrh	r3, [r7, #6]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d101      	bne.n	80083c6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e075      	b.n	80084b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d101      	bne.n	80083d4 <HAL_UART_Transmit+0x3e>
 80083d0:	2302      	movs	r3, #2
 80083d2:	e06e      	b.n	80084b2 <HAL_UART_Transmit+0x11c>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2221      	movs	r2, #33	; 0x21
 80083e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083ea:	f7fa fa65 	bl	80028b8 <HAL_GetTick>
 80083ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	88fa      	ldrh	r2, [r7, #6]
 80083f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	88fa      	ldrh	r2, [r7, #6]
 80083fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008404:	d108      	bne.n	8008418 <HAL_UART_Transmit+0x82>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d104      	bne.n	8008418 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800840e:	2300      	movs	r3, #0
 8008410:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	61bb      	str	r3, [r7, #24]
 8008416:	e003      	b.n	8008420 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800841c:	2300      	movs	r3, #0
 800841e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008428:	e02a      	b.n	8008480 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	2200      	movs	r2, #0
 8008432:	2180      	movs	r1, #128	; 0x80
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 f840 	bl	80084ba <UART_WaitOnFlagUntilTimeout>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008440:	2303      	movs	r3, #3
 8008442:	e036      	b.n	80084b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008444:	69fb      	ldr	r3, [r7, #28]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10b      	bne.n	8008462 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	881b      	ldrh	r3, [r3, #0]
 800844e:	461a      	mov	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008458:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	3302      	adds	r3, #2
 800845e:	61bb      	str	r3, [r7, #24]
 8008460:	e007      	b.n	8008472 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008462:	69fb      	ldr	r3, [r7, #28]
 8008464:	781a      	ldrb	r2, [r3, #0]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	3301      	adds	r3, #1
 8008470:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008476:	b29b      	uxth	r3, r3
 8008478:	3b01      	subs	r3, #1
 800847a:	b29a      	uxth	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008484:	b29b      	uxth	r3, r3
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1cf      	bne.n	800842a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	9300      	str	r3, [sp, #0]
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	2200      	movs	r2, #0
 8008492:	2140      	movs	r1, #64	; 0x40
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f000 f810 	bl	80084ba <UART_WaitOnFlagUntilTimeout>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80084a0:	2303      	movs	r3, #3
 80084a2:	e006      	b.n	80084b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2220      	movs	r2, #32
 80084a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80084ac:	2300      	movs	r3, #0
 80084ae:	e000      	b.n	80084b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80084b0:	2302      	movs	r3, #2
  }
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3720      	adds	r7, #32
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b090      	sub	sp, #64	; 0x40
 80084be:	af00      	add	r7, sp, #0
 80084c0:	60f8      	str	r0, [r7, #12]
 80084c2:	60b9      	str	r1, [r7, #8]
 80084c4:	603b      	str	r3, [r7, #0]
 80084c6:	4613      	mov	r3, r2
 80084c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084ca:	e050      	b.n	800856e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084d2:	d04c      	beq.n	800856e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80084d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d007      	beq.n	80084ea <UART_WaitOnFlagUntilTimeout+0x30>
 80084da:	f7fa f9ed 	bl	80028b8 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d241      	bcs.n	800856e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	330c      	adds	r3, #12
 80084f0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008500:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	330c      	adds	r3, #12
 8008508:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800850a:	637a      	str	r2, [r7, #52]	; 0x34
 800850c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008510:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008512:	e841 2300 	strex	r3, r2, [r1]
 8008516:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1e5      	bne.n	80084ea <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3314      	adds	r3, #20
 8008524:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	e853 3f00 	ldrex	r3, [r3]
 800852c:	613b      	str	r3, [r7, #16]
   return(result);
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	f023 0301 	bic.w	r3, r3, #1
 8008534:	63bb      	str	r3, [r7, #56]	; 0x38
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3314      	adds	r3, #20
 800853c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800853e:	623a      	str	r2, [r7, #32]
 8008540:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008542:	69f9      	ldr	r1, [r7, #28]
 8008544:	6a3a      	ldr	r2, [r7, #32]
 8008546:	e841 2300 	strex	r3, r2, [r1]
 800854a:	61bb      	str	r3, [r7, #24]
   return(result);
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1e5      	bne.n	800851e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2220      	movs	r2, #32
 8008556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2220      	movs	r2, #32
 800855e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e00f      	b.n	800858e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	4013      	ands	r3, r2
 8008578:	68ba      	ldr	r2, [r7, #8]
 800857a:	429a      	cmp	r2, r3
 800857c:	bf0c      	ite	eq
 800857e:	2301      	moveq	r3, #1
 8008580:	2300      	movne	r3, #0
 8008582:	b2db      	uxtb	r3, r3
 8008584:	461a      	mov	r2, r3
 8008586:	79fb      	ldrb	r3, [r7, #7]
 8008588:	429a      	cmp	r2, r3
 800858a:	d09f      	beq.n	80084cc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3740      	adds	r7, #64	; 0x40
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
	...

08008598 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800859c:	b0c0      	sub	sp, #256	; 0x100
 800859e:	af00      	add	r7, sp, #0
 80085a0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80085b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085b4:	68d9      	ldr	r1, [r3, #12]
 80085b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	ea40 0301 	orr.w	r3, r0, r1
 80085c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80085c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c6:	689a      	ldr	r2, [r3, #8]
 80085c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	431a      	orrs	r2, r3
 80085d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	431a      	orrs	r2, r3
 80085d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085dc:	69db      	ldr	r3, [r3, #28]
 80085de:	4313      	orrs	r3, r2
 80085e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80085e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68db      	ldr	r3, [r3, #12]
 80085ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80085f0:	f021 010c 	bic.w	r1, r1, #12
 80085f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80085fe:	430b      	orrs	r3, r1
 8008600:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	695b      	ldr	r3, [r3, #20]
 800860a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800860e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008612:	6999      	ldr	r1, [r3, #24]
 8008614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	ea40 0301 	orr.w	r3, r0, r1
 800861e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	4b8f      	ldr	r3, [pc, #572]	; (8008864 <UART_SetConfig+0x2cc>)
 8008628:	429a      	cmp	r2, r3
 800862a:	d005      	beq.n	8008638 <UART_SetConfig+0xa0>
 800862c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	4b8d      	ldr	r3, [pc, #564]	; (8008868 <UART_SetConfig+0x2d0>)
 8008634:	429a      	cmp	r2, r3
 8008636:	d104      	bne.n	8008642 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008638:	f7fd ffa6 	bl	8006588 <HAL_RCC_GetPCLK2Freq>
 800863c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008640:	e003      	b.n	800864a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008642:	f7fd ff8d 	bl	8006560 <HAL_RCC_GetPCLK1Freq>
 8008646:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800864a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800864e:	69db      	ldr	r3, [r3, #28]
 8008650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008654:	f040 810c 	bne.w	8008870 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008658:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800865c:	2200      	movs	r2, #0
 800865e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008662:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008666:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800866a:	4622      	mov	r2, r4
 800866c:	462b      	mov	r3, r5
 800866e:	1891      	adds	r1, r2, r2
 8008670:	65b9      	str	r1, [r7, #88]	; 0x58
 8008672:	415b      	adcs	r3, r3
 8008674:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008676:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800867a:	4621      	mov	r1, r4
 800867c:	eb12 0801 	adds.w	r8, r2, r1
 8008680:	4629      	mov	r1, r5
 8008682:	eb43 0901 	adc.w	r9, r3, r1
 8008686:	f04f 0200 	mov.w	r2, #0
 800868a:	f04f 0300 	mov.w	r3, #0
 800868e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008692:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008696:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800869a:	4690      	mov	r8, r2
 800869c:	4699      	mov	r9, r3
 800869e:	4623      	mov	r3, r4
 80086a0:	eb18 0303 	adds.w	r3, r8, r3
 80086a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80086a8:	462b      	mov	r3, r5
 80086aa:	eb49 0303 	adc.w	r3, r9, r3
 80086ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80086b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086b6:	685b      	ldr	r3, [r3, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80086be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80086c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80086c6:	460b      	mov	r3, r1
 80086c8:	18db      	adds	r3, r3, r3
 80086ca:	653b      	str	r3, [r7, #80]	; 0x50
 80086cc:	4613      	mov	r3, r2
 80086ce:	eb42 0303 	adc.w	r3, r2, r3
 80086d2:	657b      	str	r3, [r7, #84]	; 0x54
 80086d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80086d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80086dc:	f7f8 fa06 	bl	8000aec <__aeabi_uldivmod>
 80086e0:	4602      	mov	r2, r0
 80086e2:	460b      	mov	r3, r1
 80086e4:	4b61      	ldr	r3, [pc, #388]	; (800886c <UART_SetConfig+0x2d4>)
 80086e6:	fba3 2302 	umull	r2, r3, r3, r2
 80086ea:	095b      	lsrs	r3, r3, #5
 80086ec:	011c      	lsls	r4, r3, #4
 80086ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086f2:	2200      	movs	r2, #0
 80086f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80086f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80086fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008700:	4642      	mov	r2, r8
 8008702:	464b      	mov	r3, r9
 8008704:	1891      	adds	r1, r2, r2
 8008706:	64b9      	str	r1, [r7, #72]	; 0x48
 8008708:	415b      	adcs	r3, r3
 800870a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800870c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008710:	4641      	mov	r1, r8
 8008712:	eb12 0a01 	adds.w	sl, r2, r1
 8008716:	4649      	mov	r1, r9
 8008718:	eb43 0b01 	adc.w	fp, r3, r1
 800871c:	f04f 0200 	mov.w	r2, #0
 8008720:	f04f 0300 	mov.w	r3, #0
 8008724:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008728:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800872c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008730:	4692      	mov	sl, r2
 8008732:	469b      	mov	fp, r3
 8008734:	4643      	mov	r3, r8
 8008736:	eb1a 0303 	adds.w	r3, sl, r3
 800873a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800873e:	464b      	mov	r3, r9
 8008740:	eb4b 0303 	adc.w	r3, fp, r3
 8008744:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	2200      	movs	r2, #0
 8008750:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008754:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008758:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800875c:	460b      	mov	r3, r1
 800875e:	18db      	adds	r3, r3, r3
 8008760:	643b      	str	r3, [r7, #64]	; 0x40
 8008762:	4613      	mov	r3, r2
 8008764:	eb42 0303 	adc.w	r3, r2, r3
 8008768:	647b      	str	r3, [r7, #68]	; 0x44
 800876a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800876e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008772:	f7f8 f9bb 	bl	8000aec <__aeabi_uldivmod>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	4611      	mov	r1, r2
 800877c:	4b3b      	ldr	r3, [pc, #236]	; (800886c <UART_SetConfig+0x2d4>)
 800877e:	fba3 2301 	umull	r2, r3, r3, r1
 8008782:	095b      	lsrs	r3, r3, #5
 8008784:	2264      	movs	r2, #100	; 0x64
 8008786:	fb02 f303 	mul.w	r3, r2, r3
 800878a:	1acb      	subs	r3, r1, r3
 800878c:	00db      	lsls	r3, r3, #3
 800878e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008792:	4b36      	ldr	r3, [pc, #216]	; (800886c <UART_SetConfig+0x2d4>)
 8008794:	fba3 2302 	umull	r2, r3, r3, r2
 8008798:	095b      	lsrs	r3, r3, #5
 800879a:	005b      	lsls	r3, r3, #1
 800879c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80087a0:	441c      	add	r4, r3
 80087a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087a6:	2200      	movs	r2, #0
 80087a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80087ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80087b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80087b4:	4642      	mov	r2, r8
 80087b6:	464b      	mov	r3, r9
 80087b8:	1891      	adds	r1, r2, r2
 80087ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80087bc:	415b      	adcs	r3, r3
 80087be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80087c4:	4641      	mov	r1, r8
 80087c6:	1851      	adds	r1, r2, r1
 80087c8:	6339      	str	r1, [r7, #48]	; 0x30
 80087ca:	4649      	mov	r1, r9
 80087cc:	414b      	adcs	r3, r1
 80087ce:	637b      	str	r3, [r7, #52]	; 0x34
 80087d0:	f04f 0200 	mov.w	r2, #0
 80087d4:	f04f 0300 	mov.w	r3, #0
 80087d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80087dc:	4659      	mov	r1, fp
 80087de:	00cb      	lsls	r3, r1, #3
 80087e0:	4651      	mov	r1, sl
 80087e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087e6:	4651      	mov	r1, sl
 80087e8:	00ca      	lsls	r2, r1, #3
 80087ea:	4610      	mov	r0, r2
 80087ec:	4619      	mov	r1, r3
 80087ee:	4603      	mov	r3, r0
 80087f0:	4642      	mov	r2, r8
 80087f2:	189b      	adds	r3, r3, r2
 80087f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80087f8:	464b      	mov	r3, r9
 80087fa:	460a      	mov	r2, r1
 80087fc:	eb42 0303 	adc.w	r3, r2, r3
 8008800:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008810:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008814:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008818:	460b      	mov	r3, r1
 800881a:	18db      	adds	r3, r3, r3
 800881c:	62bb      	str	r3, [r7, #40]	; 0x28
 800881e:	4613      	mov	r3, r2
 8008820:	eb42 0303 	adc.w	r3, r2, r3
 8008824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008826:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800882a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800882e:	f7f8 f95d 	bl	8000aec <__aeabi_uldivmod>
 8008832:	4602      	mov	r2, r0
 8008834:	460b      	mov	r3, r1
 8008836:	4b0d      	ldr	r3, [pc, #52]	; (800886c <UART_SetConfig+0x2d4>)
 8008838:	fba3 1302 	umull	r1, r3, r3, r2
 800883c:	095b      	lsrs	r3, r3, #5
 800883e:	2164      	movs	r1, #100	; 0x64
 8008840:	fb01 f303 	mul.w	r3, r1, r3
 8008844:	1ad3      	subs	r3, r2, r3
 8008846:	00db      	lsls	r3, r3, #3
 8008848:	3332      	adds	r3, #50	; 0x32
 800884a:	4a08      	ldr	r2, [pc, #32]	; (800886c <UART_SetConfig+0x2d4>)
 800884c:	fba2 2303 	umull	r2, r3, r2, r3
 8008850:	095b      	lsrs	r3, r3, #5
 8008852:	f003 0207 	and.w	r2, r3, #7
 8008856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4422      	add	r2, r4
 800885e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008860:	e105      	b.n	8008a6e <UART_SetConfig+0x4d6>
 8008862:	bf00      	nop
 8008864:	40011000 	.word	0x40011000
 8008868:	40011400 	.word	0x40011400
 800886c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008870:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008874:	2200      	movs	r2, #0
 8008876:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800887a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800887e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008882:	4642      	mov	r2, r8
 8008884:	464b      	mov	r3, r9
 8008886:	1891      	adds	r1, r2, r2
 8008888:	6239      	str	r1, [r7, #32]
 800888a:	415b      	adcs	r3, r3
 800888c:	627b      	str	r3, [r7, #36]	; 0x24
 800888e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008892:	4641      	mov	r1, r8
 8008894:	1854      	adds	r4, r2, r1
 8008896:	4649      	mov	r1, r9
 8008898:	eb43 0501 	adc.w	r5, r3, r1
 800889c:	f04f 0200 	mov.w	r2, #0
 80088a0:	f04f 0300 	mov.w	r3, #0
 80088a4:	00eb      	lsls	r3, r5, #3
 80088a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088aa:	00e2      	lsls	r2, r4, #3
 80088ac:	4614      	mov	r4, r2
 80088ae:	461d      	mov	r5, r3
 80088b0:	4643      	mov	r3, r8
 80088b2:	18e3      	adds	r3, r4, r3
 80088b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80088b8:	464b      	mov	r3, r9
 80088ba:	eb45 0303 	adc.w	r3, r5, r3
 80088be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80088c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80088ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80088d2:	f04f 0200 	mov.w	r2, #0
 80088d6:	f04f 0300 	mov.w	r3, #0
 80088da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80088de:	4629      	mov	r1, r5
 80088e0:	008b      	lsls	r3, r1, #2
 80088e2:	4621      	mov	r1, r4
 80088e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088e8:	4621      	mov	r1, r4
 80088ea:	008a      	lsls	r2, r1, #2
 80088ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80088f0:	f7f8 f8fc 	bl	8000aec <__aeabi_uldivmod>
 80088f4:	4602      	mov	r2, r0
 80088f6:	460b      	mov	r3, r1
 80088f8:	4b60      	ldr	r3, [pc, #384]	; (8008a7c <UART_SetConfig+0x4e4>)
 80088fa:	fba3 2302 	umull	r2, r3, r3, r2
 80088fe:	095b      	lsrs	r3, r3, #5
 8008900:	011c      	lsls	r4, r3, #4
 8008902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008906:	2200      	movs	r2, #0
 8008908:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800890c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008910:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008914:	4642      	mov	r2, r8
 8008916:	464b      	mov	r3, r9
 8008918:	1891      	adds	r1, r2, r2
 800891a:	61b9      	str	r1, [r7, #24]
 800891c:	415b      	adcs	r3, r3
 800891e:	61fb      	str	r3, [r7, #28]
 8008920:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008924:	4641      	mov	r1, r8
 8008926:	1851      	adds	r1, r2, r1
 8008928:	6139      	str	r1, [r7, #16]
 800892a:	4649      	mov	r1, r9
 800892c:	414b      	adcs	r3, r1
 800892e:	617b      	str	r3, [r7, #20]
 8008930:	f04f 0200 	mov.w	r2, #0
 8008934:	f04f 0300 	mov.w	r3, #0
 8008938:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800893c:	4659      	mov	r1, fp
 800893e:	00cb      	lsls	r3, r1, #3
 8008940:	4651      	mov	r1, sl
 8008942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008946:	4651      	mov	r1, sl
 8008948:	00ca      	lsls	r2, r1, #3
 800894a:	4610      	mov	r0, r2
 800894c:	4619      	mov	r1, r3
 800894e:	4603      	mov	r3, r0
 8008950:	4642      	mov	r2, r8
 8008952:	189b      	adds	r3, r3, r2
 8008954:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008958:	464b      	mov	r3, r9
 800895a:	460a      	mov	r2, r1
 800895c:	eb42 0303 	adc.w	r3, r2, r3
 8008960:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	67bb      	str	r3, [r7, #120]	; 0x78
 800896e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008970:	f04f 0200 	mov.w	r2, #0
 8008974:	f04f 0300 	mov.w	r3, #0
 8008978:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800897c:	4649      	mov	r1, r9
 800897e:	008b      	lsls	r3, r1, #2
 8008980:	4641      	mov	r1, r8
 8008982:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008986:	4641      	mov	r1, r8
 8008988:	008a      	lsls	r2, r1, #2
 800898a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800898e:	f7f8 f8ad 	bl	8000aec <__aeabi_uldivmod>
 8008992:	4602      	mov	r2, r0
 8008994:	460b      	mov	r3, r1
 8008996:	4b39      	ldr	r3, [pc, #228]	; (8008a7c <UART_SetConfig+0x4e4>)
 8008998:	fba3 1302 	umull	r1, r3, r3, r2
 800899c:	095b      	lsrs	r3, r3, #5
 800899e:	2164      	movs	r1, #100	; 0x64
 80089a0:	fb01 f303 	mul.w	r3, r1, r3
 80089a4:	1ad3      	subs	r3, r2, r3
 80089a6:	011b      	lsls	r3, r3, #4
 80089a8:	3332      	adds	r3, #50	; 0x32
 80089aa:	4a34      	ldr	r2, [pc, #208]	; (8008a7c <UART_SetConfig+0x4e4>)
 80089ac:	fba2 2303 	umull	r2, r3, r2, r3
 80089b0:	095b      	lsrs	r3, r3, #5
 80089b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80089b6:	441c      	add	r4, r3
 80089b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089bc:	2200      	movs	r2, #0
 80089be:	673b      	str	r3, [r7, #112]	; 0x70
 80089c0:	677a      	str	r2, [r7, #116]	; 0x74
 80089c2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80089c6:	4642      	mov	r2, r8
 80089c8:	464b      	mov	r3, r9
 80089ca:	1891      	adds	r1, r2, r2
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	415b      	adcs	r3, r3
 80089d0:	60fb      	str	r3, [r7, #12]
 80089d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80089d6:	4641      	mov	r1, r8
 80089d8:	1851      	adds	r1, r2, r1
 80089da:	6039      	str	r1, [r7, #0]
 80089dc:	4649      	mov	r1, r9
 80089de:	414b      	adcs	r3, r1
 80089e0:	607b      	str	r3, [r7, #4]
 80089e2:	f04f 0200 	mov.w	r2, #0
 80089e6:	f04f 0300 	mov.w	r3, #0
 80089ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80089ee:	4659      	mov	r1, fp
 80089f0:	00cb      	lsls	r3, r1, #3
 80089f2:	4651      	mov	r1, sl
 80089f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089f8:	4651      	mov	r1, sl
 80089fa:	00ca      	lsls	r2, r1, #3
 80089fc:	4610      	mov	r0, r2
 80089fe:	4619      	mov	r1, r3
 8008a00:	4603      	mov	r3, r0
 8008a02:	4642      	mov	r2, r8
 8008a04:	189b      	adds	r3, r3, r2
 8008a06:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a08:	464b      	mov	r3, r9
 8008a0a:	460a      	mov	r2, r1
 8008a0c:	eb42 0303 	adc.w	r3, r2, r3
 8008a10:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	663b      	str	r3, [r7, #96]	; 0x60
 8008a1c:	667a      	str	r2, [r7, #100]	; 0x64
 8008a1e:	f04f 0200 	mov.w	r2, #0
 8008a22:	f04f 0300 	mov.w	r3, #0
 8008a26:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008a2a:	4649      	mov	r1, r9
 8008a2c:	008b      	lsls	r3, r1, #2
 8008a2e:	4641      	mov	r1, r8
 8008a30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a34:	4641      	mov	r1, r8
 8008a36:	008a      	lsls	r2, r1, #2
 8008a38:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008a3c:	f7f8 f856 	bl	8000aec <__aeabi_uldivmod>
 8008a40:	4602      	mov	r2, r0
 8008a42:	460b      	mov	r3, r1
 8008a44:	4b0d      	ldr	r3, [pc, #52]	; (8008a7c <UART_SetConfig+0x4e4>)
 8008a46:	fba3 1302 	umull	r1, r3, r3, r2
 8008a4a:	095b      	lsrs	r3, r3, #5
 8008a4c:	2164      	movs	r1, #100	; 0x64
 8008a4e:	fb01 f303 	mul.w	r3, r1, r3
 8008a52:	1ad3      	subs	r3, r2, r3
 8008a54:	011b      	lsls	r3, r3, #4
 8008a56:	3332      	adds	r3, #50	; 0x32
 8008a58:	4a08      	ldr	r2, [pc, #32]	; (8008a7c <UART_SetConfig+0x4e4>)
 8008a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5e:	095b      	lsrs	r3, r3, #5
 8008a60:	f003 020f 	and.w	r2, r3, #15
 8008a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4422      	add	r2, r4
 8008a6c:	609a      	str	r2, [r3, #8]
}
 8008a6e:	bf00      	nop
 8008a70:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008a74:	46bd      	mov	sp, r7
 8008a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a7a:	bf00      	nop
 8008a7c:	51eb851f 	.word	0x51eb851f

08008a80 <VL53L1X_SetI2CAddress>:
	pVersion->revision = VL53L1X_IMPLEMENTATION_VER_REVISION;
	return Status;
}

VL53L1X_ERROR VL53L1X_SetI2CAddress(uint16_t dev, uint8_t new_address)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	4603      	mov	r3, r0
 8008a88:	460a      	mov	r2, r1
 8008a8a:	80fb      	strh	r3, [r7, #6]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	717b      	strb	r3, [r7, #5]
	VL53L1X_ERROR status = 0;
 8008a90:	2300      	movs	r3, #0
 8008a92:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
 8008a94:	797b      	ldrb	r3, [r7, #5]
 8008a96:	085b      	lsrs	r3, r3, #1
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	88fb      	ldrh	r3, [r7, #6]
 8008a9c:	2101      	movs	r1, #1
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f000 f994 	bl	8008dcc <VL53L1_WrByte>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	7bfb      	ldrb	r3, [r7, #15]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	73fb      	strb	r3, [r7, #15]
	return status;
 8008aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3710      	adds	r7, #16
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
	...

08008abc <VL53L1X_SensorInit>:

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	73fb      	strb	r3, [r7, #15]
	uint8_t Addr = 0x00, tmp;
 8008aca:	2300      	movs	r3, #0
 8008acc:	73bb      	strb	r3, [r7, #14]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8008ace:	232d      	movs	r3, #45	; 0x2d
 8008ad0:	73bb      	strb	r3, [r7, #14]
 8008ad2:	e011      	b.n	8008af8 <VL53L1X_SensorInit+0x3c>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8008ad4:	7bbb      	ldrb	r3, [r7, #14]
 8008ad6:	b299      	uxth	r1, r3
 8008ad8:	7bbb      	ldrb	r3, [r7, #14]
 8008ada:	3b2d      	subs	r3, #45	; 0x2d
 8008adc:	4a2c      	ldr	r2, [pc, #176]	; (8008b90 <VL53L1X_SensorInit+0xd4>)
 8008ade:	5cd2      	ldrb	r2, [r2, r3]
 8008ae0:	88fb      	ldrh	r3, [r7, #6]
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f000 f972 	bl	8008dcc <VL53L1_WrByte>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	461a      	mov	r2, r3
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	73fb      	strb	r3, [r7, #15]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8008af2:	7bbb      	ldrb	r3, [r7, #14]
 8008af4:	3301      	adds	r3, #1
 8008af6:	73bb      	strb	r3, [r7, #14]
 8008af8:	7bbb      	ldrb	r3, [r7, #14]
 8008afa:	2b87      	cmp	r3, #135	; 0x87
 8008afc:	d9ea      	bls.n	8008ad4 <VL53L1X_SensorInit+0x18>
	}
	status |= VL53L1X_StartRanging(dev);
 8008afe:	88fb      	ldrh	r3, [r7, #6]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 f889 	bl	8008c18 <VL53L1X_StartRanging>
 8008b06:	4603      	mov	r3, r0
 8008b08:	461a      	mov	r2, r3
 8008b0a:	7bfb      	ldrb	r3, [r7, #15]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	73fb      	strb	r3, [r7, #15]
	tmp  = 0;
 8008b10:	2300      	movs	r3, #0
 8008b12:	737b      	strb	r3, [r7, #13]
	while(tmp==0){
 8008b14:	e00b      	b.n	8008b2e <VL53L1X_SensorInit+0x72>
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 8008b16:	f107 020d 	add.w	r2, r7, #13
 8008b1a:	88fb      	ldrh	r3, [r7, #6]
 8008b1c:	4611      	mov	r1, r2
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 f8aa 	bl	8008c78 <VL53L1X_CheckForDataReady>
 8008b24:	4603      	mov	r3, r0
 8008b26:	461a      	mov	r2, r3
 8008b28:	7bfb      	ldrb	r3, [r7, #15]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	73fb      	strb	r3, [r7, #15]
	while(tmp==0){
 8008b2e:	7b7b      	ldrb	r3, [r7, #13]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d0f0      	beq.n	8008b16 <VL53L1X_SensorInit+0x5a>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 8008b34:	88fb      	ldrh	r3, [r7, #6]
 8008b36:	4618      	mov	r0, r3
 8008b38:	f000 f82c 	bl	8008b94 <VL53L1X_ClearInterrupt>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	461a      	mov	r2, r3
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1X_StopRanging(dev);
 8008b46:	88fb      	ldrh	r3, [r7, #6]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f000 f87d 	bl	8008c48 <VL53L1X_StopRanging>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	461a      	mov	r2, r3
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	4313      	orrs	r3, r2
 8008b56:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8008b58:	88fb      	ldrh	r3, [r7, #6]
 8008b5a:	2209      	movs	r2, #9
 8008b5c:	2108      	movs	r1, #8
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 f934 	bl	8008dcc <VL53L1_WrByte>
 8008b64:	4603      	mov	r3, r0
 8008b66:	461a      	mov	r2, r3
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 8008b6e:	88fb      	ldrh	r3, [r7, #6]
 8008b70:	2200      	movs	r2, #0
 8008b72:	210b      	movs	r1, #11
 8008b74:	4618      	mov	r0, r3
 8008b76:	f000 f929 	bl	8008dcc <VL53L1_WrByte>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	73fb      	strb	r3, [r7, #15]
	return status;
 8008b84:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	08009f40 	.word	0x08009f40

08008b94 <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8008ba2:	88fb      	ldrh	r3, [r7, #6]
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	2186      	movs	r1, #134	; 0x86
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f000 f90f 	bl	8008dcc <VL53L1_WrByte>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	7bfb      	ldrb	r3, [r7, #15]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	73fb      	strb	r3, [r7, #15]
	return status;
 8008bb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3710      	adds	r7, #16
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <VL53L1X_GetInterruptPolarity>:
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b084      	sub	sp, #16
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	4603      	mov	r3, r0
 8008bcc:	6039      	str	r1, [r7, #0]
 8008bce:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 8008bd4:	f107 020e 	add.w	r2, r7, #14
 8008bd8:	88fb      	ldrh	r3, [r7, #6]
 8008bda:	2130      	movs	r1, #48	; 0x30
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f000 f921 	bl	8008e24 <VL53L1_RdByte>
 8008be2:	4603      	mov	r3, r0
 8008be4:	461a      	mov	r2, r3
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
 8008be8:	4313      	orrs	r3, r2
 8008bea:	73fb      	strb	r3, [r7, #15]
	Temp = Temp & 0x10;
 8008bec:	7bbb      	ldrb	r3, [r7, #14]
 8008bee:	f003 0310 	and.w	r3, r3, #16
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	73bb      	strb	r3, [r7, #14]
	*pInterruptPolarity = !(Temp>>4);
 8008bf6:	7bbb      	ldrb	r3, [r7, #14]
 8008bf8:	091b      	lsrs	r3, r3, #4
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	bf0c      	ite	eq
 8008c00:	2301      	moveq	r3, #1
 8008c02:	2300      	movne	r3, #0
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	461a      	mov	r2, r3
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	701a      	strb	r2, [r3, #0]
	return status;
 8008c0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	4603      	mov	r3, r0
 8008c20:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8008c22:	2300      	movs	r3, #0
 8008c24:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 8008c26:	88fb      	ldrh	r3, [r7, #6]
 8008c28:	2240      	movs	r2, #64	; 0x40
 8008c2a:	2187      	movs	r1, #135	; 0x87
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f000 f8cd 	bl	8008dcc <VL53L1_WrByte>
 8008c32:	4603      	mov	r3, r0
 8008c34:	461a      	mov	r2, r3
 8008c36:	7bfb      	ldrb	r3, [r7, #15]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	73fb      	strb	r3, [r7, #15]
	return status;
 8008c3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3710      	adds	r7, #16
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	4603      	mov	r3, r0
 8008c50:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 8008c56:	88fb      	ldrh	r3, [r7, #6]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	2187      	movs	r1, #135	; 0x87
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f000 f8b5 	bl	8008dcc <VL53L1_WrByte>
 8008c62:	4603      	mov	r3, r0
 8008c64:	461a      	mov	r2, r3
 8008c66:	7bfb      	ldrb	r3, [r7, #15]
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	73fb      	strb	r3, [r7, #15]
	return status;
 8008c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	4603      	mov	r3, r0
 8008c80:	6039      	str	r1, [r7, #0]
 8008c82:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 8008c84:	2300      	movs	r3, #0
 8008c86:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 8008c88:	f107 020d 	add.w	r2, r7, #13
 8008c8c:	88fb      	ldrh	r3, [r7, #6]
 8008c8e:	4611      	mov	r1, r2
 8008c90:	4618      	mov	r0, r3
 8008c92:	f7ff ff97 	bl	8008bc4 <VL53L1X_GetInterruptPolarity>
 8008c96:	4603      	mov	r3, r0
 8008c98:	461a      	mov	r2, r3
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8008ca0:	f107 020e 	add.w	r2, r7, #14
 8008ca4:	88fb      	ldrh	r3, [r7, #6]
 8008ca6:	2131      	movs	r1, #49	; 0x31
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f000 f8bb 	bl	8008e24 <VL53L1_RdByte>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	7bfb      	ldrb	r3, [r7, #15]
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	73fb      	strb	r3, [r7, #15]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 8008cb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d10c      	bne.n	8008cda <VL53L1X_CheckForDataReady+0x62>
		if ((Temp & 1) == IntPol)
 8008cc0:	7bbb      	ldrb	r3, [r7, #14]
 8008cc2:	f003 0301 	and.w	r3, r3, #1
 8008cc6:	7b7a      	ldrb	r2, [r7, #13]
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d103      	bne.n	8008cd4 <VL53L1X_CheckForDataReady+0x5c>
			*isDataReady = 1;
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	701a      	strb	r2, [r3, #0]
 8008cd2:	e002      	b.n	8008cda <VL53L1X_CheckForDataReady+0x62>
		else
			*isDataReady = 0;
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	701a      	strb	r2, [r3, #0]
	}
	return status;
 8008cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3710      	adds	r7, #16
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(uint16_t dev, uint8_t *state)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b084      	sub	sp, #16
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	4603      	mov	r3, r0
 8008cee:	6039      	str	r1, [r7, #0]
 8008cf0:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	73bb      	strb	r3, [r7, #14]

	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 8008cfa:	f107 020e 	add.w	r2, r7, #14
 8008cfe:	88fb      	ldrh	r3, [r7, #6]
 8008d00:	21e5      	movs	r1, #229	; 0xe5
 8008d02:	4618      	mov	r0, r3
 8008d04:	f000 f88e 	bl	8008e24 <VL53L1_RdByte>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	7bfb      	ldrb	r3, [r7, #15]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	73fb      	strb	r3, [r7, #15]
	*state = tmp;
 8008d12:	7bba      	ldrb	r2, [r7, #14]
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	701a      	strb	r2, [r3, #0]
	return status;
 8008d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3710      	adds	r7, #16
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <VL53L1X_GetDistance>:
	*sensorId = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	6039      	str	r1, [r7, #0]
 8008d2e:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8008d30:	2300      	movs	r3, #0
 8008d32:	73fb      	strb	r3, [r7, #15]
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 8008d34:	f107 020c 	add.w	r2, r7, #12
 8008d38:	88fb      	ldrh	r3, [r7, #6]
 8008d3a:	2196      	movs	r1, #150	; 0x96
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f000 f8a9 	bl	8008e94 <VL53L1_RdWord>
 8008d42:	4603      	mov	r3, r0
 8008d44:	461a      	mov	r2, r3
 8008d46:	7bfb      	ldrb	r3, [r7, #15]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	73fb      	strb	r3, [r7, #15]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 8008d4c:	89ba      	ldrh	r2, [r7, #12]
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	801a      	strh	r2, [r3, #0]
	return status;
 8008d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3710      	adds	r7, #16
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
	...

08008d60 <_I2CWrite>:

extern I2C_HandleTypeDef hi2c1;

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b088      	sub	sp, #32
 8008d64:	af02      	add	r7, sp, #8
 8008d66:	4603      	mov	r3, r0
 8008d68:	60b9      	str	r1, [r7, #8]
 8008d6a:	607a      	str	r2, [r7, #4]
 8008d6c:	81fb      	strh	r3, [r7, #14]
    int status;
    //int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;

    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, 10);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	89f9      	ldrh	r1, [r7, #14]
 8008d74:	220a      	movs	r2, #10
 8008d76:	9200      	str	r2, [sp, #0]
 8008d78:	68ba      	ldr	r2, [r7, #8]
 8008d7a:	4805      	ldr	r0, [pc, #20]	; (8008d90 <_I2CWrite+0x30>)
 8008d7c:	f7fb f898 	bl	8003eb0 <HAL_I2C_Master_Transmit>
 8008d80:	4603      	mov	r3, r0
 8008d82:	617b      	str	r3, [r7, #20]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008d84:	697b      	ldr	r3, [r7, #20]
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3718      	adds	r7, #24
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	200000c4 	.word	0x200000c4

08008d94 <_I2CRead>:

int _I2CRead(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b088      	sub	sp, #32
 8008d98:	af02      	add	r7, sp, #8
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	607a      	str	r2, [r7, #4]
 8008da0:	81fb      	strh	r3, [r7, #14]
    int status;
    //int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;

    status = HAL_I2C_Master_Receive(&hi2c1, Dev|1, pdata, count, 10);
 8008da2:	89fb      	ldrh	r3, [r7, #14]
 8008da4:	f043 0301 	orr.w	r3, r3, #1
 8008da8:	b299      	uxth	r1, r3
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	220a      	movs	r2, #10
 8008db0:	9200      	str	r2, [sp, #0]
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	4804      	ldr	r0, [pc, #16]	; (8008dc8 <_I2CRead+0x34>)
 8008db6:	f7fb f979 	bl	80040ac <HAL_I2C_Master_Receive>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	617b      	str	r3, [r7, #20]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008dbe:	697b      	ldr	r3, [r7, #20]
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3718      	adds	r7, #24
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	200000c4 	.word	0x200000c4

08008dcc <VL53L1_WrByte>:
    }
done:
    return Status;
}

int8_t VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	80fb      	strh	r3, [r7, #6]
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	80bb      	strh	r3, [r7, #4]
 8008dda:	4613      	mov	r3, r2
 8008ddc:	70fb      	strb	r3, [r7, #3]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008dde:	2300      	movs	r3, #0
 8008de0:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8008de2:	88bb      	ldrh	r3, [r7, #4]
 8008de4:	0a1b      	lsrs	r3, r3, #8
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	4b0d      	ldr	r3, [pc, #52]	; (8008e20 <VL53L1_WrByte+0x54>)
 8008dec:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8008dee:	88bb      	ldrh	r3, [r7, #4]
 8008df0:	b2da      	uxtb	r2, r3
 8008df2:	4b0b      	ldr	r3, [pc, #44]	; (8008e20 <VL53L1_WrByte+0x54>)
 8008df4:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8008df6:	4a0a      	ldr	r2, [pc, #40]	; (8008e20 <VL53L1_WrByte+0x54>)
 8008df8:	78fb      	ldrb	r3, [r7, #3]
 8008dfa:	7093      	strb	r3, [r2, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8008dfc:	88fb      	ldrh	r3, [r7, #6]
 8008dfe:	2203      	movs	r2, #3
 8008e00:	4907      	ldr	r1, [pc, #28]	; (8008e20 <VL53L1_WrByte+0x54>)
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7ff ffac 	bl	8008d60 <_I2CWrite>
 8008e08:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d001      	beq.n	8008e14 <VL53L1_WrByte+0x48>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8008e10:	23f3      	movs	r3, #243	; 0xf3
 8008e12:	73fb      	strb	r3, [r7, #15]
    }
    return Status;
 8008e14:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	200003a8 	.word	0x200003a8

08008e24 <VL53L1_RdByte>:
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
    }
    return Status;
}

int8_t VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	603a      	str	r2, [r7, #0]
 8008e2e:	80fb      	strh	r3, [r7, #6]
 8008e30:	460b      	mov	r3, r1
 8008e32:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008e34:	2300      	movs	r3, #0
 8008e36:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8008e38:	88bb      	ldrh	r3, [r7, #4]
 8008e3a:	0a1b      	lsrs	r3, r3, #8
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	b2da      	uxtb	r2, r3
 8008e40:	4b13      	ldr	r3, [pc, #76]	; (8008e90 <VL53L1_RdByte+0x6c>)
 8008e42:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8008e44:	88bb      	ldrh	r3, [r7, #4]
 8008e46:	b2da      	uxtb	r2, r3
 8008e48:	4b11      	ldr	r3, [pc, #68]	; (8008e90 <VL53L1_RdByte+0x6c>)
 8008e4a:	705a      	strb	r2, [r3, #1]
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008e4c:	88fb      	ldrh	r3, [r7, #6]
 8008e4e:	2202      	movs	r2, #2
 8008e50:	490f      	ldr	r1, [pc, #60]	; (8008e90 <VL53L1_RdByte+0x6c>)
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7ff ff84 	bl	8008d60 <_I2CWrite>
 8008e58:	60b8      	str	r0, [r7, #8]
    if( status_int ){
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d002      	beq.n	8008e66 <VL53L1_RdByte+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8008e60:	23f3      	movs	r3, #243	; 0xf3
 8008e62:	73fb      	strb	r3, [r7, #15]
        goto done;
 8008e64:	e00d      	b.n	8008e82 <VL53L1_RdByte+0x5e>
    }
    status_int = _I2CRead(Dev, data, 1);
 8008e66:	88fb      	ldrh	r3, [r7, #6]
 8008e68:	2201      	movs	r2, #1
 8008e6a:	6839      	ldr	r1, [r7, #0]
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7ff ff91 	bl	8008d94 <_I2CRead>
 8008e72:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d002      	beq.n	8008e80 <VL53L1_RdByte+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8008e7a:	23f3      	movs	r3, #243	; 0xf3
 8008e7c:	73fb      	strb	r3, [r7, #15]
 8008e7e:	e000      	b.n	8008e82 <VL53L1_RdByte+0x5e>
    }
done:
 8008e80:	bf00      	nop
    return Status;
 8008e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3710      	adds	r7, #16
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	200003a8 	.word	0x200003a8

08008e94 <VL53L1_RdWord>:

int8_t VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	603a      	str	r2, [r7, #0]
 8008e9e:	80fb      	strh	r3, [r7, #6]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8008ea8:	88bb      	ldrh	r3, [r7, #4]
 8008eaa:	0a1b      	lsrs	r3, r3, #8
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	b2da      	uxtb	r2, r3
 8008eb0:	4b18      	ldr	r3, [pc, #96]	; (8008f14 <VL53L1_RdWord+0x80>)
 8008eb2:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8008eb4:	88bb      	ldrh	r3, [r7, #4]
 8008eb6:	b2da      	uxtb	r2, r3
 8008eb8:	4b16      	ldr	r3, [pc, #88]	; (8008f14 <VL53L1_RdWord+0x80>)
 8008eba:	705a      	strb	r2, [r3, #1]
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008ebc:	88fb      	ldrh	r3, [r7, #6]
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	4914      	ldr	r1, [pc, #80]	; (8008f14 <VL53L1_RdWord+0x80>)
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7ff ff4c 	bl	8008d60 <_I2CWrite>
 8008ec8:	60b8      	str	r0, [r7, #8]

    if( status_int ){
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d002      	beq.n	8008ed6 <VL53L1_RdWord+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8008ed0:	23f3      	movs	r3, #243	; 0xf3
 8008ed2:	73fb      	strb	r3, [r7, #15]
        goto done;
 8008ed4:	e018      	b.n	8008f08 <VL53L1_RdWord+0x74>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8008ed6:	88fb      	ldrh	r3, [r7, #6]
 8008ed8:	2202      	movs	r2, #2
 8008eda:	490e      	ldr	r1, [pc, #56]	; (8008f14 <VL53L1_RdWord+0x80>)
 8008edc:	4618      	mov	r0, r3
 8008ede:	f7ff ff59 	bl	8008d94 <_I2CRead>
 8008ee2:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d002      	beq.n	8008ef0 <VL53L1_RdWord+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8008eea:	23f3      	movs	r3, #243	; 0xf3
 8008eec:	73fb      	strb	r3, [r7, #15]
        goto done;
 8008eee:	e00b      	b.n	8008f08 <VL53L1_RdWord+0x74>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8008ef0:	4b08      	ldr	r3, [pc, #32]	; (8008f14 <VL53L1_RdWord+0x80>)
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	021b      	lsls	r3, r3, #8
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	4b06      	ldr	r3, [pc, #24]	; (8008f14 <VL53L1_RdWord+0x80>)
 8008efc:	785b      	ldrb	r3, [r3, #1]
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	4413      	add	r3, r2
 8008f02:	b29a      	uxth	r2, r3
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 8008f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3710      	adds	r7, #16
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}
 8008f14:	200003a8 	.word	0x200003a8

08008f18 <calloc>:
 8008f18:	4b02      	ldr	r3, [pc, #8]	; (8008f24 <calloc+0xc>)
 8008f1a:	460a      	mov	r2, r1
 8008f1c:	4601      	mov	r1, r0
 8008f1e:	6818      	ldr	r0, [r3, #0]
 8008f20:	f000 b834 	b.w	8008f8c <_calloc_r>
 8008f24:	2000001c 	.word	0x2000001c

08008f28 <__errno>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	; (8008f30 <__errno+0x8>)
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	2000001c 	.word	0x2000001c

08008f34 <__libc_init_array>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	4d0d      	ldr	r5, [pc, #52]	; (8008f6c <__libc_init_array+0x38>)
 8008f38:	4c0d      	ldr	r4, [pc, #52]	; (8008f70 <__libc_init_array+0x3c>)
 8008f3a:	1b64      	subs	r4, r4, r5
 8008f3c:	10a4      	asrs	r4, r4, #2
 8008f3e:	2600      	movs	r6, #0
 8008f40:	42a6      	cmp	r6, r4
 8008f42:	d109      	bne.n	8008f58 <__libc_init_array+0x24>
 8008f44:	4d0b      	ldr	r5, [pc, #44]	; (8008f74 <__libc_init_array+0x40>)
 8008f46:	4c0c      	ldr	r4, [pc, #48]	; (8008f78 <__libc_init_array+0x44>)
 8008f48:	f000 ffc4 	bl	8009ed4 <_init>
 8008f4c:	1b64      	subs	r4, r4, r5
 8008f4e:	10a4      	asrs	r4, r4, #2
 8008f50:	2600      	movs	r6, #0
 8008f52:	42a6      	cmp	r6, r4
 8008f54:	d105      	bne.n	8008f62 <__libc_init_array+0x2e>
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f5c:	4798      	blx	r3
 8008f5e:	3601      	adds	r6, #1
 8008f60:	e7ee      	b.n	8008f40 <__libc_init_array+0xc>
 8008f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f66:	4798      	blx	r3
 8008f68:	3601      	adds	r6, #1
 8008f6a:	e7f2      	b.n	8008f52 <__libc_init_array+0x1e>
 8008f6c:	0800a03c 	.word	0x0800a03c
 8008f70:	0800a03c 	.word	0x0800a03c
 8008f74:	0800a03c 	.word	0x0800a03c
 8008f78:	0800a040 	.word	0x0800a040

08008f7c <memset>:
 8008f7c:	4402      	add	r2, r0
 8008f7e:	4603      	mov	r3, r0
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d100      	bne.n	8008f86 <memset+0xa>
 8008f84:	4770      	bx	lr
 8008f86:	f803 1b01 	strb.w	r1, [r3], #1
 8008f8a:	e7f9      	b.n	8008f80 <memset+0x4>

08008f8c <_calloc_r>:
 8008f8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f8e:	fba1 2402 	umull	r2, r4, r1, r2
 8008f92:	b94c      	cbnz	r4, 8008fa8 <_calloc_r+0x1c>
 8008f94:	4611      	mov	r1, r2
 8008f96:	9201      	str	r2, [sp, #4]
 8008f98:	f000 f82e 	bl	8008ff8 <_malloc_r>
 8008f9c:	9a01      	ldr	r2, [sp, #4]
 8008f9e:	4605      	mov	r5, r0
 8008fa0:	b930      	cbnz	r0, 8008fb0 <_calloc_r+0x24>
 8008fa2:	4628      	mov	r0, r5
 8008fa4:	b003      	add	sp, #12
 8008fa6:	bd30      	pop	{r4, r5, pc}
 8008fa8:	220c      	movs	r2, #12
 8008faa:	6002      	str	r2, [r0, #0]
 8008fac:	2500      	movs	r5, #0
 8008fae:	e7f8      	b.n	8008fa2 <_calloc_r+0x16>
 8008fb0:	4621      	mov	r1, r4
 8008fb2:	f7ff ffe3 	bl	8008f7c <memset>
 8008fb6:	e7f4      	b.n	8008fa2 <_calloc_r+0x16>

08008fb8 <sbrk_aligned>:
 8008fb8:	b570      	push	{r4, r5, r6, lr}
 8008fba:	4e0e      	ldr	r6, [pc, #56]	; (8008ff4 <sbrk_aligned+0x3c>)
 8008fbc:	460c      	mov	r4, r1
 8008fbe:	6831      	ldr	r1, [r6, #0]
 8008fc0:	4605      	mov	r5, r0
 8008fc2:	b911      	cbnz	r1, 8008fca <sbrk_aligned+0x12>
 8008fc4:	f000 f8a4 	bl	8009110 <_sbrk_r>
 8008fc8:	6030      	str	r0, [r6, #0]
 8008fca:	4621      	mov	r1, r4
 8008fcc:	4628      	mov	r0, r5
 8008fce:	f000 f89f 	bl	8009110 <_sbrk_r>
 8008fd2:	1c43      	adds	r3, r0, #1
 8008fd4:	d00a      	beq.n	8008fec <sbrk_aligned+0x34>
 8008fd6:	1cc4      	adds	r4, r0, #3
 8008fd8:	f024 0403 	bic.w	r4, r4, #3
 8008fdc:	42a0      	cmp	r0, r4
 8008fde:	d007      	beq.n	8008ff0 <sbrk_aligned+0x38>
 8008fe0:	1a21      	subs	r1, r4, r0
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f000 f894 	bl	8009110 <_sbrk_r>
 8008fe8:	3001      	adds	r0, #1
 8008fea:	d101      	bne.n	8008ff0 <sbrk_aligned+0x38>
 8008fec:	f04f 34ff 	mov.w	r4, #4294967295
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	bd70      	pop	{r4, r5, r6, pc}
 8008ff4:	200004ac 	.word	0x200004ac

08008ff8 <_malloc_r>:
 8008ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ffc:	1ccd      	adds	r5, r1, #3
 8008ffe:	f025 0503 	bic.w	r5, r5, #3
 8009002:	3508      	adds	r5, #8
 8009004:	2d0c      	cmp	r5, #12
 8009006:	bf38      	it	cc
 8009008:	250c      	movcc	r5, #12
 800900a:	2d00      	cmp	r5, #0
 800900c:	4607      	mov	r7, r0
 800900e:	db01      	blt.n	8009014 <_malloc_r+0x1c>
 8009010:	42a9      	cmp	r1, r5
 8009012:	d905      	bls.n	8009020 <_malloc_r+0x28>
 8009014:	230c      	movs	r3, #12
 8009016:	603b      	str	r3, [r7, #0]
 8009018:	2600      	movs	r6, #0
 800901a:	4630      	mov	r0, r6
 800901c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009020:	4e2e      	ldr	r6, [pc, #184]	; (80090dc <_malloc_r+0xe4>)
 8009022:	f000 f97d 	bl	8009320 <__malloc_lock>
 8009026:	6833      	ldr	r3, [r6, #0]
 8009028:	461c      	mov	r4, r3
 800902a:	bb34      	cbnz	r4, 800907a <_malloc_r+0x82>
 800902c:	4629      	mov	r1, r5
 800902e:	4638      	mov	r0, r7
 8009030:	f7ff ffc2 	bl	8008fb8 <sbrk_aligned>
 8009034:	1c43      	adds	r3, r0, #1
 8009036:	4604      	mov	r4, r0
 8009038:	d14d      	bne.n	80090d6 <_malloc_r+0xde>
 800903a:	6834      	ldr	r4, [r6, #0]
 800903c:	4626      	mov	r6, r4
 800903e:	2e00      	cmp	r6, #0
 8009040:	d140      	bne.n	80090c4 <_malloc_r+0xcc>
 8009042:	6823      	ldr	r3, [r4, #0]
 8009044:	4631      	mov	r1, r6
 8009046:	4638      	mov	r0, r7
 8009048:	eb04 0803 	add.w	r8, r4, r3
 800904c:	f000 f860 	bl	8009110 <_sbrk_r>
 8009050:	4580      	cmp	r8, r0
 8009052:	d13a      	bne.n	80090ca <_malloc_r+0xd2>
 8009054:	6821      	ldr	r1, [r4, #0]
 8009056:	3503      	adds	r5, #3
 8009058:	1a6d      	subs	r5, r5, r1
 800905a:	f025 0503 	bic.w	r5, r5, #3
 800905e:	3508      	adds	r5, #8
 8009060:	2d0c      	cmp	r5, #12
 8009062:	bf38      	it	cc
 8009064:	250c      	movcc	r5, #12
 8009066:	4629      	mov	r1, r5
 8009068:	4638      	mov	r0, r7
 800906a:	f7ff ffa5 	bl	8008fb8 <sbrk_aligned>
 800906e:	3001      	adds	r0, #1
 8009070:	d02b      	beq.n	80090ca <_malloc_r+0xd2>
 8009072:	6823      	ldr	r3, [r4, #0]
 8009074:	442b      	add	r3, r5
 8009076:	6023      	str	r3, [r4, #0]
 8009078:	e00e      	b.n	8009098 <_malloc_r+0xa0>
 800907a:	6822      	ldr	r2, [r4, #0]
 800907c:	1b52      	subs	r2, r2, r5
 800907e:	d41e      	bmi.n	80090be <_malloc_r+0xc6>
 8009080:	2a0b      	cmp	r2, #11
 8009082:	d916      	bls.n	80090b2 <_malloc_r+0xba>
 8009084:	1961      	adds	r1, r4, r5
 8009086:	42a3      	cmp	r3, r4
 8009088:	6025      	str	r5, [r4, #0]
 800908a:	bf18      	it	ne
 800908c:	6059      	strne	r1, [r3, #4]
 800908e:	6863      	ldr	r3, [r4, #4]
 8009090:	bf08      	it	eq
 8009092:	6031      	streq	r1, [r6, #0]
 8009094:	5162      	str	r2, [r4, r5]
 8009096:	604b      	str	r3, [r1, #4]
 8009098:	4638      	mov	r0, r7
 800909a:	f104 060b 	add.w	r6, r4, #11
 800909e:	f000 f945 	bl	800932c <__malloc_unlock>
 80090a2:	f026 0607 	bic.w	r6, r6, #7
 80090a6:	1d23      	adds	r3, r4, #4
 80090a8:	1af2      	subs	r2, r6, r3
 80090aa:	d0b6      	beq.n	800901a <_malloc_r+0x22>
 80090ac:	1b9b      	subs	r3, r3, r6
 80090ae:	50a3      	str	r3, [r4, r2]
 80090b0:	e7b3      	b.n	800901a <_malloc_r+0x22>
 80090b2:	6862      	ldr	r2, [r4, #4]
 80090b4:	42a3      	cmp	r3, r4
 80090b6:	bf0c      	ite	eq
 80090b8:	6032      	streq	r2, [r6, #0]
 80090ba:	605a      	strne	r2, [r3, #4]
 80090bc:	e7ec      	b.n	8009098 <_malloc_r+0xa0>
 80090be:	4623      	mov	r3, r4
 80090c0:	6864      	ldr	r4, [r4, #4]
 80090c2:	e7b2      	b.n	800902a <_malloc_r+0x32>
 80090c4:	4634      	mov	r4, r6
 80090c6:	6876      	ldr	r6, [r6, #4]
 80090c8:	e7b9      	b.n	800903e <_malloc_r+0x46>
 80090ca:	230c      	movs	r3, #12
 80090cc:	603b      	str	r3, [r7, #0]
 80090ce:	4638      	mov	r0, r7
 80090d0:	f000 f92c 	bl	800932c <__malloc_unlock>
 80090d4:	e7a1      	b.n	800901a <_malloc_r+0x22>
 80090d6:	6025      	str	r5, [r4, #0]
 80090d8:	e7de      	b.n	8009098 <_malloc_r+0xa0>
 80090da:	bf00      	nop
 80090dc:	200004a8 	.word	0x200004a8

080090e0 <iprintf>:
 80090e0:	b40f      	push	{r0, r1, r2, r3}
 80090e2:	4b0a      	ldr	r3, [pc, #40]	; (800910c <iprintf+0x2c>)
 80090e4:	b513      	push	{r0, r1, r4, lr}
 80090e6:	681c      	ldr	r4, [r3, #0]
 80090e8:	b124      	cbz	r4, 80090f4 <iprintf+0x14>
 80090ea:	69a3      	ldr	r3, [r4, #24]
 80090ec:	b913      	cbnz	r3, 80090f4 <iprintf+0x14>
 80090ee:	4620      	mov	r0, r4
 80090f0:	f000 f876 	bl	80091e0 <__sinit>
 80090f4:	ab05      	add	r3, sp, #20
 80090f6:	9a04      	ldr	r2, [sp, #16]
 80090f8:	68a1      	ldr	r1, [r4, #8]
 80090fa:	9301      	str	r3, [sp, #4]
 80090fc:	4620      	mov	r0, r4
 80090fe:	f000 f945 	bl	800938c <_vfiprintf_r>
 8009102:	b002      	add	sp, #8
 8009104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009108:	b004      	add	sp, #16
 800910a:	4770      	bx	lr
 800910c:	2000001c 	.word	0x2000001c

08009110 <_sbrk_r>:
 8009110:	b538      	push	{r3, r4, r5, lr}
 8009112:	4d06      	ldr	r5, [pc, #24]	; (800912c <_sbrk_r+0x1c>)
 8009114:	2300      	movs	r3, #0
 8009116:	4604      	mov	r4, r0
 8009118:	4608      	mov	r0, r1
 800911a:	602b      	str	r3, [r5, #0]
 800911c:	f7f9 faf4 	bl	8002708 <_sbrk>
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	d102      	bne.n	800912a <_sbrk_r+0x1a>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	b103      	cbz	r3, 800912a <_sbrk_r+0x1a>
 8009128:	6023      	str	r3, [r4, #0]
 800912a:	bd38      	pop	{r3, r4, r5, pc}
 800912c:	200004b4 	.word	0x200004b4

08009130 <std>:
 8009130:	2300      	movs	r3, #0
 8009132:	b510      	push	{r4, lr}
 8009134:	4604      	mov	r4, r0
 8009136:	e9c0 3300 	strd	r3, r3, [r0]
 800913a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800913e:	6083      	str	r3, [r0, #8]
 8009140:	8181      	strh	r1, [r0, #12]
 8009142:	6643      	str	r3, [r0, #100]	; 0x64
 8009144:	81c2      	strh	r2, [r0, #14]
 8009146:	6183      	str	r3, [r0, #24]
 8009148:	4619      	mov	r1, r3
 800914a:	2208      	movs	r2, #8
 800914c:	305c      	adds	r0, #92	; 0x5c
 800914e:	f7ff ff15 	bl	8008f7c <memset>
 8009152:	4b05      	ldr	r3, [pc, #20]	; (8009168 <std+0x38>)
 8009154:	6263      	str	r3, [r4, #36]	; 0x24
 8009156:	4b05      	ldr	r3, [pc, #20]	; (800916c <std+0x3c>)
 8009158:	62a3      	str	r3, [r4, #40]	; 0x28
 800915a:	4b05      	ldr	r3, [pc, #20]	; (8009170 <std+0x40>)
 800915c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800915e:	4b05      	ldr	r3, [pc, #20]	; (8009174 <std+0x44>)
 8009160:	6224      	str	r4, [r4, #32]
 8009162:	6323      	str	r3, [r4, #48]	; 0x30
 8009164:	bd10      	pop	{r4, pc}
 8009166:	bf00      	nop
 8009168:	08009915 	.word	0x08009915
 800916c:	08009937 	.word	0x08009937
 8009170:	0800996f 	.word	0x0800996f
 8009174:	08009993 	.word	0x08009993

08009178 <_cleanup_r>:
 8009178:	4901      	ldr	r1, [pc, #4]	; (8009180 <_cleanup_r+0x8>)
 800917a:	f000 b8af 	b.w	80092dc <_fwalk_reent>
 800917e:	bf00      	nop
 8009180:	08009c6d 	.word	0x08009c6d

08009184 <__sfmoreglue>:
 8009184:	b570      	push	{r4, r5, r6, lr}
 8009186:	2268      	movs	r2, #104	; 0x68
 8009188:	1e4d      	subs	r5, r1, #1
 800918a:	4355      	muls	r5, r2
 800918c:	460e      	mov	r6, r1
 800918e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009192:	f7ff ff31 	bl	8008ff8 <_malloc_r>
 8009196:	4604      	mov	r4, r0
 8009198:	b140      	cbz	r0, 80091ac <__sfmoreglue+0x28>
 800919a:	2100      	movs	r1, #0
 800919c:	e9c0 1600 	strd	r1, r6, [r0]
 80091a0:	300c      	adds	r0, #12
 80091a2:	60a0      	str	r0, [r4, #8]
 80091a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80091a8:	f7ff fee8 	bl	8008f7c <memset>
 80091ac:	4620      	mov	r0, r4
 80091ae:	bd70      	pop	{r4, r5, r6, pc}

080091b0 <__sfp_lock_acquire>:
 80091b0:	4801      	ldr	r0, [pc, #4]	; (80091b8 <__sfp_lock_acquire+0x8>)
 80091b2:	f000 b8b3 	b.w	800931c <__retarget_lock_acquire_recursive>
 80091b6:	bf00      	nop
 80091b8:	200004b1 	.word	0x200004b1

080091bc <__sfp_lock_release>:
 80091bc:	4801      	ldr	r0, [pc, #4]	; (80091c4 <__sfp_lock_release+0x8>)
 80091be:	f000 b8ae 	b.w	800931e <__retarget_lock_release_recursive>
 80091c2:	bf00      	nop
 80091c4:	200004b1 	.word	0x200004b1

080091c8 <__sinit_lock_acquire>:
 80091c8:	4801      	ldr	r0, [pc, #4]	; (80091d0 <__sinit_lock_acquire+0x8>)
 80091ca:	f000 b8a7 	b.w	800931c <__retarget_lock_acquire_recursive>
 80091ce:	bf00      	nop
 80091d0:	200004b2 	.word	0x200004b2

080091d4 <__sinit_lock_release>:
 80091d4:	4801      	ldr	r0, [pc, #4]	; (80091dc <__sinit_lock_release+0x8>)
 80091d6:	f000 b8a2 	b.w	800931e <__retarget_lock_release_recursive>
 80091da:	bf00      	nop
 80091dc:	200004b2 	.word	0x200004b2

080091e0 <__sinit>:
 80091e0:	b510      	push	{r4, lr}
 80091e2:	4604      	mov	r4, r0
 80091e4:	f7ff fff0 	bl	80091c8 <__sinit_lock_acquire>
 80091e8:	69a3      	ldr	r3, [r4, #24]
 80091ea:	b11b      	cbz	r3, 80091f4 <__sinit+0x14>
 80091ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091f0:	f7ff bff0 	b.w	80091d4 <__sinit_lock_release>
 80091f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80091f8:	6523      	str	r3, [r4, #80]	; 0x50
 80091fa:	4b13      	ldr	r3, [pc, #76]	; (8009248 <__sinit+0x68>)
 80091fc:	4a13      	ldr	r2, [pc, #76]	; (800924c <__sinit+0x6c>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	62a2      	str	r2, [r4, #40]	; 0x28
 8009202:	42a3      	cmp	r3, r4
 8009204:	bf04      	itt	eq
 8009206:	2301      	moveq	r3, #1
 8009208:	61a3      	streq	r3, [r4, #24]
 800920a:	4620      	mov	r0, r4
 800920c:	f000 f820 	bl	8009250 <__sfp>
 8009210:	6060      	str	r0, [r4, #4]
 8009212:	4620      	mov	r0, r4
 8009214:	f000 f81c 	bl	8009250 <__sfp>
 8009218:	60a0      	str	r0, [r4, #8]
 800921a:	4620      	mov	r0, r4
 800921c:	f000 f818 	bl	8009250 <__sfp>
 8009220:	2200      	movs	r2, #0
 8009222:	60e0      	str	r0, [r4, #12]
 8009224:	2104      	movs	r1, #4
 8009226:	6860      	ldr	r0, [r4, #4]
 8009228:	f7ff ff82 	bl	8009130 <std>
 800922c:	68a0      	ldr	r0, [r4, #8]
 800922e:	2201      	movs	r2, #1
 8009230:	2109      	movs	r1, #9
 8009232:	f7ff ff7d 	bl	8009130 <std>
 8009236:	68e0      	ldr	r0, [r4, #12]
 8009238:	2202      	movs	r2, #2
 800923a:	2112      	movs	r1, #18
 800923c:	f7ff ff78 	bl	8009130 <std>
 8009240:	2301      	movs	r3, #1
 8009242:	61a3      	str	r3, [r4, #24]
 8009244:	e7d2      	b.n	80091ec <__sinit+0xc>
 8009246:	bf00      	nop
 8009248:	08009f9c 	.word	0x08009f9c
 800924c:	08009179 	.word	0x08009179

08009250 <__sfp>:
 8009250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009252:	4607      	mov	r7, r0
 8009254:	f7ff ffac 	bl	80091b0 <__sfp_lock_acquire>
 8009258:	4b1e      	ldr	r3, [pc, #120]	; (80092d4 <__sfp+0x84>)
 800925a:	681e      	ldr	r6, [r3, #0]
 800925c:	69b3      	ldr	r3, [r6, #24]
 800925e:	b913      	cbnz	r3, 8009266 <__sfp+0x16>
 8009260:	4630      	mov	r0, r6
 8009262:	f7ff ffbd 	bl	80091e0 <__sinit>
 8009266:	3648      	adds	r6, #72	; 0x48
 8009268:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800926c:	3b01      	subs	r3, #1
 800926e:	d503      	bpl.n	8009278 <__sfp+0x28>
 8009270:	6833      	ldr	r3, [r6, #0]
 8009272:	b30b      	cbz	r3, 80092b8 <__sfp+0x68>
 8009274:	6836      	ldr	r6, [r6, #0]
 8009276:	e7f7      	b.n	8009268 <__sfp+0x18>
 8009278:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800927c:	b9d5      	cbnz	r5, 80092b4 <__sfp+0x64>
 800927e:	4b16      	ldr	r3, [pc, #88]	; (80092d8 <__sfp+0x88>)
 8009280:	60e3      	str	r3, [r4, #12]
 8009282:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009286:	6665      	str	r5, [r4, #100]	; 0x64
 8009288:	f000 f847 	bl	800931a <__retarget_lock_init_recursive>
 800928c:	f7ff ff96 	bl	80091bc <__sfp_lock_release>
 8009290:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009294:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009298:	6025      	str	r5, [r4, #0]
 800929a:	61a5      	str	r5, [r4, #24]
 800929c:	2208      	movs	r2, #8
 800929e:	4629      	mov	r1, r5
 80092a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80092a4:	f7ff fe6a 	bl	8008f7c <memset>
 80092a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80092ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80092b0:	4620      	mov	r0, r4
 80092b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b4:	3468      	adds	r4, #104	; 0x68
 80092b6:	e7d9      	b.n	800926c <__sfp+0x1c>
 80092b8:	2104      	movs	r1, #4
 80092ba:	4638      	mov	r0, r7
 80092bc:	f7ff ff62 	bl	8009184 <__sfmoreglue>
 80092c0:	4604      	mov	r4, r0
 80092c2:	6030      	str	r0, [r6, #0]
 80092c4:	2800      	cmp	r0, #0
 80092c6:	d1d5      	bne.n	8009274 <__sfp+0x24>
 80092c8:	f7ff ff78 	bl	80091bc <__sfp_lock_release>
 80092cc:	230c      	movs	r3, #12
 80092ce:	603b      	str	r3, [r7, #0]
 80092d0:	e7ee      	b.n	80092b0 <__sfp+0x60>
 80092d2:	bf00      	nop
 80092d4:	08009f9c 	.word	0x08009f9c
 80092d8:	ffff0001 	.word	0xffff0001

080092dc <_fwalk_reent>:
 80092dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092e0:	4606      	mov	r6, r0
 80092e2:	4688      	mov	r8, r1
 80092e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80092e8:	2700      	movs	r7, #0
 80092ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092ee:	f1b9 0901 	subs.w	r9, r9, #1
 80092f2:	d505      	bpl.n	8009300 <_fwalk_reent+0x24>
 80092f4:	6824      	ldr	r4, [r4, #0]
 80092f6:	2c00      	cmp	r4, #0
 80092f8:	d1f7      	bne.n	80092ea <_fwalk_reent+0xe>
 80092fa:	4638      	mov	r0, r7
 80092fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009300:	89ab      	ldrh	r3, [r5, #12]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d907      	bls.n	8009316 <_fwalk_reent+0x3a>
 8009306:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800930a:	3301      	adds	r3, #1
 800930c:	d003      	beq.n	8009316 <_fwalk_reent+0x3a>
 800930e:	4629      	mov	r1, r5
 8009310:	4630      	mov	r0, r6
 8009312:	47c0      	blx	r8
 8009314:	4307      	orrs	r7, r0
 8009316:	3568      	adds	r5, #104	; 0x68
 8009318:	e7e9      	b.n	80092ee <_fwalk_reent+0x12>

0800931a <__retarget_lock_init_recursive>:
 800931a:	4770      	bx	lr

0800931c <__retarget_lock_acquire_recursive>:
 800931c:	4770      	bx	lr

0800931e <__retarget_lock_release_recursive>:
 800931e:	4770      	bx	lr

08009320 <__malloc_lock>:
 8009320:	4801      	ldr	r0, [pc, #4]	; (8009328 <__malloc_lock+0x8>)
 8009322:	f7ff bffb 	b.w	800931c <__retarget_lock_acquire_recursive>
 8009326:	bf00      	nop
 8009328:	200004b0 	.word	0x200004b0

0800932c <__malloc_unlock>:
 800932c:	4801      	ldr	r0, [pc, #4]	; (8009334 <__malloc_unlock+0x8>)
 800932e:	f7ff bff6 	b.w	800931e <__retarget_lock_release_recursive>
 8009332:	bf00      	nop
 8009334:	200004b0 	.word	0x200004b0

08009338 <__sfputc_r>:
 8009338:	6893      	ldr	r3, [r2, #8]
 800933a:	3b01      	subs	r3, #1
 800933c:	2b00      	cmp	r3, #0
 800933e:	b410      	push	{r4}
 8009340:	6093      	str	r3, [r2, #8]
 8009342:	da08      	bge.n	8009356 <__sfputc_r+0x1e>
 8009344:	6994      	ldr	r4, [r2, #24]
 8009346:	42a3      	cmp	r3, r4
 8009348:	db01      	blt.n	800934e <__sfputc_r+0x16>
 800934a:	290a      	cmp	r1, #10
 800934c:	d103      	bne.n	8009356 <__sfputc_r+0x1e>
 800934e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009352:	f000 bb23 	b.w	800999c <__swbuf_r>
 8009356:	6813      	ldr	r3, [r2, #0]
 8009358:	1c58      	adds	r0, r3, #1
 800935a:	6010      	str	r0, [r2, #0]
 800935c:	7019      	strb	r1, [r3, #0]
 800935e:	4608      	mov	r0, r1
 8009360:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009364:	4770      	bx	lr

08009366 <__sfputs_r>:
 8009366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009368:	4606      	mov	r6, r0
 800936a:	460f      	mov	r7, r1
 800936c:	4614      	mov	r4, r2
 800936e:	18d5      	adds	r5, r2, r3
 8009370:	42ac      	cmp	r4, r5
 8009372:	d101      	bne.n	8009378 <__sfputs_r+0x12>
 8009374:	2000      	movs	r0, #0
 8009376:	e007      	b.n	8009388 <__sfputs_r+0x22>
 8009378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800937c:	463a      	mov	r2, r7
 800937e:	4630      	mov	r0, r6
 8009380:	f7ff ffda 	bl	8009338 <__sfputc_r>
 8009384:	1c43      	adds	r3, r0, #1
 8009386:	d1f3      	bne.n	8009370 <__sfputs_r+0xa>
 8009388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800938c <_vfiprintf_r>:
 800938c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009390:	460d      	mov	r5, r1
 8009392:	b09d      	sub	sp, #116	; 0x74
 8009394:	4614      	mov	r4, r2
 8009396:	4698      	mov	r8, r3
 8009398:	4606      	mov	r6, r0
 800939a:	b118      	cbz	r0, 80093a4 <_vfiprintf_r+0x18>
 800939c:	6983      	ldr	r3, [r0, #24]
 800939e:	b90b      	cbnz	r3, 80093a4 <_vfiprintf_r+0x18>
 80093a0:	f7ff ff1e 	bl	80091e0 <__sinit>
 80093a4:	4b89      	ldr	r3, [pc, #548]	; (80095cc <_vfiprintf_r+0x240>)
 80093a6:	429d      	cmp	r5, r3
 80093a8:	d11b      	bne.n	80093e2 <_vfiprintf_r+0x56>
 80093aa:	6875      	ldr	r5, [r6, #4]
 80093ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093ae:	07d9      	lsls	r1, r3, #31
 80093b0:	d405      	bmi.n	80093be <_vfiprintf_r+0x32>
 80093b2:	89ab      	ldrh	r3, [r5, #12]
 80093b4:	059a      	lsls	r2, r3, #22
 80093b6:	d402      	bmi.n	80093be <_vfiprintf_r+0x32>
 80093b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093ba:	f7ff ffaf 	bl	800931c <__retarget_lock_acquire_recursive>
 80093be:	89ab      	ldrh	r3, [r5, #12]
 80093c0:	071b      	lsls	r3, r3, #28
 80093c2:	d501      	bpl.n	80093c8 <_vfiprintf_r+0x3c>
 80093c4:	692b      	ldr	r3, [r5, #16]
 80093c6:	b9eb      	cbnz	r3, 8009404 <_vfiprintf_r+0x78>
 80093c8:	4629      	mov	r1, r5
 80093ca:	4630      	mov	r0, r6
 80093cc:	f000 fb4a 	bl	8009a64 <__swsetup_r>
 80093d0:	b1c0      	cbz	r0, 8009404 <_vfiprintf_r+0x78>
 80093d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093d4:	07dc      	lsls	r4, r3, #31
 80093d6:	d50e      	bpl.n	80093f6 <_vfiprintf_r+0x6a>
 80093d8:	f04f 30ff 	mov.w	r0, #4294967295
 80093dc:	b01d      	add	sp, #116	; 0x74
 80093de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e2:	4b7b      	ldr	r3, [pc, #492]	; (80095d0 <_vfiprintf_r+0x244>)
 80093e4:	429d      	cmp	r5, r3
 80093e6:	d101      	bne.n	80093ec <_vfiprintf_r+0x60>
 80093e8:	68b5      	ldr	r5, [r6, #8]
 80093ea:	e7df      	b.n	80093ac <_vfiprintf_r+0x20>
 80093ec:	4b79      	ldr	r3, [pc, #484]	; (80095d4 <_vfiprintf_r+0x248>)
 80093ee:	429d      	cmp	r5, r3
 80093f0:	bf08      	it	eq
 80093f2:	68f5      	ldreq	r5, [r6, #12]
 80093f4:	e7da      	b.n	80093ac <_vfiprintf_r+0x20>
 80093f6:	89ab      	ldrh	r3, [r5, #12]
 80093f8:	0598      	lsls	r0, r3, #22
 80093fa:	d4ed      	bmi.n	80093d8 <_vfiprintf_r+0x4c>
 80093fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093fe:	f7ff ff8e 	bl	800931e <__retarget_lock_release_recursive>
 8009402:	e7e9      	b.n	80093d8 <_vfiprintf_r+0x4c>
 8009404:	2300      	movs	r3, #0
 8009406:	9309      	str	r3, [sp, #36]	; 0x24
 8009408:	2320      	movs	r3, #32
 800940a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800940e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009412:	2330      	movs	r3, #48	; 0x30
 8009414:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80095d8 <_vfiprintf_r+0x24c>
 8009418:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800941c:	f04f 0901 	mov.w	r9, #1
 8009420:	4623      	mov	r3, r4
 8009422:	469a      	mov	sl, r3
 8009424:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009428:	b10a      	cbz	r2, 800942e <_vfiprintf_r+0xa2>
 800942a:	2a25      	cmp	r2, #37	; 0x25
 800942c:	d1f9      	bne.n	8009422 <_vfiprintf_r+0x96>
 800942e:	ebba 0b04 	subs.w	fp, sl, r4
 8009432:	d00b      	beq.n	800944c <_vfiprintf_r+0xc0>
 8009434:	465b      	mov	r3, fp
 8009436:	4622      	mov	r2, r4
 8009438:	4629      	mov	r1, r5
 800943a:	4630      	mov	r0, r6
 800943c:	f7ff ff93 	bl	8009366 <__sfputs_r>
 8009440:	3001      	adds	r0, #1
 8009442:	f000 80aa 	beq.w	800959a <_vfiprintf_r+0x20e>
 8009446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009448:	445a      	add	r2, fp
 800944a:	9209      	str	r2, [sp, #36]	; 0x24
 800944c:	f89a 3000 	ldrb.w	r3, [sl]
 8009450:	2b00      	cmp	r3, #0
 8009452:	f000 80a2 	beq.w	800959a <_vfiprintf_r+0x20e>
 8009456:	2300      	movs	r3, #0
 8009458:	f04f 32ff 	mov.w	r2, #4294967295
 800945c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009460:	f10a 0a01 	add.w	sl, sl, #1
 8009464:	9304      	str	r3, [sp, #16]
 8009466:	9307      	str	r3, [sp, #28]
 8009468:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800946c:	931a      	str	r3, [sp, #104]	; 0x68
 800946e:	4654      	mov	r4, sl
 8009470:	2205      	movs	r2, #5
 8009472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009476:	4858      	ldr	r0, [pc, #352]	; (80095d8 <_vfiprintf_r+0x24c>)
 8009478:	f7f6 feca 	bl	8000210 <memchr>
 800947c:	9a04      	ldr	r2, [sp, #16]
 800947e:	b9d8      	cbnz	r0, 80094b8 <_vfiprintf_r+0x12c>
 8009480:	06d1      	lsls	r1, r2, #27
 8009482:	bf44      	itt	mi
 8009484:	2320      	movmi	r3, #32
 8009486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800948a:	0713      	lsls	r3, r2, #28
 800948c:	bf44      	itt	mi
 800948e:	232b      	movmi	r3, #43	; 0x2b
 8009490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009494:	f89a 3000 	ldrb.w	r3, [sl]
 8009498:	2b2a      	cmp	r3, #42	; 0x2a
 800949a:	d015      	beq.n	80094c8 <_vfiprintf_r+0x13c>
 800949c:	9a07      	ldr	r2, [sp, #28]
 800949e:	4654      	mov	r4, sl
 80094a0:	2000      	movs	r0, #0
 80094a2:	f04f 0c0a 	mov.w	ip, #10
 80094a6:	4621      	mov	r1, r4
 80094a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094ac:	3b30      	subs	r3, #48	; 0x30
 80094ae:	2b09      	cmp	r3, #9
 80094b0:	d94e      	bls.n	8009550 <_vfiprintf_r+0x1c4>
 80094b2:	b1b0      	cbz	r0, 80094e2 <_vfiprintf_r+0x156>
 80094b4:	9207      	str	r2, [sp, #28]
 80094b6:	e014      	b.n	80094e2 <_vfiprintf_r+0x156>
 80094b8:	eba0 0308 	sub.w	r3, r0, r8
 80094bc:	fa09 f303 	lsl.w	r3, r9, r3
 80094c0:	4313      	orrs	r3, r2
 80094c2:	9304      	str	r3, [sp, #16]
 80094c4:	46a2      	mov	sl, r4
 80094c6:	e7d2      	b.n	800946e <_vfiprintf_r+0xe2>
 80094c8:	9b03      	ldr	r3, [sp, #12]
 80094ca:	1d19      	adds	r1, r3, #4
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	9103      	str	r1, [sp, #12]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	bfbb      	ittet	lt
 80094d4:	425b      	neglt	r3, r3
 80094d6:	f042 0202 	orrlt.w	r2, r2, #2
 80094da:	9307      	strge	r3, [sp, #28]
 80094dc:	9307      	strlt	r3, [sp, #28]
 80094de:	bfb8      	it	lt
 80094e0:	9204      	strlt	r2, [sp, #16]
 80094e2:	7823      	ldrb	r3, [r4, #0]
 80094e4:	2b2e      	cmp	r3, #46	; 0x2e
 80094e6:	d10c      	bne.n	8009502 <_vfiprintf_r+0x176>
 80094e8:	7863      	ldrb	r3, [r4, #1]
 80094ea:	2b2a      	cmp	r3, #42	; 0x2a
 80094ec:	d135      	bne.n	800955a <_vfiprintf_r+0x1ce>
 80094ee:	9b03      	ldr	r3, [sp, #12]
 80094f0:	1d1a      	adds	r2, r3, #4
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	9203      	str	r2, [sp, #12]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	bfb8      	it	lt
 80094fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80094fe:	3402      	adds	r4, #2
 8009500:	9305      	str	r3, [sp, #20]
 8009502:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80095e8 <_vfiprintf_r+0x25c>
 8009506:	7821      	ldrb	r1, [r4, #0]
 8009508:	2203      	movs	r2, #3
 800950a:	4650      	mov	r0, sl
 800950c:	f7f6 fe80 	bl	8000210 <memchr>
 8009510:	b140      	cbz	r0, 8009524 <_vfiprintf_r+0x198>
 8009512:	2340      	movs	r3, #64	; 0x40
 8009514:	eba0 000a 	sub.w	r0, r0, sl
 8009518:	fa03 f000 	lsl.w	r0, r3, r0
 800951c:	9b04      	ldr	r3, [sp, #16]
 800951e:	4303      	orrs	r3, r0
 8009520:	3401      	adds	r4, #1
 8009522:	9304      	str	r3, [sp, #16]
 8009524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009528:	482c      	ldr	r0, [pc, #176]	; (80095dc <_vfiprintf_r+0x250>)
 800952a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800952e:	2206      	movs	r2, #6
 8009530:	f7f6 fe6e 	bl	8000210 <memchr>
 8009534:	2800      	cmp	r0, #0
 8009536:	d03f      	beq.n	80095b8 <_vfiprintf_r+0x22c>
 8009538:	4b29      	ldr	r3, [pc, #164]	; (80095e0 <_vfiprintf_r+0x254>)
 800953a:	bb1b      	cbnz	r3, 8009584 <_vfiprintf_r+0x1f8>
 800953c:	9b03      	ldr	r3, [sp, #12]
 800953e:	3307      	adds	r3, #7
 8009540:	f023 0307 	bic.w	r3, r3, #7
 8009544:	3308      	adds	r3, #8
 8009546:	9303      	str	r3, [sp, #12]
 8009548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800954a:	443b      	add	r3, r7
 800954c:	9309      	str	r3, [sp, #36]	; 0x24
 800954e:	e767      	b.n	8009420 <_vfiprintf_r+0x94>
 8009550:	fb0c 3202 	mla	r2, ip, r2, r3
 8009554:	460c      	mov	r4, r1
 8009556:	2001      	movs	r0, #1
 8009558:	e7a5      	b.n	80094a6 <_vfiprintf_r+0x11a>
 800955a:	2300      	movs	r3, #0
 800955c:	3401      	adds	r4, #1
 800955e:	9305      	str	r3, [sp, #20]
 8009560:	4619      	mov	r1, r3
 8009562:	f04f 0c0a 	mov.w	ip, #10
 8009566:	4620      	mov	r0, r4
 8009568:	f810 2b01 	ldrb.w	r2, [r0], #1
 800956c:	3a30      	subs	r2, #48	; 0x30
 800956e:	2a09      	cmp	r2, #9
 8009570:	d903      	bls.n	800957a <_vfiprintf_r+0x1ee>
 8009572:	2b00      	cmp	r3, #0
 8009574:	d0c5      	beq.n	8009502 <_vfiprintf_r+0x176>
 8009576:	9105      	str	r1, [sp, #20]
 8009578:	e7c3      	b.n	8009502 <_vfiprintf_r+0x176>
 800957a:	fb0c 2101 	mla	r1, ip, r1, r2
 800957e:	4604      	mov	r4, r0
 8009580:	2301      	movs	r3, #1
 8009582:	e7f0      	b.n	8009566 <_vfiprintf_r+0x1da>
 8009584:	ab03      	add	r3, sp, #12
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	462a      	mov	r2, r5
 800958a:	4b16      	ldr	r3, [pc, #88]	; (80095e4 <_vfiprintf_r+0x258>)
 800958c:	a904      	add	r1, sp, #16
 800958e:	4630      	mov	r0, r6
 8009590:	f3af 8000 	nop.w
 8009594:	4607      	mov	r7, r0
 8009596:	1c78      	adds	r0, r7, #1
 8009598:	d1d6      	bne.n	8009548 <_vfiprintf_r+0x1bc>
 800959a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800959c:	07d9      	lsls	r1, r3, #31
 800959e:	d405      	bmi.n	80095ac <_vfiprintf_r+0x220>
 80095a0:	89ab      	ldrh	r3, [r5, #12]
 80095a2:	059a      	lsls	r2, r3, #22
 80095a4:	d402      	bmi.n	80095ac <_vfiprintf_r+0x220>
 80095a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095a8:	f7ff feb9 	bl	800931e <__retarget_lock_release_recursive>
 80095ac:	89ab      	ldrh	r3, [r5, #12]
 80095ae:	065b      	lsls	r3, r3, #25
 80095b0:	f53f af12 	bmi.w	80093d8 <_vfiprintf_r+0x4c>
 80095b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095b6:	e711      	b.n	80093dc <_vfiprintf_r+0x50>
 80095b8:	ab03      	add	r3, sp, #12
 80095ba:	9300      	str	r3, [sp, #0]
 80095bc:	462a      	mov	r2, r5
 80095be:	4b09      	ldr	r3, [pc, #36]	; (80095e4 <_vfiprintf_r+0x258>)
 80095c0:	a904      	add	r1, sp, #16
 80095c2:	4630      	mov	r0, r6
 80095c4:	f000 f880 	bl	80096c8 <_printf_i>
 80095c8:	e7e4      	b.n	8009594 <_vfiprintf_r+0x208>
 80095ca:	bf00      	nop
 80095cc:	08009fc0 	.word	0x08009fc0
 80095d0:	08009fe0 	.word	0x08009fe0
 80095d4:	08009fa0 	.word	0x08009fa0
 80095d8:	0800a000 	.word	0x0800a000
 80095dc:	0800a00a 	.word	0x0800a00a
 80095e0:	00000000 	.word	0x00000000
 80095e4:	08009367 	.word	0x08009367
 80095e8:	0800a006 	.word	0x0800a006

080095ec <_printf_common>:
 80095ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f0:	4616      	mov	r6, r2
 80095f2:	4699      	mov	r9, r3
 80095f4:	688a      	ldr	r2, [r1, #8]
 80095f6:	690b      	ldr	r3, [r1, #16]
 80095f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095fc:	4293      	cmp	r3, r2
 80095fe:	bfb8      	it	lt
 8009600:	4613      	movlt	r3, r2
 8009602:	6033      	str	r3, [r6, #0]
 8009604:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009608:	4607      	mov	r7, r0
 800960a:	460c      	mov	r4, r1
 800960c:	b10a      	cbz	r2, 8009612 <_printf_common+0x26>
 800960e:	3301      	adds	r3, #1
 8009610:	6033      	str	r3, [r6, #0]
 8009612:	6823      	ldr	r3, [r4, #0]
 8009614:	0699      	lsls	r1, r3, #26
 8009616:	bf42      	ittt	mi
 8009618:	6833      	ldrmi	r3, [r6, #0]
 800961a:	3302      	addmi	r3, #2
 800961c:	6033      	strmi	r3, [r6, #0]
 800961e:	6825      	ldr	r5, [r4, #0]
 8009620:	f015 0506 	ands.w	r5, r5, #6
 8009624:	d106      	bne.n	8009634 <_printf_common+0x48>
 8009626:	f104 0a19 	add.w	sl, r4, #25
 800962a:	68e3      	ldr	r3, [r4, #12]
 800962c:	6832      	ldr	r2, [r6, #0]
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	42ab      	cmp	r3, r5
 8009632:	dc26      	bgt.n	8009682 <_printf_common+0x96>
 8009634:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009638:	1e13      	subs	r3, r2, #0
 800963a:	6822      	ldr	r2, [r4, #0]
 800963c:	bf18      	it	ne
 800963e:	2301      	movne	r3, #1
 8009640:	0692      	lsls	r2, r2, #26
 8009642:	d42b      	bmi.n	800969c <_printf_common+0xb0>
 8009644:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009648:	4649      	mov	r1, r9
 800964a:	4638      	mov	r0, r7
 800964c:	47c0      	blx	r8
 800964e:	3001      	adds	r0, #1
 8009650:	d01e      	beq.n	8009690 <_printf_common+0xa4>
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	68e5      	ldr	r5, [r4, #12]
 8009656:	6832      	ldr	r2, [r6, #0]
 8009658:	f003 0306 	and.w	r3, r3, #6
 800965c:	2b04      	cmp	r3, #4
 800965e:	bf08      	it	eq
 8009660:	1aad      	subeq	r5, r5, r2
 8009662:	68a3      	ldr	r3, [r4, #8]
 8009664:	6922      	ldr	r2, [r4, #16]
 8009666:	bf0c      	ite	eq
 8009668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800966c:	2500      	movne	r5, #0
 800966e:	4293      	cmp	r3, r2
 8009670:	bfc4      	itt	gt
 8009672:	1a9b      	subgt	r3, r3, r2
 8009674:	18ed      	addgt	r5, r5, r3
 8009676:	2600      	movs	r6, #0
 8009678:	341a      	adds	r4, #26
 800967a:	42b5      	cmp	r5, r6
 800967c:	d11a      	bne.n	80096b4 <_printf_common+0xc8>
 800967e:	2000      	movs	r0, #0
 8009680:	e008      	b.n	8009694 <_printf_common+0xa8>
 8009682:	2301      	movs	r3, #1
 8009684:	4652      	mov	r2, sl
 8009686:	4649      	mov	r1, r9
 8009688:	4638      	mov	r0, r7
 800968a:	47c0      	blx	r8
 800968c:	3001      	adds	r0, #1
 800968e:	d103      	bne.n	8009698 <_printf_common+0xac>
 8009690:	f04f 30ff 	mov.w	r0, #4294967295
 8009694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009698:	3501      	adds	r5, #1
 800969a:	e7c6      	b.n	800962a <_printf_common+0x3e>
 800969c:	18e1      	adds	r1, r4, r3
 800969e:	1c5a      	adds	r2, r3, #1
 80096a0:	2030      	movs	r0, #48	; 0x30
 80096a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80096a6:	4422      	add	r2, r4
 80096a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80096ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80096b0:	3302      	adds	r3, #2
 80096b2:	e7c7      	b.n	8009644 <_printf_common+0x58>
 80096b4:	2301      	movs	r3, #1
 80096b6:	4622      	mov	r2, r4
 80096b8:	4649      	mov	r1, r9
 80096ba:	4638      	mov	r0, r7
 80096bc:	47c0      	blx	r8
 80096be:	3001      	adds	r0, #1
 80096c0:	d0e6      	beq.n	8009690 <_printf_common+0xa4>
 80096c2:	3601      	adds	r6, #1
 80096c4:	e7d9      	b.n	800967a <_printf_common+0x8e>
	...

080096c8 <_printf_i>:
 80096c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096cc:	7e0f      	ldrb	r7, [r1, #24]
 80096ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80096d0:	2f78      	cmp	r7, #120	; 0x78
 80096d2:	4691      	mov	r9, r2
 80096d4:	4680      	mov	r8, r0
 80096d6:	460c      	mov	r4, r1
 80096d8:	469a      	mov	sl, r3
 80096da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80096de:	d807      	bhi.n	80096f0 <_printf_i+0x28>
 80096e0:	2f62      	cmp	r7, #98	; 0x62
 80096e2:	d80a      	bhi.n	80096fa <_printf_i+0x32>
 80096e4:	2f00      	cmp	r7, #0
 80096e6:	f000 80d8 	beq.w	800989a <_printf_i+0x1d2>
 80096ea:	2f58      	cmp	r7, #88	; 0x58
 80096ec:	f000 80a3 	beq.w	8009836 <_printf_i+0x16e>
 80096f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80096f8:	e03a      	b.n	8009770 <_printf_i+0xa8>
 80096fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80096fe:	2b15      	cmp	r3, #21
 8009700:	d8f6      	bhi.n	80096f0 <_printf_i+0x28>
 8009702:	a101      	add	r1, pc, #4	; (adr r1, 8009708 <_printf_i+0x40>)
 8009704:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009708:	08009761 	.word	0x08009761
 800970c:	08009775 	.word	0x08009775
 8009710:	080096f1 	.word	0x080096f1
 8009714:	080096f1 	.word	0x080096f1
 8009718:	080096f1 	.word	0x080096f1
 800971c:	080096f1 	.word	0x080096f1
 8009720:	08009775 	.word	0x08009775
 8009724:	080096f1 	.word	0x080096f1
 8009728:	080096f1 	.word	0x080096f1
 800972c:	080096f1 	.word	0x080096f1
 8009730:	080096f1 	.word	0x080096f1
 8009734:	08009881 	.word	0x08009881
 8009738:	080097a5 	.word	0x080097a5
 800973c:	08009863 	.word	0x08009863
 8009740:	080096f1 	.word	0x080096f1
 8009744:	080096f1 	.word	0x080096f1
 8009748:	080098a3 	.word	0x080098a3
 800974c:	080096f1 	.word	0x080096f1
 8009750:	080097a5 	.word	0x080097a5
 8009754:	080096f1 	.word	0x080096f1
 8009758:	080096f1 	.word	0x080096f1
 800975c:	0800986b 	.word	0x0800986b
 8009760:	682b      	ldr	r3, [r5, #0]
 8009762:	1d1a      	adds	r2, r3, #4
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	602a      	str	r2, [r5, #0]
 8009768:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800976c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009770:	2301      	movs	r3, #1
 8009772:	e0a3      	b.n	80098bc <_printf_i+0x1f4>
 8009774:	6820      	ldr	r0, [r4, #0]
 8009776:	6829      	ldr	r1, [r5, #0]
 8009778:	0606      	lsls	r6, r0, #24
 800977a:	f101 0304 	add.w	r3, r1, #4
 800977e:	d50a      	bpl.n	8009796 <_printf_i+0xce>
 8009780:	680e      	ldr	r6, [r1, #0]
 8009782:	602b      	str	r3, [r5, #0]
 8009784:	2e00      	cmp	r6, #0
 8009786:	da03      	bge.n	8009790 <_printf_i+0xc8>
 8009788:	232d      	movs	r3, #45	; 0x2d
 800978a:	4276      	negs	r6, r6
 800978c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009790:	485e      	ldr	r0, [pc, #376]	; (800990c <_printf_i+0x244>)
 8009792:	230a      	movs	r3, #10
 8009794:	e019      	b.n	80097ca <_printf_i+0x102>
 8009796:	680e      	ldr	r6, [r1, #0]
 8009798:	602b      	str	r3, [r5, #0]
 800979a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800979e:	bf18      	it	ne
 80097a0:	b236      	sxthne	r6, r6
 80097a2:	e7ef      	b.n	8009784 <_printf_i+0xbc>
 80097a4:	682b      	ldr	r3, [r5, #0]
 80097a6:	6820      	ldr	r0, [r4, #0]
 80097a8:	1d19      	adds	r1, r3, #4
 80097aa:	6029      	str	r1, [r5, #0]
 80097ac:	0601      	lsls	r1, r0, #24
 80097ae:	d501      	bpl.n	80097b4 <_printf_i+0xec>
 80097b0:	681e      	ldr	r6, [r3, #0]
 80097b2:	e002      	b.n	80097ba <_printf_i+0xf2>
 80097b4:	0646      	lsls	r6, r0, #25
 80097b6:	d5fb      	bpl.n	80097b0 <_printf_i+0xe8>
 80097b8:	881e      	ldrh	r6, [r3, #0]
 80097ba:	4854      	ldr	r0, [pc, #336]	; (800990c <_printf_i+0x244>)
 80097bc:	2f6f      	cmp	r7, #111	; 0x6f
 80097be:	bf0c      	ite	eq
 80097c0:	2308      	moveq	r3, #8
 80097c2:	230a      	movne	r3, #10
 80097c4:	2100      	movs	r1, #0
 80097c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80097ca:	6865      	ldr	r5, [r4, #4]
 80097cc:	60a5      	str	r5, [r4, #8]
 80097ce:	2d00      	cmp	r5, #0
 80097d0:	bfa2      	ittt	ge
 80097d2:	6821      	ldrge	r1, [r4, #0]
 80097d4:	f021 0104 	bicge.w	r1, r1, #4
 80097d8:	6021      	strge	r1, [r4, #0]
 80097da:	b90e      	cbnz	r6, 80097e0 <_printf_i+0x118>
 80097dc:	2d00      	cmp	r5, #0
 80097de:	d04d      	beq.n	800987c <_printf_i+0x1b4>
 80097e0:	4615      	mov	r5, r2
 80097e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80097e6:	fb03 6711 	mls	r7, r3, r1, r6
 80097ea:	5dc7      	ldrb	r7, [r0, r7]
 80097ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80097f0:	4637      	mov	r7, r6
 80097f2:	42bb      	cmp	r3, r7
 80097f4:	460e      	mov	r6, r1
 80097f6:	d9f4      	bls.n	80097e2 <_printf_i+0x11a>
 80097f8:	2b08      	cmp	r3, #8
 80097fa:	d10b      	bne.n	8009814 <_printf_i+0x14c>
 80097fc:	6823      	ldr	r3, [r4, #0]
 80097fe:	07de      	lsls	r6, r3, #31
 8009800:	d508      	bpl.n	8009814 <_printf_i+0x14c>
 8009802:	6923      	ldr	r3, [r4, #16]
 8009804:	6861      	ldr	r1, [r4, #4]
 8009806:	4299      	cmp	r1, r3
 8009808:	bfde      	ittt	le
 800980a:	2330      	movle	r3, #48	; 0x30
 800980c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009810:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009814:	1b52      	subs	r2, r2, r5
 8009816:	6122      	str	r2, [r4, #16]
 8009818:	f8cd a000 	str.w	sl, [sp]
 800981c:	464b      	mov	r3, r9
 800981e:	aa03      	add	r2, sp, #12
 8009820:	4621      	mov	r1, r4
 8009822:	4640      	mov	r0, r8
 8009824:	f7ff fee2 	bl	80095ec <_printf_common>
 8009828:	3001      	adds	r0, #1
 800982a:	d14c      	bne.n	80098c6 <_printf_i+0x1fe>
 800982c:	f04f 30ff 	mov.w	r0, #4294967295
 8009830:	b004      	add	sp, #16
 8009832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009836:	4835      	ldr	r0, [pc, #212]	; (800990c <_printf_i+0x244>)
 8009838:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800983c:	6829      	ldr	r1, [r5, #0]
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	f851 6b04 	ldr.w	r6, [r1], #4
 8009844:	6029      	str	r1, [r5, #0]
 8009846:	061d      	lsls	r5, r3, #24
 8009848:	d514      	bpl.n	8009874 <_printf_i+0x1ac>
 800984a:	07df      	lsls	r7, r3, #31
 800984c:	bf44      	itt	mi
 800984e:	f043 0320 	orrmi.w	r3, r3, #32
 8009852:	6023      	strmi	r3, [r4, #0]
 8009854:	b91e      	cbnz	r6, 800985e <_printf_i+0x196>
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	f023 0320 	bic.w	r3, r3, #32
 800985c:	6023      	str	r3, [r4, #0]
 800985e:	2310      	movs	r3, #16
 8009860:	e7b0      	b.n	80097c4 <_printf_i+0xfc>
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	f043 0320 	orr.w	r3, r3, #32
 8009868:	6023      	str	r3, [r4, #0]
 800986a:	2378      	movs	r3, #120	; 0x78
 800986c:	4828      	ldr	r0, [pc, #160]	; (8009910 <_printf_i+0x248>)
 800986e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009872:	e7e3      	b.n	800983c <_printf_i+0x174>
 8009874:	0659      	lsls	r1, r3, #25
 8009876:	bf48      	it	mi
 8009878:	b2b6      	uxthmi	r6, r6
 800987a:	e7e6      	b.n	800984a <_printf_i+0x182>
 800987c:	4615      	mov	r5, r2
 800987e:	e7bb      	b.n	80097f8 <_printf_i+0x130>
 8009880:	682b      	ldr	r3, [r5, #0]
 8009882:	6826      	ldr	r6, [r4, #0]
 8009884:	6961      	ldr	r1, [r4, #20]
 8009886:	1d18      	adds	r0, r3, #4
 8009888:	6028      	str	r0, [r5, #0]
 800988a:	0635      	lsls	r5, r6, #24
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	d501      	bpl.n	8009894 <_printf_i+0x1cc>
 8009890:	6019      	str	r1, [r3, #0]
 8009892:	e002      	b.n	800989a <_printf_i+0x1d2>
 8009894:	0670      	lsls	r0, r6, #25
 8009896:	d5fb      	bpl.n	8009890 <_printf_i+0x1c8>
 8009898:	8019      	strh	r1, [r3, #0]
 800989a:	2300      	movs	r3, #0
 800989c:	6123      	str	r3, [r4, #16]
 800989e:	4615      	mov	r5, r2
 80098a0:	e7ba      	b.n	8009818 <_printf_i+0x150>
 80098a2:	682b      	ldr	r3, [r5, #0]
 80098a4:	1d1a      	adds	r2, r3, #4
 80098a6:	602a      	str	r2, [r5, #0]
 80098a8:	681d      	ldr	r5, [r3, #0]
 80098aa:	6862      	ldr	r2, [r4, #4]
 80098ac:	2100      	movs	r1, #0
 80098ae:	4628      	mov	r0, r5
 80098b0:	f7f6 fcae 	bl	8000210 <memchr>
 80098b4:	b108      	cbz	r0, 80098ba <_printf_i+0x1f2>
 80098b6:	1b40      	subs	r0, r0, r5
 80098b8:	6060      	str	r0, [r4, #4]
 80098ba:	6863      	ldr	r3, [r4, #4]
 80098bc:	6123      	str	r3, [r4, #16]
 80098be:	2300      	movs	r3, #0
 80098c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098c4:	e7a8      	b.n	8009818 <_printf_i+0x150>
 80098c6:	6923      	ldr	r3, [r4, #16]
 80098c8:	462a      	mov	r2, r5
 80098ca:	4649      	mov	r1, r9
 80098cc:	4640      	mov	r0, r8
 80098ce:	47d0      	blx	sl
 80098d0:	3001      	adds	r0, #1
 80098d2:	d0ab      	beq.n	800982c <_printf_i+0x164>
 80098d4:	6823      	ldr	r3, [r4, #0]
 80098d6:	079b      	lsls	r3, r3, #30
 80098d8:	d413      	bmi.n	8009902 <_printf_i+0x23a>
 80098da:	68e0      	ldr	r0, [r4, #12]
 80098dc:	9b03      	ldr	r3, [sp, #12]
 80098de:	4298      	cmp	r0, r3
 80098e0:	bfb8      	it	lt
 80098e2:	4618      	movlt	r0, r3
 80098e4:	e7a4      	b.n	8009830 <_printf_i+0x168>
 80098e6:	2301      	movs	r3, #1
 80098e8:	4632      	mov	r2, r6
 80098ea:	4649      	mov	r1, r9
 80098ec:	4640      	mov	r0, r8
 80098ee:	47d0      	blx	sl
 80098f0:	3001      	adds	r0, #1
 80098f2:	d09b      	beq.n	800982c <_printf_i+0x164>
 80098f4:	3501      	adds	r5, #1
 80098f6:	68e3      	ldr	r3, [r4, #12]
 80098f8:	9903      	ldr	r1, [sp, #12]
 80098fa:	1a5b      	subs	r3, r3, r1
 80098fc:	42ab      	cmp	r3, r5
 80098fe:	dcf2      	bgt.n	80098e6 <_printf_i+0x21e>
 8009900:	e7eb      	b.n	80098da <_printf_i+0x212>
 8009902:	2500      	movs	r5, #0
 8009904:	f104 0619 	add.w	r6, r4, #25
 8009908:	e7f5      	b.n	80098f6 <_printf_i+0x22e>
 800990a:	bf00      	nop
 800990c:	0800a011 	.word	0x0800a011
 8009910:	0800a022 	.word	0x0800a022

08009914 <__sread>:
 8009914:	b510      	push	{r4, lr}
 8009916:	460c      	mov	r4, r1
 8009918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991c:	f000 faa6 	bl	8009e6c <_read_r>
 8009920:	2800      	cmp	r0, #0
 8009922:	bfab      	itete	ge
 8009924:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009926:	89a3      	ldrhlt	r3, [r4, #12]
 8009928:	181b      	addge	r3, r3, r0
 800992a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800992e:	bfac      	ite	ge
 8009930:	6563      	strge	r3, [r4, #84]	; 0x54
 8009932:	81a3      	strhlt	r3, [r4, #12]
 8009934:	bd10      	pop	{r4, pc}

08009936 <__swrite>:
 8009936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800993a:	461f      	mov	r7, r3
 800993c:	898b      	ldrh	r3, [r1, #12]
 800993e:	05db      	lsls	r3, r3, #23
 8009940:	4605      	mov	r5, r0
 8009942:	460c      	mov	r4, r1
 8009944:	4616      	mov	r6, r2
 8009946:	d505      	bpl.n	8009954 <__swrite+0x1e>
 8009948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800994c:	2302      	movs	r3, #2
 800994e:	2200      	movs	r2, #0
 8009950:	f000 f9c8 	bl	8009ce4 <_lseek_r>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800995a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800995e:	81a3      	strh	r3, [r4, #12]
 8009960:	4632      	mov	r2, r6
 8009962:	463b      	mov	r3, r7
 8009964:	4628      	mov	r0, r5
 8009966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800996a:	f000 b869 	b.w	8009a40 <_write_r>

0800996e <__sseek>:
 800996e:	b510      	push	{r4, lr}
 8009970:	460c      	mov	r4, r1
 8009972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009976:	f000 f9b5 	bl	8009ce4 <_lseek_r>
 800997a:	1c43      	adds	r3, r0, #1
 800997c:	89a3      	ldrh	r3, [r4, #12]
 800997e:	bf15      	itete	ne
 8009980:	6560      	strne	r0, [r4, #84]	; 0x54
 8009982:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009986:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800998a:	81a3      	strheq	r3, [r4, #12]
 800998c:	bf18      	it	ne
 800998e:	81a3      	strhne	r3, [r4, #12]
 8009990:	bd10      	pop	{r4, pc}

08009992 <__sclose>:
 8009992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009996:	f000 b8d3 	b.w	8009b40 <_close_r>
	...

0800999c <__swbuf_r>:
 800999c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800999e:	460e      	mov	r6, r1
 80099a0:	4614      	mov	r4, r2
 80099a2:	4605      	mov	r5, r0
 80099a4:	b118      	cbz	r0, 80099ae <__swbuf_r+0x12>
 80099a6:	6983      	ldr	r3, [r0, #24]
 80099a8:	b90b      	cbnz	r3, 80099ae <__swbuf_r+0x12>
 80099aa:	f7ff fc19 	bl	80091e0 <__sinit>
 80099ae:	4b21      	ldr	r3, [pc, #132]	; (8009a34 <__swbuf_r+0x98>)
 80099b0:	429c      	cmp	r4, r3
 80099b2:	d12b      	bne.n	8009a0c <__swbuf_r+0x70>
 80099b4:	686c      	ldr	r4, [r5, #4]
 80099b6:	69a3      	ldr	r3, [r4, #24]
 80099b8:	60a3      	str	r3, [r4, #8]
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	071a      	lsls	r2, r3, #28
 80099be:	d52f      	bpl.n	8009a20 <__swbuf_r+0x84>
 80099c0:	6923      	ldr	r3, [r4, #16]
 80099c2:	b36b      	cbz	r3, 8009a20 <__swbuf_r+0x84>
 80099c4:	6923      	ldr	r3, [r4, #16]
 80099c6:	6820      	ldr	r0, [r4, #0]
 80099c8:	1ac0      	subs	r0, r0, r3
 80099ca:	6963      	ldr	r3, [r4, #20]
 80099cc:	b2f6      	uxtb	r6, r6
 80099ce:	4283      	cmp	r3, r0
 80099d0:	4637      	mov	r7, r6
 80099d2:	dc04      	bgt.n	80099de <__swbuf_r+0x42>
 80099d4:	4621      	mov	r1, r4
 80099d6:	4628      	mov	r0, r5
 80099d8:	f000 f948 	bl	8009c6c <_fflush_r>
 80099dc:	bb30      	cbnz	r0, 8009a2c <__swbuf_r+0x90>
 80099de:	68a3      	ldr	r3, [r4, #8]
 80099e0:	3b01      	subs	r3, #1
 80099e2:	60a3      	str	r3, [r4, #8]
 80099e4:	6823      	ldr	r3, [r4, #0]
 80099e6:	1c5a      	adds	r2, r3, #1
 80099e8:	6022      	str	r2, [r4, #0]
 80099ea:	701e      	strb	r6, [r3, #0]
 80099ec:	6963      	ldr	r3, [r4, #20]
 80099ee:	3001      	adds	r0, #1
 80099f0:	4283      	cmp	r3, r0
 80099f2:	d004      	beq.n	80099fe <__swbuf_r+0x62>
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	07db      	lsls	r3, r3, #31
 80099f8:	d506      	bpl.n	8009a08 <__swbuf_r+0x6c>
 80099fa:	2e0a      	cmp	r6, #10
 80099fc:	d104      	bne.n	8009a08 <__swbuf_r+0x6c>
 80099fe:	4621      	mov	r1, r4
 8009a00:	4628      	mov	r0, r5
 8009a02:	f000 f933 	bl	8009c6c <_fflush_r>
 8009a06:	b988      	cbnz	r0, 8009a2c <__swbuf_r+0x90>
 8009a08:	4638      	mov	r0, r7
 8009a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a0c:	4b0a      	ldr	r3, [pc, #40]	; (8009a38 <__swbuf_r+0x9c>)
 8009a0e:	429c      	cmp	r4, r3
 8009a10:	d101      	bne.n	8009a16 <__swbuf_r+0x7a>
 8009a12:	68ac      	ldr	r4, [r5, #8]
 8009a14:	e7cf      	b.n	80099b6 <__swbuf_r+0x1a>
 8009a16:	4b09      	ldr	r3, [pc, #36]	; (8009a3c <__swbuf_r+0xa0>)
 8009a18:	429c      	cmp	r4, r3
 8009a1a:	bf08      	it	eq
 8009a1c:	68ec      	ldreq	r4, [r5, #12]
 8009a1e:	e7ca      	b.n	80099b6 <__swbuf_r+0x1a>
 8009a20:	4621      	mov	r1, r4
 8009a22:	4628      	mov	r0, r5
 8009a24:	f000 f81e 	bl	8009a64 <__swsetup_r>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	d0cb      	beq.n	80099c4 <__swbuf_r+0x28>
 8009a2c:	f04f 37ff 	mov.w	r7, #4294967295
 8009a30:	e7ea      	b.n	8009a08 <__swbuf_r+0x6c>
 8009a32:	bf00      	nop
 8009a34:	08009fc0 	.word	0x08009fc0
 8009a38:	08009fe0 	.word	0x08009fe0
 8009a3c:	08009fa0 	.word	0x08009fa0

08009a40 <_write_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4d07      	ldr	r5, [pc, #28]	; (8009a60 <_write_r+0x20>)
 8009a44:	4604      	mov	r4, r0
 8009a46:	4608      	mov	r0, r1
 8009a48:	4611      	mov	r1, r2
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	602a      	str	r2, [r5, #0]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	f7f7 f9ce 	bl	8000df0 <_write>
 8009a54:	1c43      	adds	r3, r0, #1
 8009a56:	d102      	bne.n	8009a5e <_write_r+0x1e>
 8009a58:	682b      	ldr	r3, [r5, #0]
 8009a5a:	b103      	cbz	r3, 8009a5e <_write_r+0x1e>
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	200004b4 	.word	0x200004b4

08009a64 <__swsetup_r>:
 8009a64:	4b32      	ldr	r3, [pc, #200]	; (8009b30 <__swsetup_r+0xcc>)
 8009a66:	b570      	push	{r4, r5, r6, lr}
 8009a68:	681d      	ldr	r5, [r3, #0]
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	460c      	mov	r4, r1
 8009a6e:	b125      	cbz	r5, 8009a7a <__swsetup_r+0x16>
 8009a70:	69ab      	ldr	r3, [r5, #24]
 8009a72:	b913      	cbnz	r3, 8009a7a <__swsetup_r+0x16>
 8009a74:	4628      	mov	r0, r5
 8009a76:	f7ff fbb3 	bl	80091e0 <__sinit>
 8009a7a:	4b2e      	ldr	r3, [pc, #184]	; (8009b34 <__swsetup_r+0xd0>)
 8009a7c:	429c      	cmp	r4, r3
 8009a7e:	d10f      	bne.n	8009aa0 <__swsetup_r+0x3c>
 8009a80:	686c      	ldr	r4, [r5, #4]
 8009a82:	89a3      	ldrh	r3, [r4, #12]
 8009a84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a88:	0719      	lsls	r1, r3, #28
 8009a8a:	d42c      	bmi.n	8009ae6 <__swsetup_r+0x82>
 8009a8c:	06dd      	lsls	r5, r3, #27
 8009a8e:	d411      	bmi.n	8009ab4 <__swsetup_r+0x50>
 8009a90:	2309      	movs	r3, #9
 8009a92:	6033      	str	r3, [r6, #0]
 8009a94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a98:	81a3      	strh	r3, [r4, #12]
 8009a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9e:	e03e      	b.n	8009b1e <__swsetup_r+0xba>
 8009aa0:	4b25      	ldr	r3, [pc, #148]	; (8009b38 <__swsetup_r+0xd4>)
 8009aa2:	429c      	cmp	r4, r3
 8009aa4:	d101      	bne.n	8009aaa <__swsetup_r+0x46>
 8009aa6:	68ac      	ldr	r4, [r5, #8]
 8009aa8:	e7eb      	b.n	8009a82 <__swsetup_r+0x1e>
 8009aaa:	4b24      	ldr	r3, [pc, #144]	; (8009b3c <__swsetup_r+0xd8>)
 8009aac:	429c      	cmp	r4, r3
 8009aae:	bf08      	it	eq
 8009ab0:	68ec      	ldreq	r4, [r5, #12]
 8009ab2:	e7e6      	b.n	8009a82 <__swsetup_r+0x1e>
 8009ab4:	0758      	lsls	r0, r3, #29
 8009ab6:	d512      	bpl.n	8009ade <__swsetup_r+0x7a>
 8009ab8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009aba:	b141      	cbz	r1, 8009ace <__swsetup_r+0x6a>
 8009abc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ac0:	4299      	cmp	r1, r3
 8009ac2:	d002      	beq.n	8009aca <__swsetup_r+0x66>
 8009ac4:	4630      	mov	r0, r6
 8009ac6:	f000 f985 	bl	8009dd4 <_free_r>
 8009aca:	2300      	movs	r3, #0
 8009acc:	6363      	str	r3, [r4, #52]	; 0x34
 8009ace:	89a3      	ldrh	r3, [r4, #12]
 8009ad0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ad4:	81a3      	strh	r3, [r4, #12]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	6063      	str	r3, [r4, #4]
 8009ada:	6923      	ldr	r3, [r4, #16]
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	89a3      	ldrh	r3, [r4, #12]
 8009ae0:	f043 0308 	orr.w	r3, r3, #8
 8009ae4:	81a3      	strh	r3, [r4, #12]
 8009ae6:	6923      	ldr	r3, [r4, #16]
 8009ae8:	b94b      	cbnz	r3, 8009afe <__swsetup_r+0x9a>
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009af4:	d003      	beq.n	8009afe <__swsetup_r+0x9a>
 8009af6:	4621      	mov	r1, r4
 8009af8:	4630      	mov	r0, r6
 8009afa:	f000 f92b 	bl	8009d54 <__smakebuf_r>
 8009afe:	89a0      	ldrh	r0, [r4, #12]
 8009b00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b04:	f010 0301 	ands.w	r3, r0, #1
 8009b08:	d00a      	beq.n	8009b20 <__swsetup_r+0xbc>
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	60a3      	str	r3, [r4, #8]
 8009b0e:	6963      	ldr	r3, [r4, #20]
 8009b10:	425b      	negs	r3, r3
 8009b12:	61a3      	str	r3, [r4, #24]
 8009b14:	6923      	ldr	r3, [r4, #16]
 8009b16:	b943      	cbnz	r3, 8009b2a <__swsetup_r+0xc6>
 8009b18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009b1c:	d1ba      	bne.n	8009a94 <__swsetup_r+0x30>
 8009b1e:	bd70      	pop	{r4, r5, r6, pc}
 8009b20:	0781      	lsls	r1, r0, #30
 8009b22:	bf58      	it	pl
 8009b24:	6963      	ldrpl	r3, [r4, #20]
 8009b26:	60a3      	str	r3, [r4, #8]
 8009b28:	e7f4      	b.n	8009b14 <__swsetup_r+0xb0>
 8009b2a:	2000      	movs	r0, #0
 8009b2c:	e7f7      	b.n	8009b1e <__swsetup_r+0xba>
 8009b2e:	bf00      	nop
 8009b30:	2000001c 	.word	0x2000001c
 8009b34:	08009fc0 	.word	0x08009fc0
 8009b38:	08009fe0 	.word	0x08009fe0
 8009b3c:	08009fa0 	.word	0x08009fa0

08009b40 <_close_r>:
 8009b40:	b538      	push	{r3, r4, r5, lr}
 8009b42:	4d06      	ldr	r5, [pc, #24]	; (8009b5c <_close_r+0x1c>)
 8009b44:	2300      	movs	r3, #0
 8009b46:	4604      	mov	r4, r0
 8009b48:	4608      	mov	r0, r1
 8009b4a:	602b      	str	r3, [r5, #0]
 8009b4c:	f7f8 fda7 	bl	800269e <_close>
 8009b50:	1c43      	adds	r3, r0, #1
 8009b52:	d102      	bne.n	8009b5a <_close_r+0x1a>
 8009b54:	682b      	ldr	r3, [r5, #0]
 8009b56:	b103      	cbz	r3, 8009b5a <_close_r+0x1a>
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	bd38      	pop	{r3, r4, r5, pc}
 8009b5c:	200004b4 	.word	0x200004b4

08009b60 <__sflush_r>:
 8009b60:	898a      	ldrh	r2, [r1, #12]
 8009b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b66:	4605      	mov	r5, r0
 8009b68:	0710      	lsls	r0, r2, #28
 8009b6a:	460c      	mov	r4, r1
 8009b6c:	d458      	bmi.n	8009c20 <__sflush_r+0xc0>
 8009b6e:	684b      	ldr	r3, [r1, #4]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	dc05      	bgt.n	8009b80 <__sflush_r+0x20>
 8009b74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	dc02      	bgt.n	8009b80 <__sflush_r+0x20>
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b82:	2e00      	cmp	r6, #0
 8009b84:	d0f9      	beq.n	8009b7a <__sflush_r+0x1a>
 8009b86:	2300      	movs	r3, #0
 8009b88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b8c:	682f      	ldr	r7, [r5, #0]
 8009b8e:	602b      	str	r3, [r5, #0]
 8009b90:	d032      	beq.n	8009bf8 <__sflush_r+0x98>
 8009b92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b94:	89a3      	ldrh	r3, [r4, #12]
 8009b96:	075a      	lsls	r2, r3, #29
 8009b98:	d505      	bpl.n	8009ba6 <__sflush_r+0x46>
 8009b9a:	6863      	ldr	r3, [r4, #4]
 8009b9c:	1ac0      	subs	r0, r0, r3
 8009b9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ba0:	b10b      	cbz	r3, 8009ba6 <__sflush_r+0x46>
 8009ba2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ba4:	1ac0      	subs	r0, r0, r3
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	4602      	mov	r2, r0
 8009baa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bac:	6a21      	ldr	r1, [r4, #32]
 8009bae:	4628      	mov	r0, r5
 8009bb0:	47b0      	blx	r6
 8009bb2:	1c43      	adds	r3, r0, #1
 8009bb4:	89a3      	ldrh	r3, [r4, #12]
 8009bb6:	d106      	bne.n	8009bc6 <__sflush_r+0x66>
 8009bb8:	6829      	ldr	r1, [r5, #0]
 8009bba:	291d      	cmp	r1, #29
 8009bbc:	d82c      	bhi.n	8009c18 <__sflush_r+0xb8>
 8009bbe:	4a2a      	ldr	r2, [pc, #168]	; (8009c68 <__sflush_r+0x108>)
 8009bc0:	40ca      	lsrs	r2, r1
 8009bc2:	07d6      	lsls	r6, r2, #31
 8009bc4:	d528      	bpl.n	8009c18 <__sflush_r+0xb8>
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	6062      	str	r2, [r4, #4]
 8009bca:	04d9      	lsls	r1, r3, #19
 8009bcc:	6922      	ldr	r2, [r4, #16]
 8009bce:	6022      	str	r2, [r4, #0]
 8009bd0:	d504      	bpl.n	8009bdc <__sflush_r+0x7c>
 8009bd2:	1c42      	adds	r2, r0, #1
 8009bd4:	d101      	bne.n	8009bda <__sflush_r+0x7a>
 8009bd6:	682b      	ldr	r3, [r5, #0]
 8009bd8:	b903      	cbnz	r3, 8009bdc <__sflush_r+0x7c>
 8009bda:	6560      	str	r0, [r4, #84]	; 0x54
 8009bdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bde:	602f      	str	r7, [r5, #0]
 8009be0:	2900      	cmp	r1, #0
 8009be2:	d0ca      	beq.n	8009b7a <__sflush_r+0x1a>
 8009be4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009be8:	4299      	cmp	r1, r3
 8009bea:	d002      	beq.n	8009bf2 <__sflush_r+0x92>
 8009bec:	4628      	mov	r0, r5
 8009bee:	f000 f8f1 	bl	8009dd4 <_free_r>
 8009bf2:	2000      	movs	r0, #0
 8009bf4:	6360      	str	r0, [r4, #52]	; 0x34
 8009bf6:	e7c1      	b.n	8009b7c <__sflush_r+0x1c>
 8009bf8:	6a21      	ldr	r1, [r4, #32]
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	47b0      	blx	r6
 8009c00:	1c41      	adds	r1, r0, #1
 8009c02:	d1c7      	bne.n	8009b94 <__sflush_r+0x34>
 8009c04:	682b      	ldr	r3, [r5, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d0c4      	beq.n	8009b94 <__sflush_r+0x34>
 8009c0a:	2b1d      	cmp	r3, #29
 8009c0c:	d001      	beq.n	8009c12 <__sflush_r+0xb2>
 8009c0e:	2b16      	cmp	r3, #22
 8009c10:	d101      	bne.n	8009c16 <__sflush_r+0xb6>
 8009c12:	602f      	str	r7, [r5, #0]
 8009c14:	e7b1      	b.n	8009b7a <__sflush_r+0x1a>
 8009c16:	89a3      	ldrh	r3, [r4, #12]
 8009c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c1c:	81a3      	strh	r3, [r4, #12]
 8009c1e:	e7ad      	b.n	8009b7c <__sflush_r+0x1c>
 8009c20:	690f      	ldr	r7, [r1, #16]
 8009c22:	2f00      	cmp	r7, #0
 8009c24:	d0a9      	beq.n	8009b7a <__sflush_r+0x1a>
 8009c26:	0793      	lsls	r3, r2, #30
 8009c28:	680e      	ldr	r6, [r1, #0]
 8009c2a:	bf08      	it	eq
 8009c2c:	694b      	ldreq	r3, [r1, #20]
 8009c2e:	600f      	str	r7, [r1, #0]
 8009c30:	bf18      	it	ne
 8009c32:	2300      	movne	r3, #0
 8009c34:	eba6 0807 	sub.w	r8, r6, r7
 8009c38:	608b      	str	r3, [r1, #8]
 8009c3a:	f1b8 0f00 	cmp.w	r8, #0
 8009c3e:	dd9c      	ble.n	8009b7a <__sflush_r+0x1a>
 8009c40:	6a21      	ldr	r1, [r4, #32]
 8009c42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009c44:	4643      	mov	r3, r8
 8009c46:	463a      	mov	r2, r7
 8009c48:	4628      	mov	r0, r5
 8009c4a:	47b0      	blx	r6
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	dc06      	bgt.n	8009c5e <__sflush_r+0xfe>
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c56:	81a3      	strh	r3, [r4, #12]
 8009c58:	f04f 30ff 	mov.w	r0, #4294967295
 8009c5c:	e78e      	b.n	8009b7c <__sflush_r+0x1c>
 8009c5e:	4407      	add	r7, r0
 8009c60:	eba8 0800 	sub.w	r8, r8, r0
 8009c64:	e7e9      	b.n	8009c3a <__sflush_r+0xda>
 8009c66:	bf00      	nop
 8009c68:	20400001 	.word	0x20400001

08009c6c <_fflush_r>:
 8009c6c:	b538      	push	{r3, r4, r5, lr}
 8009c6e:	690b      	ldr	r3, [r1, #16]
 8009c70:	4605      	mov	r5, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	b913      	cbnz	r3, 8009c7c <_fflush_r+0x10>
 8009c76:	2500      	movs	r5, #0
 8009c78:	4628      	mov	r0, r5
 8009c7a:	bd38      	pop	{r3, r4, r5, pc}
 8009c7c:	b118      	cbz	r0, 8009c86 <_fflush_r+0x1a>
 8009c7e:	6983      	ldr	r3, [r0, #24]
 8009c80:	b90b      	cbnz	r3, 8009c86 <_fflush_r+0x1a>
 8009c82:	f7ff faad 	bl	80091e0 <__sinit>
 8009c86:	4b14      	ldr	r3, [pc, #80]	; (8009cd8 <_fflush_r+0x6c>)
 8009c88:	429c      	cmp	r4, r3
 8009c8a:	d11b      	bne.n	8009cc4 <_fflush_r+0x58>
 8009c8c:	686c      	ldr	r4, [r5, #4]
 8009c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d0ef      	beq.n	8009c76 <_fflush_r+0xa>
 8009c96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c98:	07d0      	lsls	r0, r2, #31
 8009c9a:	d404      	bmi.n	8009ca6 <_fflush_r+0x3a>
 8009c9c:	0599      	lsls	r1, r3, #22
 8009c9e:	d402      	bmi.n	8009ca6 <_fflush_r+0x3a>
 8009ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ca2:	f7ff fb3b 	bl	800931c <__retarget_lock_acquire_recursive>
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	4621      	mov	r1, r4
 8009caa:	f7ff ff59 	bl	8009b60 <__sflush_r>
 8009cae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cb0:	07da      	lsls	r2, r3, #31
 8009cb2:	4605      	mov	r5, r0
 8009cb4:	d4e0      	bmi.n	8009c78 <_fflush_r+0xc>
 8009cb6:	89a3      	ldrh	r3, [r4, #12]
 8009cb8:	059b      	lsls	r3, r3, #22
 8009cba:	d4dd      	bmi.n	8009c78 <_fflush_r+0xc>
 8009cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cbe:	f7ff fb2e 	bl	800931e <__retarget_lock_release_recursive>
 8009cc2:	e7d9      	b.n	8009c78 <_fflush_r+0xc>
 8009cc4:	4b05      	ldr	r3, [pc, #20]	; (8009cdc <_fflush_r+0x70>)
 8009cc6:	429c      	cmp	r4, r3
 8009cc8:	d101      	bne.n	8009cce <_fflush_r+0x62>
 8009cca:	68ac      	ldr	r4, [r5, #8]
 8009ccc:	e7df      	b.n	8009c8e <_fflush_r+0x22>
 8009cce:	4b04      	ldr	r3, [pc, #16]	; (8009ce0 <_fflush_r+0x74>)
 8009cd0:	429c      	cmp	r4, r3
 8009cd2:	bf08      	it	eq
 8009cd4:	68ec      	ldreq	r4, [r5, #12]
 8009cd6:	e7da      	b.n	8009c8e <_fflush_r+0x22>
 8009cd8:	08009fc0 	.word	0x08009fc0
 8009cdc:	08009fe0 	.word	0x08009fe0
 8009ce0:	08009fa0 	.word	0x08009fa0

08009ce4 <_lseek_r>:
 8009ce4:	b538      	push	{r3, r4, r5, lr}
 8009ce6:	4d07      	ldr	r5, [pc, #28]	; (8009d04 <_lseek_r+0x20>)
 8009ce8:	4604      	mov	r4, r0
 8009cea:	4608      	mov	r0, r1
 8009cec:	4611      	mov	r1, r2
 8009cee:	2200      	movs	r2, #0
 8009cf0:	602a      	str	r2, [r5, #0]
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	f7f8 fcfa 	bl	80026ec <_lseek>
 8009cf8:	1c43      	adds	r3, r0, #1
 8009cfa:	d102      	bne.n	8009d02 <_lseek_r+0x1e>
 8009cfc:	682b      	ldr	r3, [r5, #0]
 8009cfe:	b103      	cbz	r3, 8009d02 <_lseek_r+0x1e>
 8009d00:	6023      	str	r3, [r4, #0]
 8009d02:	bd38      	pop	{r3, r4, r5, pc}
 8009d04:	200004b4 	.word	0x200004b4

08009d08 <__swhatbuf_r>:
 8009d08:	b570      	push	{r4, r5, r6, lr}
 8009d0a:	460e      	mov	r6, r1
 8009d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d10:	2900      	cmp	r1, #0
 8009d12:	b096      	sub	sp, #88	; 0x58
 8009d14:	4614      	mov	r4, r2
 8009d16:	461d      	mov	r5, r3
 8009d18:	da08      	bge.n	8009d2c <__swhatbuf_r+0x24>
 8009d1a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	602a      	str	r2, [r5, #0]
 8009d22:	061a      	lsls	r2, r3, #24
 8009d24:	d410      	bmi.n	8009d48 <__swhatbuf_r+0x40>
 8009d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d2a:	e00e      	b.n	8009d4a <__swhatbuf_r+0x42>
 8009d2c:	466a      	mov	r2, sp
 8009d2e:	f000 f8af 	bl	8009e90 <_fstat_r>
 8009d32:	2800      	cmp	r0, #0
 8009d34:	dbf1      	blt.n	8009d1a <__swhatbuf_r+0x12>
 8009d36:	9a01      	ldr	r2, [sp, #4]
 8009d38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d40:	425a      	negs	r2, r3
 8009d42:	415a      	adcs	r2, r3
 8009d44:	602a      	str	r2, [r5, #0]
 8009d46:	e7ee      	b.n	8009d26 <__swhatbuf_r+0x1e>
 8009d48:	2340      	movs	r3, #64	; 0x40
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	6023      	str	r3, [r4, #0]
 8009d4e:	b016      	add	sp, #88	; 0x58
 8009d50:	bd70      	pop	{r4, r5, r6, pc}
	...

08009d54 <__smakebuf_r>:
 8009d54:	898b      	ldrh	r3, [r1, #12]
 8009d56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d58:	079d      	lsls	r5, r3, #30
 8009d5a:	4606      	mov	r6, r0
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	d507      	bpl.n	8009d70 <__smakebuf_r+0x1c>
 8009d60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d64:	6023      	str	r3, [r4, #0]
 8009d66:	6123      	str	r3, [r4, #16]
 8009d68:	2301      	movs	r3, #1
 8009d6a:	6163      	str	r3, [r4, #20]
 8009d6c:	b002      	add	sp, #8
 8009d6e:	bd70      	pop	{r4, r5, r6, pc}
 8009d70:	ab01      	add	r3, sp, #4
 8009d72:	466a      	mov	r2, sp
 8009d74:	f7ff ffc8 	bl	8009d08 <__swhatbuf_r>
 8009d78:	9900      	ldr	r1, [sp, #0]
 8009d7a:	4605      	mov	r5, r0
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	f7ff f93b 	bl	8008ff8 <_malloc_r>
 8009d82:	b948      	cbnz	r0, 8009d98 <__smakebuf_r+0x44>
 8009d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d88:	059a      	lsls	r2, r3, #22
 8009d8a:	d4ef      	bmi.n	8009d6c <__smakebuf_r+0x18>
 8009d8c:	f023 0303 	bic.w	r3, r3, #3
 8009d90:	f043 0302 	orr.w	r3, r3, #2
 8009d94:	81a3      	strh	r3, [r4, #12]
 8009d96:	e7e3      	b.n	8009d60 <__smakebuf_r+0xc>
 8009d98:	4b0d      	ldr	r3, [pc, #52]	; (8009dd0 <__smakebuf_r+0x7c>)
 8009d9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8009d9c:	89a3      	ldrh	r3, [r4, #12]
 8009d9e:	6020      	str	r0, [r4, #0]
 8009da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009da4:	81a3      	strh	r3, [r4, #12]
 8009da6:	9b00      	ldr	r3, [sp, #0]
 8009da8:	6163      	str	r3, [r4, #20]
 8009daa:	9b01      	ldr	r3, [sp, #4]
 8009dac:	6120      	str	r0, [r4, #16]
 8009dae:	b15b      	cbz	r3, 8009dc8 <__smakebuf_r+0x74>
 8009db0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009db4:	4630      	mov	r0, r6
 8009db6:	f000 f87d 	bl	8009eb4 <_isatty_r>
 8009dba:	b128      	cbz	r0, 8009dc8 <__smakebuf_r+0x74>
 8009dbc:	89a3      	ldrh	r3, [r4, #12]
 8009dbe:	f023 0303 	bic.w	r3, r3, #3
 8009dc2:	f043 0301 	orr.w	r3, r3, #1
 8009dc6:	81a3      	strh	r3, [r4, #12]
 8009dc8:	89a0      	ldrh	r0, [r4, #12]
 8009dca:	4305      	orrs	r5, r0
 8009dcc:	81a5      	strh	r5, [r4, #12]
 8009dce:	e7cd      	b.n	8009d6c <__smakebuf_r+0x18>
 8009dd0:	08009179 	.word	0x08009179

08009dd4 <_free_r>:
 8009dd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dd6:	2900      	cmp	r1, #0
 8009dd8:	d044      	beq.n	8009e64 <_free_r+0x90>
 8009dda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dde:	9001      	str	r0, [sp, #4]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f1a1 0404 	sub.w	r4, r1, #4
 8009de6:	bfb8      	it	lt
 8009de8:	18e4      	addlt	r4, r4, r3
 8009dea:	f7ff fa99 	bl	8009320 <__malloc_lock>
 8009dee:	4a1e      	ldr	r2, [pc, #120]	; (8009e68 <_free_r+0x94>)
 8009df0:	9801      	ldr	r0, [sp, #4]
 8009df2:	6813      	ldr	r3, [r2, #0]
 8009df4:	b933      	cbnz	r3, 8009e04 <_free_r+0x30>
 8009df6:	6063      	str	r3, [r4, #4]
 8009df8:	6014      	str	r4, [r2, #0]
 8009dfa:	b003      	add	sp, #12
 8009dfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e00:	f7ff ba94 	b.w	800932c <__malloc_unlock>
 8009e04:	42a3      	cmp	r3, r4
 8009e06:	d908      	bls.n	8009e1a <_free_r+0x46>
 8009e08:	6825      	ldr	r5, [r4, #0]
 8009e0a:	1961      	adds	r1, r4, r5
 8009e0c:	428b      	cmp	r3, r1
 8009e0e:	bf01      	itttt	eq
 8009e10:	6819      	ldreq	r1, [r3, #0]
 8009e12:	685b      	ldreq	r3, [r3, #4]
 8009e14:	1949      	addeq	r1, r1, r5
 8009e16:	6021      	streq	r1, [r4, #0]
 8009e18:	e7ed      	b.n	8009df6 <_free_r+0x22>
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	b10b      	cbz	r3, 8009e24 <_free_r+0x50>
 8009e20:	42a3      	cmp	r3, r4
 8009e22:	d9fa      	bls.n	8009e1a <_free_r+0x46>
 8009e24:	6811      	ldr	r1, [r2, #0]
 8009e26:	1855      	adds	r5, r2, r1
 8009e28:	42a5      	cmp	r5, r4
 8009e2a:	d10b      	bne.n	8009e44 <_free_r+0x70>
 8009e2c:	6824      	ldr	r4, [r4, #0]
 8009e2e:	4421      	add	r1, r4
 8009e30:	1854      	adds	r4, r2, r1
 8009e32:	42a3      	cmp	r3, r4
 8009e34:	6011      	str	r1, [r2, #0]
 8009e36:	d1e0      	bne.n	8009dfa <_free_r+0x26>
 8009e38:	681c      	ldr	r4, [r3, #0]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	6053      	str	r3, [r2, #4]
 8009e3e:	4421      	add	r1, r4
 8009e40:	6011      	str	r1, [r2, #0]
 8009e42:	e7da      	b.n	8009dfa <_free_r+0x26>
 8009e44:	d902      	bls.n	8009e4c <_free_r+0x78>
 8009e46:	230c      	movs	r3, #12
 8009e48:	6003      	str	r3, [r0, #0]
 8009e4a:	e7d6      	b.n	8009dfa <_free_r+0x26>
 8009e4c:	6825      	ldr	r5, [r4, #0]
 8009e4e:	1961      	adds	r1, r4, r5
 8009e50:	428b      	cmp	r3, r1
 8009e52:	bf04      	itt	eq
 8009e54:	6819      	ldreq	r1, [r3, #0]
 8009e56:	685b      	ldreq	r3, [r3, #4]
 8009e58:	6063      	str	r3, [r4, #4]
 8009e5a:	bf04      	itt	eq
 8009e5c:	1949      	addeq	r1, r1, r5
 8009e5e:	6021      	streq	r1, [r4, #0]
 8009e60:	6054      	str	r4, [r2, #4]
 8009e62:	e7ca      	b.n	8009dfa <_free_r+0x26>
 8009e64:	b003      	add	sp, #12
 8009e66:	bd30      	pop	{r4, r5, pc}
 8009e68:	200004a8 	.word	0x200004a8

08009e6c <_read_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4d07      	ldr	r5, [pc, #28]	; (8009e8c <_read_r+0x20>)
 8009e70:	4604      	mov	r4, r0
 8009e72:	4608      	mov	r0, r1
 8009e74:	4611      	mov	r1, r2
 8009e76:	2200      	movs	r2, #0
 8009e78:	602a      	str	r2, [r5, #0]
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	f7f8 fbf2 	bl	8002664 <_read>
 8009e80:	1c43      	adds	r3, r0, #1
 8009e82:	d102      	bne.n	8009e8a <_read_r+0x1e>
 8009e84:	682b      	ldr	r3, [r5, #0]
 8009e86:	b103      	cbz	r3, 8009e8a <_read_r+0x1e>
 8009e88:	6023      	str	r3, [r4, #0]
 8009e8a:	bd38      	pop	{r3, r4, r5, pc}
 8009e8c:	200004b4 	.word	0x200004b4

08009e90 <_fstat_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4d07      	ldr	r5, [pc, #28]	; (8009eb0 <_fstat_r+0x20>)
 8009e94:	2300      	movs	r3, #0
 8009e96:	4604      	mov	r4, r0
 8009e98:	4608      	mov	r0, r1
 8009e9a:	4611      	mov	r1, r2
 8009e9c:	602b      	str	r3, [r5, #0]
 8009e9e:	f7f8 fc0a 	bl	80026b6 <_fstat>
 8009ea2:	1c43      	adds	r3, r0, #1
 8009ea4:	d102      	bne.n	8009eac <_fstat_r+0x1c>
 8009ea6:	682b      	ldr	r3, [r5, #0]
 8009ea8:	b103      	cbz	r3, 8009eac <_fstat_r+0x1c>
 8009eaa:	6023      	str	r3, [r4, #0]
 8009eac:	bd38      	pop	{r3, r4, r5, pc}
 8009eae:	bf00      	nop
 8009eb0:	200004b4 	.word	0x200004b4

08009eb4 <_isatty_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d06      	ldr	r5, [pc, #24]	; (8009ed0 <_isatty_r+0x1c>)
 8009eb8:	2300      	movs	r3, #0
 8009eba:	4604      	mov	r4, r0
 8009ebc:	4608      	mov	r0, r1
 8009ebe:	602b      	str	r3, [r5, #0]
 8009ec0:	f7f8 fc09 	bl	80026d6 <_isatty>
 8009ec4:	1c43      	adds	r3, r0, #1
 8009ec6:	d102      	bne.n	8009ece <_isatty_r+0x1a>
 8009ec8:	682b      	ldr	r3, [r5, #0]
 8009eca:	b103      	cbz	r3, 8009ece <_isatty_r+0x1a>
 8009ecc:	6023      	str	r3, [r4, #0]
 8009ece:	bd38      	pop	{r3, r4, r5, pc}
 8009ed0:	200004b4 	.word	0x200004b4

08009ed4 <_init>:
 8009ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed6:	bf00      	nop
 8009ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eda:	bc08      	pop	{r3}
 8009edc:	469e      	mov	lr, r3
 8009ede:	4770      	bx	lr

08009ee0 <_fini>:
 8009ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ee2:	bf00      	nop
 8009ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ee6:	bc08      	pop	{r3}
 8009ee8:	469e      	mov	lr, r3
 8009eea:	4770      	bx	lr
