[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of K4B4G1646E-BMMA000 production of SAMSUNG from the text:- 1 -K4B4G1646ERev. 1.1, Jun. 2016\nSAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND \nSPECIFICATIONS WITHOUT NOTICE.\nProducts and specifications  discussed herein are for reference pur poses only. All info rmation discussed \nherein is provided on an "AS IS" bas is, without warranties of any kind.\nThis document and all information discussed herein re main the sole and exclusive property of Samsung \nElectronics. No license of any patent, copyright, mask work, tradem ark or any other intellectual property \nright is granted by one party to the other party under this document, by implication, estoppel or other-\nwise.\nSamsung products are not intended for use in life sup port, critical care, medical, safety equipment, or \nsimilar applications where pr oduct failure could result in loss of li fe or personal or physical harm, or any \nmilitary or defense application, or any governmental procurement to which special terms or provisions \nmay apply.\nFor updates or additional information about Samsung products, contact your nearest Samsung office.\nAll brand names, trademarks and registered tradem arks belong to their respective owners.\nⓒ2016 Samsung Electronics Co., Ltd.    All rights reserved.\n4Gb E-die DDR3L SDRAM  Only x16\n96FBGA with Lead-Free & Halogen-Free\n(RoHS compliant)\ndatasheet  1.35V\n- 2 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nRevision History\nRevision No. History Draft Date Remark Editor\n1.0    - First SPEC Release Dec. 2014 - J.Y.Lee\n1.1 - Addition of information about I-temp 23th Jun. 2016 - J.Y.Lee\n- 3 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nTable Of Contents\n4Gb E-die DDR3L SDRAM Olny x16\n1. Ordering Information ........................................................................................................ .............................................5\n2. Key Features................................................................................................................ .................................................5\n3. Package pinout/Mechanical Dimension & Addressing........ .............. .............. .............. .............. ............ ......................6\n3.1 x16 Package Pinout (Top view) : 96ball FBGA Package . .............. .............. ........... ........... ........... .......... ................ 6\n3.2 FBGA Package Dimension (x16)............................................................................................... .............................. 7\n4. Input/Output Functional Descrip tion............. .............. .............. .............. ............ ........... ........... .....................................8\n5. DDR3 SDRAM Addressing . .............. .............. .............. .............. .............. ........... ............ ......... ....................................9\n6. Absolute Maximum Rati ngs .................................................................................................... ......................................10\n6.1 Absolute Maximum DC Ratings... ............................................................................................. ............................... 10\n6.2 DRAM Component Operating Temperature Range ................................................................................. ............... 10\n7. AC & DC Operating Conditions................................................................................................ .....................................10\n7.1 Recommended DC operating Conditions ...................... .................................................................. ........................ 10\n8. AC & DC Input Measurement Levels ............................................................................................ ................................11\n8.1 AC & DC Logic input levels for single-ended signal s ............... .............. ........... ........... ............ ......... ...................... 11\n8.2 VREF Tolerances ............................................................................................................ ........................................ 13\n8.3 AC & DC Logic Input Levels for Differential Signal s........................................................................ ........................ 14\n8.3.1. Differential signals definiti on .............. .............. .............. .............. ........... ............ .......... ................................... 14\n8.3.2. Differential swing requirement for clock (CK - CK ) and strobe (DQS - DQS ) .................................................. 14\n8.3.3. Single-ended requirements for differential sign als ............... .............. .............. .............. ............. ..................... 15\n8.4 Differential Input Cross Point Voltage................. .................................................................... ................................. 17\n8.5 Slew rate definition for Differ ential Input Signals ..... .............. .............. .............. .............. ........... ............................. 17\n8.6 Slew rate definitions for Differential Input Signal s .............. .............. ............ ........... ........... ......... ............................ 18\n9. AC & DC Output Measurement Levels ........................................................................................... ..............................18\n9.1 Single-ended AC & DC Output Levels......................................................................................... ............................ 18\n9.2 Differential AC & DC Output Levels......................................................................................... ................................ 18\n9.3 Single-ended Output Slew Rate .............................................................................................. ................................ 19\n9.4 Differential Output Slew Rate .............................................................................................. .................................... 20\n9.5 Reference Load for AC Timing and Output Slew Rate ............. .............. .............. ........... ........... ........... .................. 20\n9.6 Overshoot/Undershoot Specificat ion ......................................................................................... .............................. 21\n9.6.1. Address and Control Overshoot  and Undershoot specifications........... .............. .............. ........... ........... ......... 21\n9.6.2. Clock, Data, Strobe and Mask Overshoot and Undersh oot Specifications .............. .............. .............. .......... .. 22\n9.7 34ohm Output Driver DC Electrical Characteristics. .............. .............. ........... ............ ........... ........... ....................... 23\n9.7.1. Output Drive Temperature and Voltage Sensitivity ........................................................................ .................. 25\n9.8 On-Die Termination (ODT) Levels and I-V Characterist ics .................................................................... ................. 25\n9.8.1. ODT DC Electrical Characteristics ................ ....................................................................... ............................ 26\n9.8.2. ODT Temperature and Voltage sensitivity ................................................................................. ...................... 28\n9.9 ODT Timing Definition s ..................................................................................................... ...................................... 29\n9.9.1. Test Load for ODT Timings............................................................................................... ............................... 29\n9.9.2. ODT Timing Definitions .................................................................................................. .................................. 29\n10. IDD Current Measure Method................................................................................................. ....................................32\n10.1 IDD Measurement Conditions ................................................................................................ ............................... 32\n11. 4Gb DDR3L SDRAM E-die IDD Specific ation Table ........ .............. .............. .............. .............. .............. ....................41\n12. Input/Output Capacitance ................................................................................................... ........................................42\n13. Electrical Characteristics and AC timing for DDR3- 800 to DDR3-1866........ .............. .............. ........... .......... .............43\n13.1 Clock Specification ....................................................................................................... ......................................... 43\n13.1.1. Definition for tC K(avg)................................................................................................ .................................... 43\n13.1.2. Definition for tCK(abs)... ............................................................................................. .................................... 43\n13.1.3. Definition fo r tCH(avg) and tCL(avg)................................................................................... ........................... 43\n13.1.4. Definition for note for tJIT( per), tJIT(per, Ick) ...................................................................... ........................... 43\n13.1.5. Definition for tJIT (cc), tJIT(cc, Ick) ................................................................................. ................................ 43\n13.1.6. Definition for tERR(nper). ............................................................................................. .................................. 43\n13.2 Refresh Parameters by Device Density...................................................................................... ........................... 44\n13.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corre sponding Bin ........ .............. .............. ............ .......... ....... 44\n- 4 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n13.3.1. Speed Bin Table Notes ...... ............................................................................................ ................................ 48\n14. Timing Parameters by Speed Grade ..................... ...................................................................... ...............................49\n14.1 Jitter Notes .............................................................................................................. .............................................. 53\n14.2 Timing Parameter Notes............ ........................................................................................ .................................... 54\n14.3 Address/Command Setup, Hold and Derating : ....... ......................................................................... .................... 55\n14.4 Data Setup, Hold and Slew Rate Derating : ..... ............................................................................ ......................... 64\n- 5 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n1. Ordering Information\n[ Table 1 ] Samsung 4Gb DDR3L E-die ordering information table\nNOTE  :\n 1. Speed bin is in order of CL-tRCD-tRP.\n 2. 13th digit stands for below.    "Y" : Commercial temp/Normal power    "M" : Industrial temp/Normal power 3. Backward compatible to DDR3L-1600(11-11-11), DDR3L-1333(9-9-9)\n2. Key Features\n[ Table 2 ] 4Gb DDR3 E-die Speed binsOrganization DDR3L-1600 (11-11-11) DDR3L-1866 (13-13-13)3 Package\n256Mx16 K4B4G1646E-BYK0 K4B4G1646E-BYMA 96 FBGA\n256Mx16 K4B4G1646E-BMK0 K4B4G1646E-BMMA 96 FBGA\nSpeedDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnit\n6-6-6 7-7-7 9-9-9 11-11-11 13-13-13\ntCK(min) 2.5 1.875 1.5 1.25 1.071 ns\nCAS Latency 6 7 9 11 13 nCK\ntRCD(min) 15 13.125 13.5 13.75 13.91 ns\ntRP(min) 15 13.125 13.5 13.75 13.91 ns\ntRAS(min) 37.5 37.5 36 35 34 ns\ntRC(min) 52.5 50.625 49.5 48.75 47.91 ns\n• JEDEC standard  1.35V(1.28V~1.45V) & 1.5V(1.425V~1.575V) \n•VDDQ =  1.35V(1.28V~1.45V) & 1.5V(1.425V~1.575V) \n• 400 MHz fCK for 800Mb/sec/pin, 533MHz fCK for 1066Mb/sec/pin, \n667MHz fCK for 1333Mb/sec/pin, 800MHz fCK for 1600Mb/sec/pin\n        933MHz fCK for 1866Mb/sec/pin\n• 8 Banks \n• Programmable CAS Latency(posted CAS):  5,6,7,8,9,10,11,12,13• Programmable Additive Latency: 0, CL-2 or CL-1 clock• Programmable CAS Write Latency (CWL) = 5 (DDR3-800),   6 \n(DDR3-1066), 7 (DDR3-1333), 8 (DDR3-1600) and 9(DDR3-1866)\n• 8-bit pre-fetch\n• Burst Length: 8 , 4 with tCCD = 4 which does not allow seamless read \nor write [either On the fly using A12 or MRS]\n• Bi-directional Differential Data-Strobe• Internal(self) calibration : Intern al self calibration through ZQ pin \n(RZQ : 240 ohm ± 1%)\n• On Die Termination using ODT pin• Average Refresh Period 7.8us at lower than T\nCASE 85\uf0b0C, 3.9us at \n85\uf0b0C < TCASE < 95 \uf0b0C\n• Support Industrial Temp ( -40 \uf020\uf07e\uf02095\uf0b0C )\n        - tREFI 7.8us at  -40 °C ≤ TCASE ≤ 85°C\n       - tREFI 3.9us at  85 °C < TCASE ≤ 95°C\n• Asynchronous Reset• Package :   96 balls FBGA - x16\n• All of Lead-Free products are compliant for RoHS• All of products are Halogen-freeThe 4Gb DDR3 SDRAM E-die is organi zed as a 32Mbit x 16I/Os x 8banks, \ndevice. This synchronous device ac hieves high speed double-data-rate \ntransfer rates of up to 1866Mb/sec/pin (DDR3-1866) for general applica-tions. The chip is designed to comply wi th the following key DDR3 SDRAM fea-\ntures such as posted CAS, Programmable CWL, Internal (Self) Calibration, \nOn Die Termination using OD T pin and Asynchronous Reset .\n All of the control and address inputs are synchronized with a pair of exter-\nnally supplied differential clocks. Inputs are latched at the crosspoint of dif-\nferential clocks (CK rising and CK\n falling). All I/Os are synchronized with a \npair of bidirectional strobes (DQS and DQS ) in a source synchronous fash-\nion. The address bus is used to convey row, column, and bank address \ninformation in a RAS /CAS  multiplexing style. The DDR3 device operates \nwith a single 1.35V(1.28V~1.45V) or 1.5V(1.425V~1.575V) power supply \nand 1.35V(1.28V~1.45V) or 1.5V(1.425V~1.575V) VDDQ.  \nThe 4Gb DDR3L E-die device is available in 96ball FBGAs(x16).\nNOTE  : 1. This data sheet is an abstract of full DDR3 specificati on and does not cover the common features which are described in “ DDR3 SDRAM Device Operation & Timing \nDiagram”.\n2. The functionality described and the timing specifications incl uded in this data sheet are for the DLL Enabled mode of operat ion.\n- 6 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n3. Package pinout/Mechanical Dimension & Addressing\n3.1 x16 Package Pinout (Top view) : 96ball FBGA Package\n1 2 3 45 6 7 8 9\nA VDDQ DQU5 DQU7 DQU4 VDDQ VSS A\nB VSSQ VDD VSS DQSU  DQU6 VSSQ B\nC VDDQ DQU3 DQU1 DQSU DQU2 VDDQ C\nD VSSQ VDDQ DMU DQU0 VSSQ VDD D\nE VSS VSSQ DQL0 DML VSSQ VDDQ E\nF VDDQ DQL2 DQSL DQL1 DQL3 VSSQ F\nG VSSQ DQL6 DQSL  VDD VSS VSSQ G\nH VREFDQ VDDQ DQL4 DQL7 DQL5 VDDQ H\nJ NC VSS RAS  CK VSS NC J\nK ODT VDD CAS CK VDD CKE K\nL NC CS WE A10/AP ZQ NC L\nM VSS BA0 BA2 NC VREFCA VSS M\nN VDD A3 A0 A12/BC  BA1 VDD N\nP VSS A5 A2 A1 A4 VSS P\nR VDD A7 A9 A11 A6 VDD R\nT VSS RESET  A13 A14 A8 VSS T\nPopulated ball\nBall not populatedBall Locations (x16)\nTop view  \n(See the balls through the package)1234 89 567\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nNM\nP\nR\nT\n- 7 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n3.2 FBGA Package Dimension (x16)\nA\nB\nC\nD\nE\nF\nG\nH\nM\nN\n0.80  x\uf02015 =  12.003.20 0.80\n6.00(Datum B)(Datum A)\n0.10MAX\n1.10 \uf0b1\uf0200.10#A1 1.60\n7.50 \uf0b1\uf0200.10\n13.30 \uf0b1\uf0200.10\uf020MOLDING AREA\n0.37 \uf0b1\uf0200.05#A1 INDEX MARK\nB\nBOTTOM VIEW\nTOP VIEW\n13.30 \uf0b1\uf0200.10\uf020\nJ\nK\nL\n0.80 0.40\n(96 - \uf0c60.50 \uf0b1 0.05)(0.30)\n(0.60)Units : Millimeters\n876543219x 8 =  6.40 \uf020A\n0.807.50 \uf0b1 0.10\nR\nTP\n0.2 ABM\n- 8 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n4. Input/Output Functional Description\n[ Table 3 ] Input/Output function description\nSymbol Type Function\nCK, CK InputClock:  CK and CK  are differential clock inputs. All address and c ontrol input signals are sampled on the crossing of \nthe positive edge of CK and negative edge of CK . Output (read) data is referenced to the crossings of CK and CK\nCKE InputClock Enable:  CKE HIGH activates, and CKE Low deactivates, in ternal clock signals and dev ice input buffers and \noutput drivers. Taking CKE Low provides Precharge Power- Down and Self Refresh operation (all banks idle), or \nActive Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After VREFCA  has become \nstable during the power on and initialization sequence, it mu st be maintained during all operations (including Self-\nRefresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK , ODT \nand CKE are disabled during power-down. Input buffers , excluding CKE, are disabled during Self -Refresh.\n CS InputChip Select: All commands are masked when CS  is registered HIGH. CS  provides for external Rank selection on \nsystems with multiple Ranks. CS  is considered part of the command code.\nODT InputOn Die Termination:   ODT (registered HIGH) enables termination resi stance internal to the DDR3 SDRAM.  When \nenabled, ODT is only applied to each DQ, DQS, DQS  and DM/TDQS, NU/TDQS  (When TDQS is enabled via Mode \nRegister A11=1 in MR1)  signal for x8 configurations. T he ODT pin will be ignored if the Mode Register (MR1) is pro-\ngrammed to disable ODT.\n RAS , CAS , WE Input Command Inputs:  RAS , CAS  and WE  (along with CS ) define the command being entered.\nDM\n(DMU), (DML)InputInput Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coinci-\ndent with that input data during a Write access. DM is sa mpled on both edges of DQS. For x8 device, the function of \nDM or TDQS/TDQS  is enabled by Mode Register A11 setting in MR1.\nBA0 - BA2 InputBank Address Inputs:  BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being \napplied. Bank address also determines if the mode regist er or extended mode register  is to be accessed during a \nMRS cycle.\nA0 - A14 InputAddress Inputs:  Provided the row address for Active commands and the column address for Read/Write commands \nto select one location out of the memory array in the respective bank. (A10/AP and A12/BC  have additional functions, \nsee below) The address inputs also provide th e op-code during Mode Register Set commands.\nA10 / AP InputAutoprecharge:  A10 is sampled during Read/Write commands to determine whether Autoprecharge should be per-\nformed to the accessed bank after the Read/Write operat ion. (HIGH:Autoprecharge; LOW: No Autoprecharge)\nA10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or \nall banks (A10 HIGH). if only one bank is to be pr echarged, the bank is selected by bank addresses.\nA12 / BC InputBurst Chop: A12 is sampled during Read and Write commands to det ermine if burst chop(on-the-fly) will be per-\nformed. (HIGH : no burst chop,  LOW : burst  chopped). See command truth table for details\nRESET InputActive Low Asynchronous Reset:  Reset is active when RESET  is LOW, and inactive when RESET  is HIGH. \nRESET  must be HIGH during normal operation. RESET  is a CMOS rail to rail signal with DC high and low at 80% and \n20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.\nDQ Input/Output Data Input/ Output:  Bi-directional data bus.\nDQS, (DQS ) Input/OutputData Strobe:  Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the \nx16, DQSL: corresponds to the data on DQL0-DQL7; DQSU  corresponds to the data on DQU0-DQU7. The data \nstrobe DQS, DQSL and DQSU are pa ired with differential signals DQS , DQSL  and DQSU,  respectively, to provide dif-\nferential pair signaling to the system during reads and wr ites. DDR3 SDRAM supports differential data strobe only and \ndoes not support single-ended.\nTDQS, (TDQS )O u t p u tTermination Data Strobe:  TDQS/TDQS  is applicable for X8 DRAMs only. When enabled via Mode Register A11=1 in \nMR1, DRAM will enable the same termi nation resistance function on TDQS/TDQS  that is applied to DQS/DQS . When \ndisabled via mode register A11=0 in MR1, DM/TDQ S will provide the data mask function and TDQS  is not used. x4/\nx16 DRAMs must disable the TDQS func tion via mode register A11=0 in MR1.\nNC No Connect: No internal electrical  connection is present.\nVDDQ Supply DQ Power Supply:   1.35V(1.28V~1.45V)  & 1.5V(1.425V~1.575V)\nVSSQ Supply DQ Ground\nVDD Supply Power Supply:  1.35V(1.28V~1.45V)  & 1.5V(1.425V~1.575V)\n VSS Supply Ground\nVREFDQ Supply Reference voltage for DQ\nVREFCA Supply Reference voltage for CA\nZQ Supply Reference Pin for ZQ calibration\nNOTE  : Input only pins (BA0-BA2, A0-A14, RAS , CAS , WE , CS, CKE, ODT and RESET ) do not supply termination.\n- 9 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n5. DDR3 SDRAM Addressing\n1Gb\n2Gb\n4Gb\n8Gb\nNOTE  1 : Page size is the number of bytes of data deliv ered from the array to the internal sense amplifiers  when an ACTIVE command is registered.    \n               Page size is per bank, calculated as follows:                 page size = 2 COLBITS * ORG\uf0b88\n               where,  COLBITS = the number of column address bits,     ORG = the number of I/O (DQ) bitsConfiguration 256Mb x 4 128Mb x 8 64Mb x 16\n# of Bank 8 8 8\nBank Address BA0 - BA2 BA0 - BA2 BA0 - BA2\nAuto precharge A 10/AP A 10/AP A 10/AP\nRow Address A 0 - A13 A0 - A13 A0 - A12\nColumn Address A 0 - A9,A11 A0 - A9 A 0 - A9 \nBC switch on the fly A 12/BC A12/BC A12/BC\nPage size *1 1 KB 1 KB 2 KB\nConfiguration 512Mb x 4 256Mb x 8 128Mb x 16\n# of Bank 8 8 8\nBank Address BA0 - BA2 BA0 - BA2 BA0 - BA2\nAuto precharge A 10/AP A 10/AP A 10/AP\nRow Address A 0 - A14 A0 - A14 A0 - A13\nColumn Address A 0 - A9,A11 A0 - A9 A 0 - A9 \nBC switch on the fly A 12/BC A12/BC A12/BC\nPage size *1 1 KB 1 KB 2 KB\nConfiguration 1Gb x 4 512Mb x 8 256Mb x 16\n# of Bank 8 8 8\nBank Address BA0 - BA2 BA0 - BA2 BA0 - BA2\nAuto precharge A 10/AP A 10/AP A 10/AP\nRow Address A 0 - A15 A0 - A15 A0 - A14\nColumn Address A 0 - A9,A11 A0 - A9 A 0 - A9 \nBC switch on the fly A 12/BC A12/BC A12/BC\nPage size *1 1 KB 1 KB 2 KB\nConfiguration 2Gb x 4 1Gb x 8 512Mb x 16\n# of Bank 8 8 8\nBank Address BA0 - BA2 BA0 - BA2 BA0 - BA2\nAuto precharge A 10/AP A 10/AP A 10/AP\nRow Address A 0 - A15 A0 - A15 A0 - A15\nColumn Address A 0 - A9,A11,A13 A0 - A9,A11 A0 - A9 \nBC switch on the fly A 12/BC A12/BC A12/BC\nPage size *1 2 KB 2 KB 2 KB\n- 10 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n6. Absolute Maximum Ratings\n6.1 Absolute Maximum DC Ratings\n[ Table 4 ] Absolute Maximum DC Ratings\nNOTE  :\n1. Stresses greater than those listed under “Absolute Maximum Rating s” may cause permanent damage to the device. This is a stre ss rating only and functional operation of the \ndevice at these or any other conditions above those indicated in the operational sections of this  specification is not implied.  Exposure to absolute maximum rating conditions \nfor extended periods may affect reliability.\n2. Storage Temperature is the case surface temperature on the ce nter/top side of the DRAM. For the measurement conditions, plea se refer to JESD51-2 standard.\n3. VDD and VDDQ must be within 300mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500mV; VREF may be \nequal to or less than 300mV.\n6.2 DRAM Component Operating Temperature Range\n[ Table 5 ] Temperature Range\nNOTE  :\n1. Operating Temperature TOPER  is the case surface temperature on the center/top side of the DRAM. For measurement conditions, please refer to the JEDEC docu ment \nJESD51-2.\n2. The Normal Temperature Range specifies the temperatures wher e all DRAM specifications will be supported. During operation, t he DRAM case temperature must be main -\ntained between 0-85 \uf0b0C under all operating conditions\n3. The Industrial Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operatio n, the DRAM case temperature must be main -\ntained between -40-85 \uf0b0C under all operating conditions\n4. Some applications require operation of the Extended Temperature Range between 85 \uf0b0C and 95 \uf0b0C case temperature. Full specifications are guaranteed in this range, but the \nfollowing additional conditions apply:\na) Refresh commands must be doubled in frequency, ther efore reducing the refresh interval tREFI to 3.9us.\n  b) If Self-Refresh operation is required in the Extended Tem perature Range, then it is mandatory to use the Manual Self-Refre sh mode with  Extended Temperature Range \ncapability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.\n7. AC & DC Operating Conditions\n7.1 Recommended DC operating Conditions \n[ Table 6 ] Recommended DC Operating Conditions\nNOTE  :\n1. Under all conditions VDDQ must be less than or equal to VDD.\n2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.\n3. VDD & VDDQ rating are determined by operation voltage.Symbol Parameter Rating Units NOTE\n VDD Voltage on VDD pin relative to Vss -0.4 V ~ 1.80 V V 1,3\nVDDQ Voltage on VDDQ pin relative to Vss -0.4 V ~ 1.80 V V 1,3\nVIN, VOUT Voltage on any pin relative to Vss -0.4 V ~ 1.80 V V 1\nTSTG Storage Temperature -55 to +100 \uf0b0C 1, 2\nSymbol Parameter rating Unit NOTE\nTOPER Operating Temperature Range Normal 0 to 95 \uf0b0C 1, 2, 4\nIndustrial -40 to 95 \uf0b0C 1, 3, 4\nSymbol Parameter Operation VoltageRating\nUnits NOTE\nMin. Typ. Max.\nVDD Supply Voltage1.35V 1.283 1.35 1.45 V 1, 2, 3\n1.5V 1.425 1.5 1.575 V 1, 2, 3\nVDDQ Supply Voltage for Output1.35V 1.283 1.35 1.45 V 1, 2, 3\n1.5V 1.425 1.5 1.575 V 1, 2, 3\n- 11 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n8. AC & DC Input Measurement Levels\n8.1 AC & DC Logic input leve ls for single-ended signals\n[ Table 7 ] Single-ended AC & DC input levels for Command and Address  (1.35V)\nNOTE  : 1. For input only pins except RESET , VREF = VREFCA (DC)\n2. See "Overshoot and Undershoot specifications" section.\n3. The ac peak noise on VRef may not allow VRef to deviate from  VRefDQ(DC) by more than +/-1% VDD (for reference: approx. +/- 1 3.5 mV).\n4. For reference: approx. VDD/2 +/- 13.5 mV\n5. These levels apply for 1.35 Volt operatio n only. If the device is operated at 1.5 V , the respective levels in JESD79-3 (VIH /L.CA(DC100), VIH/L.CA(AC175), VIHL.CA(AC150), \nVIH/L.CA(AC135), VIH/L.CA(AC125)etc.) apply. The 1.5 V levels (VIH/L.CA(DC100), VIH/L.CA(AC175), VIH/L.CA(AC150), VIH/L.CA(AC13 5), VIHL.CA(AC125)etc.) do not \napply when the device is operated in the 1.35 voltage range.\n[ Table 8 ] Single-ended AC & DC input levels for Command and Address(1.5V)\nNOTE  : 1. For input only pins except RESET , VREF = VREFCA (DC)\n2. See "Overshoot and Undershoot specifications" section.\n3. The ac peak noise on VRef may not allow VRef to deviate from  VRefCA(DC) by more than +/-1% VDD (for reference: approx. +/- 1 5 mV).\n4. For reference: approx. VDD/2 +/- 15 mV.5. VIH(dc) is used as a simplified symbol for VIH.CA(DC100)6. VIL(dc) is used as a simplified symbol for VIL.CA(DC100)7. VIH(ac) is used as a simplified symbol for VIH.CA(AC175), VIH.CA(AC150), VIH.CA(AC135), and VIH.CA(AC125); VIH.CA(AC175) val ue is used when Vref + 0.175V is \nreferenced, VIH.CA(AC150) value is used when Vref + 0.150V is re ferenced, VIH.CA(AC135) value is used when Vref + 0.135V is ref erenced, and VIH.CA(AC125) value is \nused when Vref + 0.125V is referenced.\n8. VIL(ac) is used as a simplified symbol for VIL.CA(AC175), VIL.CA(AC150), VIL.CA(AC135) and VIL.CA(AC125); VIL.CA(AC175) valu e is used when Vref - 0.175V is \nreferenced, VIL.CA(AC150) value is used when Vref - 0.150V is refe renced, VIL.CA(AC135) value is used when Vref - 0.135V is ref erenced, and VIL.CA(AC125) value is \nused when Vref - 0.125V is referenced.\n9. V\nREFCA (DC) is measured relative to VDD at the same point in time on the same deviceSymbol ParameterDDR3L-800/1066/1333/1600 DDR3L-1866\nUnit NOTE\nMin. Max. Min. Max.\n1.35V\nVIH.CA (DC90) DC input logic high VREF + 90 VDD VREF + 90 VDD mV 1\nVIL.CA(DC90) DC input logic low VSS VREF - 90 VSS VREF - 90 mV 1\nVIH.CA (AC160) AC input logic high VREF + 160 Note 2 - - mV 1,2,5\nVIL.CA(AC160) AC input logic low Note 2 VREF - 160 -- m V 1 , 2 , 5\nVIH.CA (AC135) AC input logic high VREF+135 Note 2 VREF+135 Note 2 mV 1,2,5\nVIL.CA(AC135) AC input logic lowM Note 2 VREF-135 Note 2 VREF-135 mV 1,2,5\nVIH.CA (AC125) AC input logic high - - VREF + 125 Note 2 mV 1,2,5\nVIL.CA(AC125) AC input logic low - - Note 2 VREF + 125 mV 1,2,5\nVREFCA (DC)Reference Voltage for ADD, \nCMD inputs0.49*VDD 0.51*VDD 0.49*VDD 0.51*VDD V3 , 4\nSymbol ParameterDDR3-800/1066/1333/1600 DDR3-1866\nUnit NOTE\nMin. Max. Min. Max.\n1.5V\nVIH.CA (DC100) DC input logic high VREF + 100 VDD VREF + 100 VDD mV 1,5\nVIL.CA(DC100) DC input logic low VSS VREF - 100 VSS VREF - 100 mV 1,6\nVIH.CA (AC175) AC input logic high VREF + 175 Note 2 - - mV 1,2,7\nVIL.CA(AC175) AC input logic low Note 2 VREF - 175 -- m V 1 , 2 , 8\nVIH.CA (AC150) AC input logic high VREF+150 Note 2 - - mV 1,2,7\nVIL.CA(AC150) AC input logic low Note 2 VREF-150 -- m V 1 , 2 , 8\nVIH.CA (AC135) AC input logic high - - VREF + 135 Note 2 mV 1,2,7\nVIL.CA(AC135) AC input logic low - - Note 2 VREF - 135 mV 1,2,8\nVIH.CA (AC125) AC input logic high - - VREF+125 Note 2 mV 1,2,7\nVIL.CA(AC125) AC input logic low - - Note 2 VREF-125 mV 1,2,8\nVREFCA (DC)Reference Voltage for ADD, \nCMD inputs0.49*VDD 0.51*VDD 0.49*VDD 0.51*VDD V 3,4,9\n- 12 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 9 ] Single-ended AC & DC input levels for DQ and DM  (1.35V)\nNOTE  : \n1. For input only pins except RESET , VREF = VREFDQ (DC)\n2.See "Overshoot and Undershoot specifications" section.\n3. The ac peak noise on VRef may not allow VRef to deviate from  VRefDQ(DC) by more than +/-1% VDD (for reference: approx. +/- 1 3.5 mV).\n4. For reference: approx. VDD/2 +/- 13.5 mV.\n5. These levels apply for 1.35 Volt operation only. If the device  is operated at 1.5 V, the respective levels in JESD79-3 ( VIH /L.DQ(DC100), VIH/L.DQ(AC175), VIH/\nL.DQ(AC150), VIH/L.DQ(AC135), etc. ) apply. The 1.5 V levels (V IH/L.DQ(DC100), VIH/L.DQ(AC175), VIH/L.DQ(AC150), VIH/L.DQ(AC135 ), etc. ) do not apply when the \ndevice is operated in the 1.35 voltage range.\n[ Table 10 ] Single-ended AC & DC input levels for DQ and DM (1.5V)\nNOTE  : \n1. For input only pins except RESET , VREF = VREFDQ (DC)\n2.See "Overshoot and Undershoot specifications" section.\n3. The ac peak noise on VRef may not allow VRef to deviate from  VRefDQ(DC) by more than +/-1% VDD (for reference: approx. +/- 1 5 mV).\n4. For reference: approx. VDD/2 +/- 15 mV.5. VIH(dc) is used as a simplified symbol for VIH.DQ(DC100)\n6. VIL(dc) is used as a simplified symbol for VIL.DQ(DC100)\n7. VIH(ac) is used as a simplified symbol for VIH.DQ(AC175), VI H.DQ(AC150), and VIH.DQ(AC135); VIH.DQ(AC175) value is used when  Vref + 0.175V is referenced, \nVIH.DQ(AC150) value is used when Vref + 0.150V is referenced, and VI H.DQ(AC135) value is used when Vref + 0.135V is referenced.\n8. VIL(ac) is used as a simplified symbol for VIL.DQ(AC175), VIL.DQ(AC150), and VIL.DQ(AC135); VIL.DQ(AC175) value is used when  Vref - 0.175V is referenced, \nVIL.DQ(AC150) value is used when Vref - 0.150V is referenced, and VIL.DQ(AC135) value is used when Vref - 0.135V is referenced.\n9. V\nREFDQ(DC) is measured relative to VDD at the same point in time on the same device\n10. Optional in DDR3 SDRAM for DDR3-800/1066/1333/1600: Users should refer to the DRAM supplier data sheetand/or the DIMM SPD t o determine if DDR3 SDRAM devices \nsupport this option.Symbol ParameterDDR3L-800/1066 DDR3L-1333/1600 DDR3L-1866\nUnit NOTE\nMin. Max. Min. Max. Min. Max.\n1.35V\nVIH.DQ (DC90) DC input logic high VREF + 90 VDD VREF + 90 VDD VREF + 90 VDD mV 1\nVIL.DQ (DC90) DC input logic low VSS VREF - 90 VSS VREF - 90 VSS VREF - 90 mV 1\nVIH.DQ (AC160) AC input logic high VREF + 160 N o t e  2 ---- m V 1 , 2 , 5\nVIL.DQ (AC160) AC input logic low Note 2 VREF - 160 ---- m V 1 , 2 , 5\nVIH.DQ (AC135) AC input logic high VREF + 135 Note 2 VREF + 135 Note 2 - - mV 1,2,5\nVIL.DQ (AC135) AC input logic low Note 2 VREF - 135 Note 2 VREF - 135 - - mV 1,2,5\nVIH.DQ (AC130) AC input logic high ---- VREF + 130 Note 2 mV 1,2,5\nVIL.DQ (AC130) AC input logic low ---- N o t e  2 VREF - 130 mV 1,2,5\nVREFDQ(DC)Reference Voltage for DQ, \nDM inputs0.49*VDD 0.51*VDD 0.49*VDD 0.51*VDD 0.49*VDD 0.51*VDD V3 , 4\nSymbol ParameterDDR3-800/1066 DDR3-1333/1600 DDR3-1866\nUnit NOTE\nMin. Max. Min. Max. Min. Max.\n1.5V\nVIH.DQ (DC100) DC input logic high VREF + 100 VDD VREF + 100 VDD VREF + 100 VDD mV 1,5\nVIL.DQ (DC100) DC input logic low VSS VREF - 100 VSS VREF - 100 VSS VREF - 100 mV 1,6\nVIH.DQ (AC175) AC input logic high VREF + 175 NOTE 2 - - - - mV 1,2,7\nVIL.DQ (AC175) AC input logic low NOTE 2 VREF - 175 ---- m V 1 , 2 , 8\nVIH.DQ (AC150) AC input logic high VREF + 150 NOTE 2 VREF + 150 NOTE 2 - - mV 1,2,7\nVIL.DQ (AC150) AC input logic low NOTE 2 VREF - 150 NOTE 2 VREF - 150 - - mV 1,2,8\nVIH.DQ (AC135) AC input logic high VREF + 135 NOTE 2 VREF + 135 NOTE 2 VREF + 135 NOTE 2 mV 1,2,7,10\nVIL.DQ (AC135) AC input logic low NOTE 2 VREF - 135 NOTE 2 VREF - 135 NOTE 2 VREF - 135 mV 1,2,8,10\nVREFDQ(DC)Reference Voltage for DQ, \nDM inputs0.49*VDD 0.51*VDD 0.49*VDD 0.51*VDD 0.49*VDD 0.51*VDD V3 , 4 , 9\n- 13 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n8.2 VREF Tolerances\nThe dc-tolerance limits and ac-noise limits for the reference voltages VREFCA  and VREFDQ  are illustrate in Figure 1. It shows a valid reference voltage \nVREF(t) as a function of time. (VREF stands for VREFCA  and VREFDQ  likewise).\nVREF(DC) is the linear average of VREF(t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table 7 on \npage 11. Furthermore VREF(t) may temporarily deviate from VREF(DC) by no more than ± 1% VDD.\nFigure 1. Illustration of VREF(DC) tolerance and VREF ac-noise limits\n The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VREF.\n "VREF" shall be understood as VREF(DC), as defined in Figure 1 .\n This clarifies, that  dc-variations of VREF affect the absolute voltage a signal has to reach to achi eve a valid high or low level and therefore the time to \nwhich setup and hold is measured. System ti ming and voltage budgets need to account for VREF(DC) deviations from the optimum position within the \ndata-eye of the input signals.\n This also clarifies that the DRAM setup/hold specificatio n and derating values need to include time and voltage associated wit h VREF ac-noise. Timing \nand voltage effects due to ac-noise on VREF up to the specified limit (+/-1% of VDD) are included in DRAM timings and  their associated deratings.voltage\nVDD\nVSS\ntime\n\n- 14 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n8.3 AC & DC Logic Input Leve ls for Differential Signals\n8.3.1 Differential signals definition\nFigure 2. Definition of differential ac-swing and "time above ac level" tDVAC\n8.3.2 Differential swing re quirement for clock (CK - CK) and strobe (DQS - DQS )\n[ Table 11 ] Differential AC & DC Input Levels\nNOTE :\n1. Used to define a differential signal slew-rate.\n2. for CK - CK  use VIH/VIL(AC) of ADD/CMD and VREFCA ; for DQS - DQS  use VIH/VIL(AC) of DQs and VREFDQ ; if a reduced ac-high or ac-low le vel is used for a signal group, \nthen the reduced level applies also here.\n3. These values are not defined, how ever they single-ended signals CK, CK , DQS, DQS  need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended sig-\nnals as well as the limitations for overshoot and undersh oot. Refer to "overshoot and Undersheet Specification" Symbol ParameterDDR3-800/1066/1333/1600/1866\nunit NOTE 1.35V 1.5V\nmin max min max\nVIHdiff differential input high +0.18 NOTE 3 +0.20 NOTE 3 V 1\nVILdiff differential input low NOTE 3 -0.18 NOTE 3 -0.20 V 1\nVIHdiff(AC) differential input high ac  2 x (VIH(AC) - VREF) NOTE 3  2 x (VIH(AC) - VREF) NOTE 3 V 2\nVILdiff(AC) differential input low ac NOTE 3  2 x (VIL(AC) - VREF) NOTE 3  2 x (VIL(AC) - VREF) V20.0tDVAC\nVIH.DIFF.MIN\nhalf cycleDifferential Input Voltage (i.e. DQS-DQS , CK-CK )\ntimetDVACVIH.DIFF.AC.MIN\nVIL.DIFF.MAX\nVIL.DIFF.AC.MAX\n- 15 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 12 ] Allowed time before ringback (tDVAC) for CK - CK  and DQS - DQS  (1.35V)\nNOTE: Rising input signal shall become equal to or greater than VIH(ac ) level and Falling input signal shall become equal to or less than VIL(ac) level. \n[ Table 13 ] Allowed time before ringback (tDVAC) for CK - CK  and DQS - DQS  (1.5V)\nNOTE : Rising input differential signal shall bec ome equal to or greater than VIHdiff(ac) level and Falling input differential signal shall become equal to or less than VILdiff(ac) \nlevel.\n8.3.3 Single-ended requiremen ts for differential signals\nEach individual component of a different ial signal (CK, DQS, DQSL, DQSU, CK , DQS ,  DQSL , or DQSU ) has also to comply with certain requirements for \nsingle-ended signals.\nCK and CK  have to approximately reach VSEHmin / VSELmax [approximately equal to the ac-levels { VIH(AC) / VIL(AC)} for ADD/CMD signals] in every \nhalf-cycle. \nDQS, DQSL, DQSU, DQS , DQSL  have to reach VSEHmin / VSELmax [approximately the ac-levels { VIH(AC) / VIL(AC)} for DQ signals] in every half-cycle \nproceeding and following a valid transition. \nNote that the applicable ac-levels for ADD/CMD and DQ’s  might be different per speed-bin etc. E.g. if VIH150(AC)/VIL150(AC) is used for ADD/CMD sig-\nnals, then these ac-levels apply also  for the single-ended signals CK and CK  .Slew Rate [V/ns]DDR3L-800/1066/1333/1600 DDR3L-1866\ntDVAC [ps] @ |VIH/\nLdiff(AC)| = 320mVtDVAC [ps] @ |VIH/\nLdiff(AC)| = 270mVtDVAC [ps]\n@ |VIH/Ldiff(ac)| \n=270mVtDVAC [ps]\n@ |VIH/Ldiff(ac)| \n=250mVtDVAC [ps]\n@ |VIH/Ldiff(ac)| \n=260mV\nmin max min max min max min max min max\n> 4.0 189 - 201 - 163 - 168 - 176 -\n4.0 189 - 201 - 163 - 168 - 176 -3.0 162 - 179 - 140 - 147 - 154 -\n2.0 109 - 134 - 95 - 105 - 111 -\n1.8 91 - 119 - 80 - 91 - 97 -1.6 69 - 100 - 62 - 74 - 78 -\n1.4 40 - 76 - 37 - 52 - 56 -\n1.2 note - 44 - 5 - 22 - 24 -1.0 note - note - note - note - note -\n< 1.0 note - note - note - note - note -\nSlew Rate [V/ns]DDR3-800/1066/1333/1600 DDR3-1866\ntDVAC [ps] \n@ VIH/Ldiff (AC)= 350mVtDVAC [ps] \n@ VIH/Ldiff (AC)= 300mVtDVAC [ ps ]\n@ VIH/L diff(ac) \n=270mv\n(DQS - DQS#) only\n(Optional)tDVAC [ps] \n@ VIH/Ldiff (AC)\n= 270mVtDVAC [ps]\n@ VIH/Ldiff (AC)\n=250mV(CK - CK#) only\nmin max min max min max min max min max\n> 4.0 75 - 175 - 214 - 134 - 139 -\n4.0 57 - 170 - 214 - 134 - 139 -\n3.0 50 - 167 - 191 - 112 - 118 -2.0 38 - 119 - 146 - 67 - 77 -\n1.8 34 - 102 - 131 - 52 - 63 -\n1.6 29 - 81 - 113 - 33 - 45 -1 . 4 2 2-5 4-8 8- 9 -2 3-\n1.2 note - 19 - 56 - note - note -\n1.0 note - note - 11 - note - note -\n< 1.0 note - note - note - note - note -\n- 16 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 3. Single-ended requirement for differential signals\nNote that while ADD/CMD and DQ signal  requirements are with respect to VREF, the single-ended components of differential signals have a requirement \nwith respect to VDD/2; this is nominally the same. The trans ition of single-ended signals through the ac-lev els is used to measure setup time. For  single-\nended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common \nmode characteristics of these signals.\n[ Table 14 ] Single-ended levels for CK, DQS, DQSL, DQSU, CK , DQS , DQSL , or DQSU\nNOTE  :\n1. For CK, CK  use VIH/VIL(AC) of ADD/CMD; for strobes (DQS, DQS , DQSL, DQSL , DQSU, DQSU ) use VIH/VIL(AC) of DQs.\n2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ ; VIH(AC)/VIL(AC) for ADD/CMD is based on VREFCA ;  if a reduced ac-high or ac-low level is used for a signal group, then the \nreduced level applies also here\n3. These values are not defined, however the single-ended signals CK, CK , DQS, DQS , DQSL, DQSL , DQSU, DQSU  need to be within the respective limits (VIH(DC) max, \nVIL(DC)min) for single-ended signals as well as the limitations fo r overshoot and undershoot. Refer to "Overshoot and Undershoot  Specification"Symbol ParameterDDR3-800/1066/1333/1600/1866Unit NOTEMin Max\nVSEHSingle-ended high-level for strobes (VDD/2)+0.175 NOTE3 V 1, 2\nSingle-ended high-level for CK, CK (VDD/2)+0.175 NOTE3 V 1, 2\nVSELSingle-ended low-level for strobes NOTE3 (VDD/2)-0.175 V1 ,  2\nSingle-ended low-level for CK, CK NOTE3 (VDD/2)-0.175 V1 ,  2VDD or VDDQ\nVSEH min\nVDD/2 or VDDQ/2\nVSEL maxVSEH\nVSS or VSSQVSEL     CK or DQS\ntime\n- 17 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n8.4 Differential Input Cross Point Voltage\nTo guarantee tight setup and hold times as well as output skew para meters with respect to clock and strobe, each cross point vo ltage of differential input \nsignals (CK, CK  and DQS, DQS ) must meet the requirements in below table. The differential input cross point voltage VIX is measured from the actual \ncross point of true and complement signal to the mid level between of VDD and VSS.\nFigure 4. VIX Definition\n[ Table 15 ] Cross point voltage for differential input signals (CK, DQS) : 1.35V\nNOTE  : \n1. The relationbetween Vix Min/Max and VSEL/VSEH should satisfy following.\n(VDD/2) + Vix(Min) - VSEL \uf0b3\uf02025mV\nVSEH - ((VDD/2) + Vix(Max)) \uf0b3\uf02025mV\n[ Table 16 ] Cross point voltage for differential input signals (CK, DQS) : 1.5V\nNOTE  : \n1. Extended range for VIX is only allowed for clock and if single-ended clock input signals CK and CK  are monotonic, have a single-ended swing VSEL / VSEH of at least VDD/2 \n±250 mV, and the differential slew rate of CK-CK  is larger than 3 V/ ns. \n8.5 Slew rate definition fo r Differential Input Signals\nSee  14.3 “Address/Command Setup, Hold and Derating :” on page 50 for single-ended slew rate definitions for address and comman d signals.\nSee  14.4 “Data Setup, Hold and Slew Rate Derating :” on page 56 for single-ended slew rate definitions for data signals.Symbol ParameterDDR3L-800/1066/1333/1600/1866Unit NOTEMin Max\nVIX Differential Input Cross Point Voltage relative to VDD/2 for CK,CK -150 150 mV 1\nVIX Differential Input Cross Point Voltage relative to VDD/2 for DQS,DQS -150 150 mV\nSymbol ParameterDDR3-800/1066/1333/1600/1866Unit NOTEMin Max\nVIX Differential Input Cross Point Voltage relative to VDD/2 for CK,CK-150 150 mV\n-175 175 mV 1\nVIX Differential Input Cross Point Voltage relative to VDD/2 for DQS,DQS -150 150 mVVDD\nCK, DQS\nVDD/2\nCK, DQS\nVSSVIXVIX\nVIX\n- 18 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n8.6 Slew rate definitions fo r Differential Input Signals\nInput slew rate for differential signals (CK, CK  and DQS, DQS ) are defined and measured as shown in Table 17 and Figure 5.\n[ Table 17 ] Differential input slew rate definition\nNOTE  : \nThe differential signal (i.e. CK - CK  and DQS - DQS ) must be linear between these thresholds.\nFigure 5. Differential Input Slew Rate definition for DQS, DQS , and CK, CK\n9. AC & DC Output Measurement Levels\n9.1 Single-ended AC & DC Output Levels\n[ Table 18 ] Single-ended AC & DC output levels\nNOTE  : 1. The swing of +/-0.1 x VDDQ is based on approximately 50% of the static single end ed output high or low swing with a driver impedance of 40 \uf057  and an effective test \nload of 25 \uf057 to VTT=VDDQ/2.\n9.2 Differential AC & DC Output Levels\n[ Table 19 ] Differential AC & DC output levels\nNOTE  : 1. The swing of +/-0.2xVDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 \uf057 and an effective test \nload of 25 \uf057 to VTT=VDDQ/2 at each of the differential outputs.DescriptionMeasuredDefined byFrom To\nDifferential input slew rate for rising edge (CK-CK  and DQS-DQS ) VILdiffmax VIHdiffmin [VIHdiffmin  - VILdiffmax] / Delta TRdiff\nDifferential input slew rate for falling edge (CK-CK  and DQS-DQS ) VIHdiffmin VILdiffmax [VIHdiffmin  - VILdiffmax] /  Delta TFdiff\nSymbol Parameter DDR3-800/1066/1333/1600/1866 Units NOTE\nVOH(DC) DC output high measurement level (for IV curve linearity) 0.8 x VDDQ V\nVOM(DC) DC output mid measurement level (for IV curve linearity) 0.5 x VDDQ V\nVOL(DC) DC output low measurement level (for IV curve linearity) 0.2 x VDDQ V\nVOH(AC) AC output high measurement level (for output SR) VTT + 0.1 x VDDQ V1\nVOL(AC) AC output low measurement level (for output SR) VTT - 0.1 x VDDQ V1\nSymbol Parameter DDR3-800/1066/1333/1600/1866 Units NOTE\nVOHdiff (AC) AC differential output high measurement level (for output SR) +0.2 x VDDQ V1\nVOLdiff (AC) AC differential output low measurement level (for output SR) -0.2 x VDDQ V1VIHdiffmin\n0\nVILdiffmax\ndelta TRdiff delta TFdiff\n- 19 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.3 Single-ended Output Slew Rate\nWith the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) \nfor single ended signals as shown in Table 20 and Figure 6.\n[ Table 20 ] Single-ended output slew rate definition\nNOTE  : Output slew rate is verified by design and charac terization, and may not be s ubject to production test.\n[ Table 21 ] Single-ended output slew rate\nDescription : SR : Slew Rate\nQ : Query Output (like in DQ, which stands for Data-in, Query-Output)se : Single-ended Signals\nFor Ron = RZQ/7 setting\nNOTE :  1) In two cased, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane. \n - Case_1 is defined for a single DQ signal within a byte lane wh ich is switching into a certain direction (either from high to  low of low to high) while all remaining DQ signals in \nthe same byte lane are static (i.e they stay at either high or low).\n- Case_2  is defined for a single DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining \nDQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.\nFigure 6. Single-ended Output Slew Rate DefinitionDescriptionMeasured\nDefined by\nFrom To\nSingle ended output slew rate for rising edge VOL(AC) VOH(AC) [VOH(AC)-VOL(AC)] / Delta TRse\nSingle ended output slew rate for falling edge VOH(AC) VOL(AC) [VOH(AC)-VOL(AC)] / Delta TFse\nParameter SymbolOperation\nVoltageDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits\nMin Max Min Max Min Max Min Max Min Max\nSingle ended output slew rate SRQse1.35V 1.75 51) 1.75 51) 1.75 51) 1.75 51) 1.75 51) V/ns\n1 . 5 V 2 . 552 . 552 . 552 . 552 . 55 V / n s\nVOH(AC)  \nVOL(AC)  \ndelta TRse delta TFseVTT \n- 20 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.4 Differential Output Slew Rate\nWith the reference load for timing measurements, output sl ew rate for falling and rising edges is defined and measured between VOLdiff (AC) and \nVOHdiff (AC) for differential signals as shown in Table 22 and Figure 7.\n[ Table 22 ] Differential output slew rate definition\nNOTE  : Output slew rate is verified by design and charac terization, and may not be s ubject to production test.\n[ Table 23 ] Differential output slew rate\nDescription : SR : Slew Rate\nQ : Query Output (like in DQ, which stands for Data-in, Query-Output)\ndiff : Differential Signals\nFor Ron = RZQ/7 setting\nFigure 7. Differential Output Slew Rate Definition\n9.5 Reference Load for AC Timing and Output Slew Rate\nFigure 8 represents the effective reference load of 25 ohms used in defining the relevant AC ti ming parameters of the device as  well as output slew rate \nmeasurements.\nIt is not intended as a precise representati on of any particular system environment or  a depiction of the actual load presented  by a production tester. Sys-\ntem designers should use IBIS or other simu lation tools to correlate the timing refe rence load to a system environment. Manufac turers correlate to their \nproduction test conditions, generally one or more coaxial tr ansmission lines terminated at the tester electronics.\nFigure 8. Reference Load for AC Timing and Output Slew RateDescriptionMeasured\nDefined by\nFrom To\nDifferential output slew rate for rising edge VOLdiff (AC) VOHdiff (AC) [VOHdiff (AC)-VOLdiff (AC)] /  Delta TRdiff\nDifferential output slew rate for falling edge VOHdiff (AC) VOLdiff (AC) [VOHdiff (AC)-VOLdiff (AC)] /  Delta TFdiff\nParameter SymbolOperation\nVoltageDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits\nMin Max Min Max Min Max Min Max Min Max\nDifferential output slew rate SRQdiff1.35V 3.5 12 3.5 12 3.5 12 3.5 12 3.5 12 V/ns\n1 . 5 V 51 051 051 051 051 2 V / n s\nVOHdiff (AC) \nVOLdiff (AC) \ndelta TRdiff delta TFdiffVTT \nVDDQ\nDUTDQ\nDQS\nDQSVTT = VDDQ/2\n25\uf057CK/CK\nReference\n    Point\n- 21 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.6 Overshoot/Undershoot Specification\n9.6.1 Address and Control Overshoo t and Undershoot specifications\n[ Table 24 ] AC overshoot/undershoot specification for Address and Control pins (A0-A12, BA0-BA2. CS . RAS . CAS . WE . CKE, ODT)\nFigure 9. Address and Control Overshoot and Undershoot DefinitionParameterSpecification\nUnit\nDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\n1.35V\nMaximum peak amplitude allowed for overshoot area (See Figure 9) 0.4 0.4 0.4 0.4 0.4 V\nMaximum peak amplitude allowed for undershoot area (See Figure 9) 0.4 0.4 0.4 0.4 0.4 VMaximum overshoot area above V\nDD (See Figure 9) 0.67 0.5 0.4 0.33 0.28 V-ns\nMaximum undershoot area below VSS (See Figure 9) 0.67 0.5 0.4 0.33 0.28 V-ns\n1.5V\nMaximum peak amplitude allowed for overshoot area (See Figure 9) 0.4 0.4 0.4 0.4 0.4 V\nMaximum peak amplitude allowed for undershoot area (See Figure 9) 0.4 0.4 0.4 0.4 0.4 V\nMaximum overshoot area above VDD (See Figure 9) 0.67 0.5 0.4 0.33 0.28 V-ns\nMaximum undershoot area below VSS (See Figure 9) 0.67 0.5 0.4 0.33 0.28 V-ns\n(A0-A15, BA0-BA3, CS#, RAS#, CAS#, WE#, CKE, ODT)\nNOTE:\n1. The sum of the applied voltage (VDD) and peak amplitude over shoot voltage is not to exceed absolute maximum DC ratings\n2. The sum of applied voltage (VDD) and the peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings\nOvershoot AreaMaximum Amplitude\nVDD\nUndershoot Area\nMaximum AmplitudeVSSVolts\n(V)\nTime (ns)\n- 22 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.6.2 Clock, Data, Strobe and Mask Ov ershoot and Undershoot Specifications\n[ Table 25 ] AC overshoot/undershoot specification for Clock, Data, Strobe and Mask (DQ, DQS, DQS , DM, CK, CK )\nFigure 10. Clock, Data, Strobe and Mask Overshoot and Undershoot DefinitionParameterSpecification\nUnit\nDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\n1.35V\nMaximum peak amplitude allowed for overshoot area (See Figure 10) 0.4 0.4 0.4 0.4 0.4 V\nMaximum peak amplitude allowed for undershoot area (See Figure 10) 0.4 0.4 0.4 0.4 0.4 V\nMaximum overshoot area above VDDQ (See Figure 10) 0.25 0.19 0.15 0.13 0.10 V-ns\nMaximum undershoot area below VSSQ (See Figure 10) 0.25 0.19 0.15 0.13 0.10 V-ns\n1.5V\nMaximum peak amplitude allowed for overshoot area (See Figure 10) 0.4 0.4 0.4 0.4 0.4 VMaximum peak amplitude allowed for undershoot area (See Figure 10) 0.4 0.4 0.4 0.4 0.4 V\nMaximum overshoot area above V\nDDQ (See Figure 10) 0.25 0.19 0.15 0.13 0.10 V-ns\nMaximum undershoot area below VSSQ (See Figure 10) 0.25 0.19 0.15 0.13 0.10 V-ns\n(CK, CK#, DQ, DQS, DQS#, DM)\nNOTE:\n1. The sum of the applied voltage (VDD) and peak amplitude oversh oot voltage is not to exceed absolute maximum DC ratings\n2. The sum of applied voltage (VDD) and the peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings\nOvershoot AreaMaximum Amplitude\nVDDQ\nUndershoot Area\nMaximum AmplitudeVSSQVolts\n(V)\nTime (ns)\n- 23 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.7 34ohm Output Driver DC Electrical Characteristics\nA functional representation of the output buffer is shown below. Output driver impedanc e RON is defined by the value of externa l reference resistor RZQ \nas follows:RON\n34 = RZQ/7 (Nominal 34.3ohms +/- 10% with nominal RZQ=240ohm)\nThe individual Pull-up and Pull-down resistor s (RONpu and RONpd) are defined as follows\nFigure 11. Output Driver : Definition of Voltages and CurrentsRONpu =VDDQ-VOUT\nl Iout lunder the condition that RONpd is turned off\nRONpd =VOUT\nl Iout lunder the condition that RONpu is turned off\nVDDQ\nDQ\nVSSQRONPu\nIpdRONPdTo\nother\ncircuityOutput Driver\nIpu\nIout\nVout\n- 24 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 26 ] Output Driver DC Electrical Characteristics, assuming RZQ=240ohms ; \n                 entire operating temperature range ; after proper ZQ calibration\nNOTE  :\n1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibra-\ntion, see following section on voltage and temperature sensitivity\n2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS\n3. Pull-down and pull-up output driver impedance are recommended to be calibrated at 0.5 X VDDQ. Other calibration schemes may be us ed to achieve the linearity spec shown \nabove, e.g. calibration at 0.2 X VDDQ and 0.8 X VDDQ\n4. Measurement definition for mismatch between pull-up and pu ll-down, MMpupd: Measure RONpu and RONpd. both at 0.5 X VDDQ:RONnom Resistor Vout Min Nom Max Units Notes\n1.35V\n34OhmsRON34pdVOLdc = 0.2 x VDDQ 0.6 1.0 1.15\nRZQ/71,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.15 1,2,3\nVOHdc = 0.8 x VDDQ 0.9 1.0 1.45 1,2,3\nRON34puVOLdc = 0.2 x VDDQ 0.9 1.0 1.45 1,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.15 1,2,3\nVOHdc = 0.8 x VDDQ 0.6 1.0 1.15 1,2,3\n40OhmsRON40pdVOLdc = 0.2 x VDDQ 0.6 1.0 1.15\nRZQ/61,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.15 1,2,3\nVOHdc = 0.8 x VDDQ 0.9 1.0 1.45 1,2,3\nRON40puVOLdc = 0.2 x VDDQ 0.9 1.0 1.45 1,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.15 1,2,3\nVOHdc = 0.8 x VDDQ 0.6 1.0 1.15 1,2,3\nMismatch between Pull-up and Pull-down, \nMMpupdVOMdc  = 0.5 x VDDQ -10 10 % 1,2,4\n1.5V\n34OhmsRON34pdVOLdc = 0.2 x VDDQ 0.6 1.0 1.1\nRZQ/71,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.1 1,2,3\nVOHdc = 0.8 x VDDQ 0.9 1.0 1.4 1,2,3\nRON34puVOLdc = 0.2 x VDDQ 0.9 1.0 1.4 1,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.1 1,2,3\nVOHdc = 0.8 x VDDQ 0.6 1.0 1.1 1,2,3\n40OhmsRON40pdVOLdc = 0.2 x VDDQ 0.6 1.0 1.1\nRZQ/61,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.1 1,2,3\nVOHdc = 0.8 x VDDQ 0.9 1.0 1.4 1,2,3\nRON40puVOLdc = 0.2 x VDDQ 0.9 1.0 1.4 1,2,3\nVOMdc  = 0.5 x VDDQ 0.9 1.0 1.1 1,2,3\nVOHdc = 0.8 x VDDQ 0.6 1.0 1.1 1,2,3\nMismatch between Pull-up and Pull-down, \nMMpupdVOMdc  = 0.5 x VDDQ -10 10 % 1,2,4\nMMpupd = RONpu - RONpdx 100\nRONnom\n- 25 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.7.1 Output Drive Temperat ure and Voltage Sensitivity\nIf temperature and/or voltage change after calibration, the tolerance limits widen according to Table 27 and Table 28.\n\uf044T = T - T(@calibration);   \uf044V = VDDQ - VDDQ (@calibration);  VDD = VDDQ\n             *dRONdT and dRONdV are not subject to production test but are verified by design and characterization \n[ Table 27 ]  Output Driver Sensitivity Definition\n[ Table 28 ] Output Driver Voltage and Temperature Sensitivity\n9.8 On-Die Termination (ODT) Le vels and I-V Characteristics\nOn-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of MR1 register.\nODT is applied to the DQ,DM, DQS/DQS  and TDQS,TDQS  (x8 devices only) pins. \nA functional representation of the on-die termination is show n below. The individual pull-up and pull-down resistors (RTTpu and  RTTpd) are defined as \nfollows :\nChip in Termination Mode\nFigure 12. On-Die Termination : Definition of Voltages and CurrentsMin Max Units\nRONPU@VOHDC 0.6 - dRONdTH * |\uf044T| - dRONdVH * |\uf044V| 1.1 + dRONdTH * |\uf044T| + dRONdVH * |\uf044V| RZQ/7\nRON@VOMDC 0.9 - dRONdTM * |\uf044T| - dRONdVM * |\uf044V| 1.1 + dRONdTM * |\uf044T| + dRONdVM * |\uf044V| RZQ/7\nRONPD@VOLDC 0.6 - dRONdTL * |\uf044T| - dRONdVL * |\uf044V| 1.1 + dRONdTL * |\uf044T| + dRONdVL * |\uf044V| RZQ/7\nSpeed Bin 800/1066/1333 1600/1866\nUnits\nMin Max Min Max\ndRONdTM 01 . 501 . 5 %/\uf0b0C\ndRONdVM 0 0.15 0 0.13 %/mV\ndRONdTL 01 . 501 . 5 %/\uf0b0C\ndRONdVL 0 0.15 0 0.13 %/mV\ndRONdTH 01 . 501 . 5 %/\uf0b0C\ndRONdVH 0 0.15 0 0.13 %/mV\nRTTpu =VDDQ-VOUT\nl Iout lunder the condition that RTTpd is turned off\nRTTpd =VOUT\nl Iout lunder the condition that RTTpu is turned off\nVDDQ\nDQ\nVSSQRTTPu\nIpdRTTPdTo\nother\ncircuitry\nlike\nRCV,\n...ODT\nIpu\nIout\nVOUTIout=Ipd-Ipu\n- 26 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.8.1 ODT DC Electric al Characteristics\nTable 29 provides and overview of the ODT DC elec trical characteristics.  They values for RTT60pd120, RTT60pu120, RTT120pd240, RTT120pu240, RTT40pd80, \nRTT40pu80, RTT30pd60, RTT30pu60, RTT20pd40, RTT20pu40 are not specification requirements, but can be used as design guide lines:\n[ Table 29 ] ODT DC Electrical Characteristics, assuming RZQ=240ohm +/- 1% entire operating temperature range; after proper ZQ calibration\n1.35V\nMR1  (A9,A6,A2) RTT RESISTOR Vout Min Nom Max Unit Notes\n(0,1,0) 120 ohmRTT120pd240VOL(DC) 0.2XVDDQ 0.6 1.0 1.15 RZQ 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.45 RZQ 1,2,3,4\nRTT120pu240VOL(DC) 0.2XVDDQ 0.9 1.0 1.45 RZQ 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.15 RZQ 1,2,3,4\nRTT120 VIL(AC) to VIH(AC) 0.9 1.0 1.65 RZQ/2 1,2,5\n(0,0,1) 60 ohmRTT60pd120VOL(DC) 0.2XVDDQ 0.6 1.0 1.15 RZQ/2 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/2 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.45 RZQ/2 1,2,3,4\nRTT60pu120VOL(DC) 0.2XVDDQ 0.9 1.0 1.45 RZQ/2 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/2 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.15 RZQ/2 1,2,3,4\nRTT60 VIL(AC) to VIH(AC) 0.9 1.0 1.65 RZQ/4 1,2,5\n(0,1,1) 40 ohmRTT40pd80VOL(DC) 0.2XVDDQ 0.6 1.0 1.15 RZQ/3 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/3 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.45 RZQ/3 1,2,3,4\nRTT40pu80VOL(DC) 0.2XVDDQ 0.9 1.0 1.45 RZQ/3 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/3 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.15 RZQ/3 1,2,3,4\nRTT40 VIL(AC) to VIH(AC) 0.9 1.0 1.65 RZQ/6 1,2,5\n(1,0,1) 30 ohmRTT30pd60VOL(DC) 0.2XVDDQ 0.6 1.0 1.15 RZQ/4 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/4 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.45 RZQ/4 1,2,3,4\nRTT30pu60VOL(DC) 0.2XVDDQ 0.9 1.0 1.45 RZQ/4 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/4 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.15 RZQ/4 1,2,3,4\nRTT30 VIL(AC) to VIH(AC) 0.9 1.0 1.65 RZQ/8 1,2,5\n(1,0,0) 20 ohmRTT20pd40VOL(DC) 0.2XVDDQ 0.6 1.0 1.15 RZQ/6 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/6 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.45 RZQ/6 1,2,3,4\nRTT20pu40VOL(DC) 0.2XVDDQ 0.9 1.0 1.45 RZQ/6 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.15 RZQ/6 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.15 RZQ/6 1,2,3,4\nRTT20 VIL(AC) to VIH(AC) 0.9 1.0 1.65 RZQ/12 1,2,5\nDeviation of VM w.r.t VDDQ/2,  \uf044VM -5 5 % 1,2,5,6\n- 27 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n1.5V\nMR1  (A9,A6,A2) RTT RESISTOR Vout Min Nom Max Unit Notes\n(0,1,0) 120 ohmRTT120pd240VOL(DC) 0.2XVDDQ 0.6 1.0 1.1 RZQ 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.4 RZQ 1,2,3,4\nRTT120pu240VOL(DC) 0.2XVDDQ 0.9 1.0 1.4 RZQ 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.1 RZQ 1,2,3,4\nRTT120 VIL(AC) to VIH(AC) 0.9 1.0 1.6 RZQ/2 1,2,5\n(0,0,1) 60 ohmRTT60pd240VOL(DC) 0.2XVDDQ 0.6 1.0 1.1 RZQ/2 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/2 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.4 RZQ/2 1,2,3,4\nRTT60pu240VOL(DC) 0.2XVDDQ 0.9 1.0 1.4 RZQ/2 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/2 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.1 RZQ/2 1,2,3,4\nRTT60 VIL(AC) to VIH(AC) 0.9 1.0 1.6 RZQ/4 1,2,5\n(0,1,1) 40 ohmRTT40pd240VOL(DC) 0.2XVDDQ 0.6 1.0 1.1 RZQ/3 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/3 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.4 RZQ/3 1,2,3,4\nRTT40pu240VOL(DC) 0.2XVDDQ 0.9 1.0 1.4 RZQ/3 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/3 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.1 RZQ/3 1,2,3,4\nRTT40 VIL(AC) to VIH(AC) 0.9 1.0 1.6 RZQ/6 1,2,5\n(1,0,1) 30 ohmRTT60pd240VOL(DC) 0.2XVDDQ 0.6 1.0 1.1 RZQ/4 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/4 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.4 RZQ/4 1,2,3,4\nRTT60pu240VOL(DC) 0.2XVDDQ 0.9 1.0 1.4 RZQ/4 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/4 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.1 RZQ/4 1,2,3,4\nRTT60 VIL(AC) to VIH(AC) 0.9 1.0 1.6 RZQ/8 1,2,5\n(1,0,0) 20 ohmRTT60pd240VOL(DC) 0.2XVDDQ 0.6 1.0 1.1 RZQ/6 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/6 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.9 1.0 1.4 RZQ/6 1,2,3,4\nRTT60pu240VOL(DC) 0.2XVDDQ 0.9 1.0 1.4 RZQ/6 1,2,3,4\n0.5XVDDQ 0.9 1.0 1.1 RZQ/6 1,2,3,4\nVOH(DC) 0.8XVDDQ 0.6 1.0 1.1 RZQ/6 1,2,3,4\nRTT60 VIL(AC) to VIH(AC) 0.9 1.0 1.6 RZQ/12 1,2,5\nDeviation of VM w.r.t VDDQ/2,  \uf044VM -5 5 % 1,2,5,6\n- 28 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nNOTE :\n1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibra-\ntion, see following section on voltage and temperature sensitivity\n2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS\n3. Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5XVDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. \ncalibration at 0.2XVDDQ and 0.8XVDDQ.\n4. Not a specification requirement, but a design guide line\n5. Measurement definition for RTT:\n    Apply VIH(AC) to pin under test and measure current I(VIH(AC)), then apply VIL(AC) to pin under test and measure current I(VIL(AC)) respectively\n6. Measurement definition for VM and \uf044VM : Measure voltage (VM) at test pin (midpoint) with no load\n9.8.2 ODT Temperature an d Voltage sensitivity\nIf temperature and/or voltage change after calibration, th e tolerance limits widen according to table below\n\uf044T = T - T(@calibration);   \uf044V = VDDQ - VDDQ (@calibration);  VDD = VDDQ\n[ Table 30 ] ODT Sensitivity Definition\n[ Table 31 ] ODT Voltage and Temperature Sensitivity\nNOTE : These parameters may not be subject to production test. They are verifi ed by design and characterization.Min Max Units\nRTT 0.9 - dRTTdT * |\uf044T| - dRTTdV * |\uf044V| 1.6 + dRTTdT * |\uf044T| + dRTTdV * |\uf044V| RZQ/2,4,6,8,12\nMin Max Units\ndRTTdT 01 . 5 %/\uf0b0C\ndRTTdV 00 . 1 5 % / m VRTT    =VIH(AC) - VIL(AC)\nI(VIH(AC)) - I(VIL(AC))\n \uf044 VM =2 x VM\nVDDQx 100 - 1\n- 29 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n9.9 ODT Timing Definitions\n9.9.1 Test Load for ODT Timings\nDifferent than for timing measurements, the refe rence load for ODT timings is defined in Figure 13.\nFigure 13. ODT Timing Reference Load\n9.9.2 ODT Timing Definitions\nDefinitions for tAON, tAONPD, tAOF, tAOFPD  and tADC are provided in Table 32 and subs equent figures. Measurement reference sett ings are provided \nin Table 33 .\n[ Table 32 ] ODT Timing Definitions\n[ Table 33 ] Reference Settings for ODT Timing MeasurementsSymbol Begin Point Definition End Point Definition Figure\ntAON Rising edge of CK - CK  defined by the end point of ODTLon Extrapolated point at VSSQ Figure 14\ntAONPD Rising edge of CK - CK  with ODT being first registered high Extrapolated point at VSSQ Figure 15\ntAOF Rising edge of CK - CK  defined by the end point of ODTLoff End point: Extrapolated point at VRTT_Nom Figure 16\ntAOFPD Rising edge of CK - CK  with ODT being first registered low End point: Extrapolated point at VRTT_Nom Figure 17\ntADCRising edge of CK - CK  defined by the end point of ODTLcnw, ODTL-\ncwn4 of ODTLcwn8End point: Extrapolated point at VRTT_Wr  and VRTT_Nom  \nrespectivelyFigure 18\nMeasured\nParameterRTT_Nom Setting RTT_Wr Setting VSW1[V] VSW2[V] NOTE\ntAONRZQ/4 NA 0.05 0.10\nRZQ/12 NA 0.10 0.20\ntAONPDRZQ/4 NA 0.05 0.10\nRZQ/12 NA 0.10 0.20\ntAOFRZQ/4 NA 0.05 0.10\nRZQ/12 NA 0.10 0.20\ntAOFPDRZQ/4 NA 0.05 0.10\nRZQ/12 NA 0.10 0.20\ntADC RZQ/12 RZQ/2 0.20 0.25VDDQ\nCK,CKDUTDQ, DM\nDQS , DQS\nTDQS , TDQSRTT\n=25 ohmVTT=\nVSSQ\nTiming Reference PointsVSSQ\n- 30 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 14. Definition of tAON\nFigure 15. Definition of tAONPDCK\nCKBegin point : Rising edge of CK - CK  \ndefined by the end point of ODTLon\ntAONVTT\nDQ, DM\nDQS , DQS\nTDQS , TDQSVSSQTSW1TSW2\nVSW1VSW2\nEnd point Extrapolated point at VSSQVSSQ\nCK\nCKBegin point : Rising edge of CK - CK  \nwith ODT being first registered high\ntAONPDVTT\nDQ, DM\nDQS , DQS\nTDQS , TDQSVSSQTSW1TSW2\nVSW1VSW2\nEnd point Extrapolated point at VSSQVSSQ\n- 31 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 16. Definition of tAOF\nFigure 17. Definition of tAOFPD\nFigure 18. Definition of tADCCK\nCKBegin point : Rising edge of CK - CK  \ndefined by the end point of ODTLoff\ntAOFVTT\nDQ, DM\nDQS , DQS\nTDQS , TDQSVRTT_Nom\nTSW1TSW2\nVSW1VSW2End point Extrapolated point at VRTT_Nom\nVSSQ\nTD_TAON_DEF\nCK\nCKBegin point : Rising edge of CK - CK  \nwith ODT being first registered low\ntAOFPDVTT\nDQ, DM\nDQS , DQS\nTDQS , TDQSVRTT_Nom\nTSW1TSW2\nVSW1VSW2End point Extrapolated point at VRTT_Nom\nVSSQ\nCK\nCKBegin point : Rising edge of CK - CK  \ndefined by the end point of ODTLcnw\ntADCVTT\nDQ, DM\nDQS , DQS\nTDQS , TDQSVRTT_Nom\nTSW11TSW21\nVSW1End point Extrapolated point at VRTT_Nom\nVRTT_WrEnd point Extrapolated point at VRTT_WrtADC\nVSW2Begin point : Rising edge of CK - CK  defined by \nthe end point of ODTLcwn4 or ODTLcwn8\nEnd point\nExtrapolated pointat V\nRTT_Nom TSW12TSW22VRTT_Nom\nVSSQ\n- 32 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n10. IDD Current Measure Method\n10.1 IDD Measurement Conditions\nIn this chapter, IDD and IDDQ measurement  conditions such as test load and patterns are defined. Figure 19 shows the setup and test load for IDD and \nIDDQ measurements.\n- IDD currents (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and \nIDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied toget her. Any IDDQ current is not included in \nIDD currents.\n- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied \ntogether. Any IDD current is not included in IDDQ currents.\nAttention : IDDQ values cannot be directly used to calc ulate IO power of the DDR3 SDRAM. They can be used to support correlation of simulat ed IO \npower to actual IO power as outlined in Figure 20. In DRAM  module application, IDDQ cannot  be measured separately since VDD and VDDQ \nare using one merged-power layer in Module PCB.\nFor IDD and IDDQ measurements, the following definitions apply :\n- "0" and "LOW" is defined as VIN <= VILAC(max).\n- "1" and "HIGH" is defined as VIN >= VIHAC(min).\n- "FLOATING" is defined as inputs are VREF = VDD / 2.\n- "Timing used for IDD and IDDQ Measured - Loop Patterns" are provided in Table 34\n- "Basic IDD and IDDQ Measurement C onditions" are described in Table 35\n- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 32 on page 31 through Table 39.- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting\n  RON = RZQ/7 (34 Ohm in MR1);\n  Qoff = 0B (Output Buffer enabled in MR1);  RTT_Nom = RZQ/6 (40 Ohm in MR1);  RTT_Wr = RZQ/2 (120 Ohm in MR2);\n  TDQS Feature disabled in MR1\n- Attention :  The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is star ted.\n- Define D = {CS\n, RAS , CAS , WE } := {HIGH, LOW, LOW, LOW}\n- Define D  = {CS , RAS , CAS , WE } := {HIGH, HIGH, HIGH, HIGH}\n- RESET Stable time is : During a Cold Bood RESET (Initializati on), current reading is valid once power is stable and RESET has  been LOW for 1ms;\n  During Warm Boot RESET(while operating), current reading is valid after RESET has been LOW for 200ns + tRFC\n[ Table 34 ] Timing used for IDD and IDDQ Measured - Loop Patterns\nParameter    BinDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnit\n6-6-6 7-7-7 9-9-9 11-11-11 13-13-13\ntCKmin(IDD) 2.5 1.875 1.5 1.25 1.071 nsCL(IDD) 6 7 9 11 13 nCK\ntRCDmin(IDD) 6 7 9 11 13 nCK\ntRCmin(IDD) 21 27 33 39 45 nCKtRASmin(IDD) 15 20 24 28 32 nCK\ntRPmin(IDD) 6 7 9 11 13 nCK\ntFAW(IDD) x 4 / x 8 1 62 02 02 42 6 n C K\nx 1 6 2 02 73 03 23 3 n C K\ntRRD(IDD)x 4 / x 8 44455 n C K\nx 1 6 46566 n C K\ntRFC(IDD) - 512Mb 36 48 60 72 85 nCK\ntRFC(IDD) - 1Gb 44 59 74 88 103 nCK\ntRFC(IDD) - 2Gb 64 86 107 128 150 nCKtRFC(IDD) - 4Gb 104 139 174 208 243 nCK\ntRFC(IDD) - 8Gb 140 187 234 280 328 nCK\n- 33 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 19. Measurement Setup and Test Load for IDD and IDDQ Measurements\nFigure 20. Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.IDDQ IDD\nVDD VDDQ\nRESET\nCK/CK\nCKE\nCS\nRAS, CAS , WE   \nA, BA\nODT\nZQ\nVSS VSSQDQS, DQS\nDQ, DM,\nTDQS, TDQSVDDQ/2RTT = 25 Ohm\n[NOTE  : DIMM level Output test load condition may be different from above]\nApplication specific\nmemory channel\nenvironment\nChannel\nIO PowerSimulationIDDQ\nMeasurement\nCorrelation\nCorrection\nChannel IO Power\nNumberIDDQTest Load\nIDDQ\nSimulation\n- 34 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 35 ] Basic IDD and IDDQ Measurement Conditions\nSymbol Description\nIDD0 Operating One Bank Active-Precharge Current\nCKE:  High; External clock:  On; tCK, nRC, nRAS, CL: see Table 34 on page 32 ; BL: 81); AL: 0; CS: High between ACT and PRE; Command, Address, \nBank Address Inputs:  partially toggling according to Table 32 on page 31 ; Data IO:  FLOATING; DM:stable at 0; Bank Activity: Cycling with one bank active \nat a time: 0,0,1,1,2,2,... (see Table 32); Output Buffer and RTT:  Enabled in Mode Registers2); ODT Signal:  stable at 0; Pattern Details:  see Table 32\nIDD1Operating One Bank Active-Read-Precharge Current\nCKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL:  see Table 34 on page 32 ; BL: 81); AL: 0; CS: High between ACT, RD and PRE; Command, \nAddress, Bank Address Inputs, Data IO:  partially toggling according to Table 33 on page 32 ;  DM: stable at 0; Bank Activity:  Cycling with one bank active at \na time: 0,0,1,1,2,2,... (see Table 33); Output Buffer and RTT:  Enabled in Mode Registers2); ODT Signal:  stable at 0; Pattern Details:  see Table 33\nIDD2NPrecharge Standby Current\nCKE:  High; External clock:  On; tCK, CL:  see Table 34 on page 32 ; BL: 81); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs:  partially tog-\ngling according to Table 34 on page 32 ; Data IO:  FLOATING; DM:stable at 0; Bank Activity: all banks closed;  Output Buffer and RTT: Enabled in Mode Reg-\nisters2); ODT Signal: stable at 0; Pattern Details:  see Table 34\nIDD2NTPrecharge Standby ODT Current\nCKE: High; External clock: On; tCK, CL : see Table 34 on page 32 ; BL: 81); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs:  partially tog-\ngling according to Table 35 on page 33 ; Data IO:  FLOATING; DM:stable at 0; Bank Activity:  all banks closed;  Output Buffer and RTT: Enabled in Mode Reg-\nisters2); ODT Signal:  toggling according to Table 35 ; Pattern Details:  see Table 35\nIDDQ2NTPrecharge Standby ODT IDDQ Current\nSame definition like for IDD2NT, however measuring IDDQ current instead of IDD current\nIDD2P0 Precharge Power-Down Current Slow Exit\nCKE:  Low; External clock: On; tCK, CL:  see Table 34 on page 32 ;  BL: 81); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; \nData IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed;  Output Buffer and RTT: Enabled in Mode Registers2); ODT Signal: stable at 0; Pre-\ncharge Power Down Mode: Slow Exi3)\nIDD2P1 Precharge Power-Down Current Fast Exit\nCKE: Low; External clock:  On; tCK, CL:  see Table 34 on page 32; BL: 81); AL: 0; CS: stable at 1;  Command, Address, Bank Address Inputs:  stable at 0; \nData IO:  FLOATING;  DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2); ODT Signal: stable at 0; Pre-\ncharge Power Down Mode:  Fast Exit3)\nIDD2Q Precharge Quiet Standby Current\nCKE: High; External clock: On; tCK, CL:  see Table 34 on page 32 ; BL: 81); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; \nData IO:  FLOATING; DM:stable at 0; Bank Activity:  all banks closed; Output Buffer and RTT:  Enabled in Mode Registers2); ODT Signal:  stable at 0\nIDD3N  Active Standby Current\nCKE: High; External clock:  On; tCK, CL: see Table 34 on page 32 ; BL: 81); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: partially tog-\ngling according to Table 34 on page 32 ; Data IO:  FLOATING;  DM: stable at 0; Bank Activity: all banks open;  Output Buffer and RTT: Enabled in Mode Regis-\nters2); ODT Signal:  stable at 0;  Pattern Details: see Table 34\nIDD3PActive Power-Down Current\nCKE: Low; External clock:  On; tCK, CL: see Table 34 on page 32 ; BL: 81); AL: 0; CS: stable at 1; Command, Address, Bank Address Inputs: stable at 0; \nData IO:  FLOATING; DM:stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2); ODT Signal: stable at 0\nIDD4ROperating Burst Read Current\nCKE:  High; External clock: On; tCK, CL: see Table 34 on page 32 ;  BL: 81); AL: 0; CS: High between RD; Command, Address, Bank Address Inputs: par-\ntially toggling according to Table 36 on page 33 ; Data IO:  seamless read data burst with different data between one burst and the next one according to \nTable 36 ; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks:  0,0,1,1,2,2,... (see Table 7 on page 11); Output Buffer and \nRTT: Enabled in Mode Registers2); ODT Signal:  stable at 0;  Pattern Details: see Table 36\nIDDQ4ROperating Burst Read IDDQ Current\nSame definition like for IDD4R, however measuring IDDQ current instead of IDD current\nIDD4WOperating Burst Write Current\nCKE:  High; External clock: On; tCK, CL: see Table 34 on page 32 ; BL: 81); AL: 0; CS: High between WR; Command, Address, Bank Address Inputs: par-\ntially toggling according to Table 37 on page 34 ; Data IO:  seamless write data burst with different data between one burst and the next one according to \nTable 37; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... (see Table 37); Output Buffer and RTT: \nEnabled in Mode Registers2); ODT Signal:  stable at HIGH ; Pattern Details: see Table 37\nIDD5BBurst Refresh Current\nCKE:  High;  External clock: On; tCK, CL, nRFC: see Table 34 on page 32 ; BL: 81); AL: 0; CS: High between REF; Command, Address, Bank Address \nInputs:  partially toggling according to Table 38 on page 34 ; Data IO: FLOATING; DM:stable at 0; Bank Activity: REF command every nRFC (see Table 38); \nOutput Buffer and RTT: Enabled in Mode Registers2); ODT Signal:  stable at 0;  Pattern Details:  see Table 38\nIDD6Self Refresh Current: Normal Temperature Range\nTCASE: 0 - 85°C; Auto Self-Refresh (ASR):  Disabled4); Self-Refresh Temperature Range (SRT):  Normal5); CKE:  Low; External clock: Off; CK and CK : \nLOW; CL: see Table 34 on page 32 ; BL: 81); AL: 0; CS, Command, Address, Bank Address,  Data IO:  FLOATING; DM:stable at 0; Bank Activity: Self-\nRefresh operation; Output Buffer and RTT:  Enabled in Mode Registers2); ODT Signal:  FLOATING\nIDD6ETSelf Refresh Current: Extended Temperature Range \nTCASE: 0°C - 95°C; Auto Self-Refresh (ASR) : Disabled4); Self-Refresh Temperature Range (SRT): Extended5); CKE: Low; External clock: Off; CK and \nCK#: LOW; CL: see Table 34 on page 32; BL: 81); AL: 0; CS#, Command, Address, Bank Address, Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: \nExtended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2); ODT Signal: MID-LEVEL\n- 35 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 35 ] Basic IDD and IDDQ Measurement Conditions\nNOTE : \n1. Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B\n2. Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B\n3. Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit\n4. Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature\n5. Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range\n6. Read Burst type : Nibble Sequential, set MR0 A[3]=0BSymbol Description\nIDD7 Operating Bank Interleave Read Current\nCKE:  High; External clock:  On; tCK, nRC, nRAS, nRCD, nRRD, nFAW,  CL: see Table 34 on page 32 ;  BL: 81); AL: CL-1; CS: High between ACT and RDA; \nCommand, Address, Bank Address Inputs: partially toggling according to Table 39 on page 35 ; Data IO:  read data bursts with different data between one \nburst and the next one according to Table 39 ;  DM: stable at 0;  Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, \nsee Table 39 ; Output Buffer and RTT: Enabled in Mode Registers2); ODT Signal:  stable at 0; Pattern Details: see Table 39\nIDD8RESET Low Current\nRESET :  Low; External clock :  off; CK and CK  : LOW; CKE  : FLOATING ; CS, Command, Address, Bank Address, Data IO  : FLOATING ; ODT Signal : \nFLOATING\n- 36 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 36 ] IDD0 Measurement - Loop Pattern1)\nNOTE  : \n1. DM must be driven LOW all the time. DQS, DQS  are MID-LEVEL.\n2. DQ signals are MID-LEVEL.\nCK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 A C T 00110 0 0 0 0000 -\n1 , 2 D ,  D 10000 0 0 0 0000 -\n3,4 D , D 11110 0 0 0 0000 -\n... repeat pattern 1...4 until nRAS - 1, truncate if necessary\nn R A S P R E 00100 0 0 0 0000 -\n... repeat pattern 1...4 until nRC - 1, truncate if necessary\n1 * n R C  +  0 A C T 00110 0 00 0 0 F 0-\n1 * n R C  +  1 ,  2 D ,  D 10000 0 00 0 0 F 0-\n1*nRC + 3, 4 D , D 11110 0 00 0 0 F 0-\n... repeat pattern 1...4 until 1*nRC + nRAS - 1, truncate if necessary\n1 * n R C  +  n R A S P R E 00100 0 00 0 0 F 0\n... repeat 1...4 until 2*nRC - 1, truncate if necessary\n1 2*nRC repeat Sub-Loop 0, use  BA[2:0] = 1  instead\n2 4*nRC repeat Sub-Loop 0, use  BA[2:0] = 2  instead\n3 6*nRC repeat Sub-Loop 0, use  BA[2:0] = 3  instead\n4 8*nRC repeat Sub-Loop 0, use  BA[2:0] = 4  instead\n5 10*nRC repeat Sub-Loop 0, use  BA[2:0] = 5  instead\n6 12*nRC repeat Sub-Loop 0, use  BA[2:0] = 6  instead\n7 14*nRC repeat Sub-Loop 0, use  BA[2:0] = 7  instead\n- 37 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 37 ] IDD1 Measurement - Loop Pattern1)\nNOTE  :\n1. DM must be driven LOW all the time. DQS, DQS  are used according to RD Commands, otherwise MID-LEVEL.\n2. Burst Sequence driven on each DQ signal by Read Command . Outside burst operation, DQ signals are MID-LEVEL.\n[ Table 38 ] IDD2 and IDD3N Measurement - Loop Pattern1)\nNOTE  :\n1. DM must be driven Low all the time. DQS, DQS  are MID-LEVEL.\n2. DQ signals are MID-LEVEL.\nCK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 A C T 00110 0 0 0 0000 -\n1 , 2 D ,  D 10000 0 0 0 0000 -\n3,4 D , D 11110 0 0 0 0000 -\n... repeat pattern 1...4 until nRCD- 1, truncate if necessary\nn R C D R D 01010 0 0 0 0000 00000000\n... repeat pattern 1...4 until nRAS - 1, truncate if necessary\nn R A S P R E 00100 0 0 0 0000 -\n... repeat pattern 1...4 until nRC - 1, truncate if necessary\n1 * n R C + 0 A C T 00110 0 00 0 0 F 0-\n1 * n R C  +  1 ,  2 D ,  D 10000 0 00 0 0 F 0-\n1*nRC + 3, 4 D , D 11110 0 00 0 0 F 0-\n... repeat pattern nRC + 1,..., 4 until nRC + nRCD - 1, truncate if necessary\n1*nRC + nRCD RD 01010 0 00 0 0 F 0 00110011\n... repeat pattern nRC + 1,..., 4 until nRC +nRAS - 1, truncate if necessary\n1 * n R C  +  n R A S P R E 00100 0 00 0 0 F 0-\n... repeat pattern nRC + 1,..., 4 until 2 * nRC - 1, truncate if necessary\n1 2*nRC repeat Sub-Loop 0, use  BA[2:0] = 1  instead\n2 4*nRC repeat Sub-Loop 0, use  BA[2:0] = 2  instead\n3 6*nRC repeat Sub-Loop 0, use  BA[2:0] = 3  instead\n4 8*nRC repeat Sub-Loop 0, use  BA[2:0] = 4  instead\n5 10*nRC repeat Sub-Loop 0, use  BA[2:0] = 5  instead\n6 12*nRC repeat Sub-Loop 0, use  BA[2:0] = 6  instead\n7 14*nRC repeat Sub-Loop 0, use  BA[2:0] = 7  insteadCK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 D 10000 0 0 0 0000 -\n1 D 10000 0 0 0 0000 -\n2D 11110 0 00 0 0 F 0-\n3D 11110 0 00 0 0 F 0-\n1 4-7 repeat Sub-Loop 0, use  BA[2:0] = 1 instead\n2 8-11 repeat Sub-Loop 0, use  BA[2:0] = 2 instead\n3 12-15 repeat Sub-Loop 0, use  BA[2:0] = 3 instead\n4 16-19 repeat Sub-Loop 0, use  BA[2:0] = 4 instead\n5 20-23 repeat Sub-Loop 0, use  BA[2:0] = 5 instead\n6 24-27 repeat Sub-Loop 0, use  BA[2:0] = 6 instead\n7 28-31 repeat Sub-Loop 0, use  BA[2:0] = 7 instead\n- 38 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 39 ] IDD2NT and IDDQ2NT Measurement - Loop Pattern1)\nNOTE  : \n1. DM must be driven Low all the time. DQS, DQS  are MID-LEVEL.\n2. DQ signals are MID-LEVEL.\n[ Table 40 ] IDD4R and IDDQ4R Measurement - Loop Pattern1)\nNOTE  : \n1. DM must be driven LOW all the time. DQS, DQS  are used according to WR Commands, otherwise MID-LEVEL.\n2. Burst Sequence driven on each DQ signal by Write Comm and. Outside burst operation, DQ signals are MID-LEVEL.CK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 D 10000 0 0 0 0000 -\n1 D 10000 0 0 0 0000\n2D 11110 0 00 0 0 F 0\n3D 11110 0 00 0 0 F 0\n1 4-7 repeat Sub-Loop 0, but ODT = 0  and BA[2:0] = 1\n2 8-11 repeat Sub-Loop 0, but ODT = 1  and BA[2:0] = 2\n3 12-15 repeat Sub-Loop 0, but ODT = 1  and BA[2:0] = 3\n4 16-19 repeat Sub-Loop 0, but ODT = 0  and BA[2:0] = 4\n5 20-23 repeat Sub-Loop 0, but ODT = 0  and BA[2:0] = 5\n6 24-27 repeat Sub-Loop 0, but ODT = 1  and BA[2:0] = 6\n7 28-31 repeat Sub-Loop 0, but ODT = 1  and BA[2:0] = 7CK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 R D 01010 0 0 0 0000 00000000\n1 D 10000 0 0 0 0000 -\n2,3 D ,D 11110 0 0 0 0000 -\n4 R D 01010 0 00 0 0 F 0 00110011\n5 D 10000 0 00 0 0 F 0-\n6,7 D ,D 11110 0 00 0 0 F 0-\n1 8-15 repeat Sub-Loop 0, but  BA[2:0] = 1\n2 16-23 repeat Sub-Loop 0, but BA[2:0] = 2\n3 24-31 repeat Sub-Loop 0, but BA[2:0] = 3\n4 32-39 repeat Sub-Loop 0, but BA[2:0] = 4\n5 40-47 repeat Sub-Loop 0, but BA[2:0] = 5\n6 48-55 repeat Sub-Loop 0, but BA[2:0] = 6\n7 56-63 repeat Sub-Loop 0, but BA[2:0] = 7\n- 39 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 41 ] IDD4W Measurement - Loop Pattern1)\nNOTE  :\n1. DM must be driven LOW all the time. DQS, DQS  are used according to WR Commands, otherwise MID-LEVEL.\n2. Burst Sequence driven on each DQ signal by Write Comm and. Outside burst operation, DQ signals are MID-LEVEL.\n[ Table 42 ] IDD5B Measurement - Loop Pattern1)\nNOTE  : \n1. DM must be driven LOW all the time. DQS, DQS  are MID-LEVEL.\n2. DQ signals are MID-LEVEL.\nCK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 W R 01001 0 0 0 0000 00000000\n1 D 10001 0 0 0 0000 -\n2,3 D ,D 11111 0 0 0 0000 -\n4 W R 01001 0 00 0 0 F 0 00110011\n5 D 10001 0 00 0 0 F 0-\n6,7 D ,D 11111 0 00 0 0 F 0-\n1 8-15 repeat Sub-Loop 0, but  BA[2:0] = 1\n2 16-23 repeat Sub-Loop 0, but BA[2:0] = 2\n3 24-31 repeat Sub-Loop 0, but BA[2:0] = 3\n4 32-39 repeat Sub-Loop 0, but BA[2:0] = 4\n5 40-47 repeat Sub-Loop 0, but BA[2:0] = 5\n6 48-55 repeat Sub-Loop 0, but BA[2:0] = 6\n7 56-63 repeat Sub-Loop 0, but BA[2:0] = 7CK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High0 0 R E F 00010 0 0 0 0000 -\n1 1 , 2 D 10000 0 0 0 0000 -\n3,4 D ,D 11110 0 00 0 0 F 0 -\n5...8 repeat cycles 1...4, but BA[2:0] = 1\n9...12 repeat cycles 1...4, but BA[2:0] = 2\n13...16 repeat cycles 1...4, but BA[2:0] = 3\n17...20 repeat cycles 1...4, but BA[2:0] = 4\n21...24 repeat cycles 1...4, but BA[2:0] = 5\n25...28 repeat cycles 1...4, but BA[2:0] = 6\n29...32 repeat cycles 1...4, but BA[2:0] = 7\n2 33...nRFC - 1 repeat Sub-Loop 1, until nRFC - 1.  Truncate, if necessary.\n- 40 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 43 ] IDD7 Measurement - Loop Pattern1)\nNOTE  : \n1. DM must be driven LOW all the time. DQS, DQS  are used according to RD Commands, otherwise MID-LEVEL.\n2. Burst Sequence driven on each DQ signal by Read Command . Outside burst operation. DQ signals are MID-LEVEL.CK/CK\nCKE\nSub-Loop\nCycle\nNumber\nCommand\nCS\nRAS\nCAS\nWE\nODT\nBA[2:0]\nA[15:11]\nA[10]\nA[9:7]\nA[6:3]\nA[2:0]\nData2)toggling\nStatic High00 A C T 00110 0 00 0 0 0 0-\n1 R D A 01010 0 00 1 0 0 0 00000000\n2 D 10000 0 00 0 0 0 0-\n... repeat above D Command until nRRD - 1\n1n R R D A C T 00110 1 00 0 0 F 0-\nn R R D  +  1 R D A 01010 1 00 1 0 F 0 00110011\nn R R D  +  2 D 10000 1 00 0 0 F 0-\n... repeat above D Command until 2*nRRD-1\n2 2 * nRRD repeat Sub-Loop 0, but  BA[2:0] = 2\n3 3 * nRRD repeat Sub-Loop 1, but  BA[2:0] = 3\n44  *  n R R DD 10000 3 00 0 0 F 0-\nAssert and repeat above D Command until nFAW - 1, if necessary\n5 nFAW repeat Sub-Loop 0, but  BA[2:0] = 4\n6 nFAW+nRRD repeat Sub-Loop 1, but  BA[2:0] = 5\n7 nFAW+2*nRRD repeat Sub-Loop 0, but  BA[2:0] = 6\n8 nFAW+3*nRRD repeat Sub-Loop 1, but  BA[2:0] = 7\n9 nFAW+4*nRRDD 10000 7 00 0 0 F 0-\nAssert and repeat above D Command until 2*nFAW - 1, if necessary\n102 * n F A W + 0 A C T 00110 0 00 0 0 F 0-\n2 * n F A W + 1 R D A 01010 0 00 1 0 F 0 00110011\n2*nFAW+2D 10000 0 00 0 0 F 0-\nRepeat above D Command until 2*nFAW + nRRD - 1\n112 * n F A W + n R R D A C T 00110 1 00 0 0 0 0-\n2 * n F A W + n R R D + 1 R D A 01010 1 00 1 0 0 0 00000000\n2*nFAW+nRRD+2D 10000 1 00 0 0 0 0-\nRepeat above D Command until 2*nFAW + 2*nRRD - 1\n12 2*nFAW+2*nRRD repeat Sub-Loop 10, but  BA[2:0] = 2\n13 2*nFAW+3*nRRD repeat Sub-Loop 11, but  BA[2:0] = 3\n14 2*nFAW+4*nRRDD 10000 3 00 0 0 0 0-\nAssert and repeat above D Command until 3*nFAW - 1, if necessary\n15 3*nFAW repeat Sub-Loop 10, but  BA[2:0] = 4\n16 3*nFAW+nRRD repeat Sub-Loop 11, but  BA[2:0] = 5\n17 3*nFAW+2*nRRD repeat Sub-Loop 10, but  BA[2:0] = 6\n18 3*nFAW+3*nRRD repeat Sub-Loop 11, but  BA[2:0] = 7\n19 3*nFAW+4*nRRDD 10000 7 00 0 0 0 0-\nAssert and repeat above D Command until 4*nFAW - 1, if necessary\n- 41 -datasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n11. 4Gb DDR3L SDRAM E-die IDD Specification Table\n[ Table 44 ] IDD Specification for 4Gb DDR3L E-die\nNOTE : \n1. VDD condition : 1.45V for 1.35V operation2. Applicable for MR2 setting A6=0 and A7=0. Temperature range for IDD6 is 0 - 85°C at commercial temperature, -40 - 85°C at in dustrial temperature.\n  - Commercial temperature : K4B4G1646E-BYxx\n  - Industrial temperature :    K4B4G1646E-BMxx\n3. Applicable for MR2 setting A6=0 and A7=1. Temperature range for IDD6ET is 0 - 95°C at commercial temperature & industrial te mperature.Symbol256Mx16 (K4B4G1646E)\nUnit NOTE DDR3-1600(11-11-11) DDR3-1866(13-13-13)\n1.35V 1.5V 1.35V 1.5V\nIDD0 35 40 38 43 mA\nIDD1 54 58 55 59 mA\nI D D 2 P 0 ( s l o w  e x i t ) 1 31 51 31 5m A\nIDD2P1(fast exit) 13 15 13 15 mA\nI D D 2 N 1 82 01 82 0m A\nIDD2NT 22 25 22 25 mA\nIDDQ2NT 135 145 135 145 mA\nI D D 2 Q 1 82 01 82 0m A\nI D D 3 P 1 92 21 92 2m A\nI D D 3 N 2 93 23 03 3m A\nIDD4R 105 115 120 131 mA\nIDDQ4R 93 100 93 100 mA\nIDD4W 100 110 110 120 mA\nIDD5B 210 220 210 220 mA\nIDD6 14 15 14 15 mA 2\nIDD6ET TBD TBD TBD TBD mA 3\nIDD7 170 180 195 185 mA\nIDD8 13 15 13 15 mA\n- 42 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n12. Input/Output Capacitance \n[ Table 45 ] Input/Output Capacitance\nNOTE  : \n1. Although the DM, TDQS and TDQS  pins have different functions, the loading matches DQ and DQS\n2. This parameter is not subject to production test. It is verified by design and characterization.\n    The capacitance is measured according to JEP147("PROCEDURE FOR ME ASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER( VNA )") with \nVDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, RESET  and ODT as necessary). VDD=VDDQ=1.5V or 1.35V, VBIAS=VDD/2 and on-\ndie termination off. \n3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here\n4. Absolute value of CCK- CCK\n5. Absolute value of CIO(DQS)-CIO( DQS )\n6. CI applies to ODT, CS, CKE, A0-A15, BA0-BA2, RAS, CAS, WE.\n7. CDI_CTRL applies to ODT, CS and CKE\n8. CDI_CTRL=CI(CTRL)-0.5*(CI(CLK)+CI( CLK))\n9. CDI_ADD_CMD applies to A0-A15, BA0-BA2, RAS, CAS and WE\n10. CDI_ADD_CMD=CI(ADD_CMD) - 0.5*(CI(CLK)+CI( CLK))\n11. CDIO=CIO(DQ,DM) - 0.5*(CIO(DQS)+CIO( DQS ))\n12. Maximum external load capacitance on ZQ pin: 5pFParameter SymbolDDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits NOTE\nMin Max Min Max Min Max Min Max Min Max\n1.35V\nInput/output capacitance\n(DQ, DM, DQS, DQS , TDQS, TDQS )CIO 1.4 2.5 1.4 2.5 1.4 2.3 1.4 2.2 1.4 2.0 pF 1,2,3\nInput capacitance\n(CK and CK)CCK 0.8 1.6 0.8 1.6 0.8 1.4 0.8 1.4 0.8 1.4 pF 2,3\nInput capacitance delta\n(CK and CK)CDCK 0 0.15 0 0.15 0 0.15 0 0.15 0 0.15 pF 2,3,4\nInput capacitance\n(All other input-only pins)CI 0.75 1.3 0.75 1.3 0.75 1.3 0.75 1.2 0.75 1.2 pF 2,3,6\nInput/Output capacitance delta\n(DQS and DQS)CDDQS 0 0.2 0 0.2 0 0.15 0 0.15 0 0.15 pF 2,3,5\nInput capacitance delta\n(All control input-only pins)CDI_CTRL -0.5 0.3 -0.5 0.3 -0.4 0.2 -0.4 0.2 -0.4 0.2 pF 2,3,7,8\nInput capacitance delta\n(all ADD and CMD input-only pins)CDI_ADD_CMD -0.5 0.5 -0.5 0.5 -0.4 0.4 -0.4 0.4 -0.4 0.4 pF 2,3,9,10\nInput/output capacitance delta\n(DQ, DM, DQS, DQS , TDQS, TDQS )CDIO -0.5 0.3 -0.5 0.3 -0.5 0.3 -0.5 0.3 -0.5 0.3 pF 2,3,11\nInput/output capacitance of ZQ pin CZQ - 3 - 3 - 3 - 3 - 3 pF 2, 3, 12\n1.5V\nInput/output capacitance\n(DQ, DM, DQS, DQS , TDQS, TDQS )CIO 1.4 3.0 1.4 2.7 1.4 2.5 1.4 2.3 1.4 2.2 pF 1,2,3\nInput capacitance\n(CK and CK)CCK 0.8 1.6 0.8 1.6 0.8 1.4 0.8 1.4 0.8 1.3 pF 2,3\nInput capacitance delta\n(CK and CK)CDCK 0 0.15 0 0.15 0 0.15 0 0.15 0 0.15 pF 2,3,4\nInput capacitance\n(All other input-only pins)CI 0.75 1.4 0.75 1.35 0.75 1.3 0.75 1.3 0.75 1.2 pF 2,3,6\nInput capacitance delta\n(DQS and DQS)CDDQS 0 0.2 0 0.2 0 0.15 0 0.15 0 0.15 pF 2,3,5\nInput capacitance delta\n(All control input-only pins)CDI_CTRL -0.5 0.3 -0.5 0.3 -0.4 0.2 -0.4 0.2 -0.4 0.2 pF 2,3,7,8\nInput capacitance delta\n(all ADD and CMD input-only pins)CDI_ADD_CMD -0.5 0.5 -0.5 0.5 -0.4 0.4 -0.4 0.4 -0.4 0.4 pF 2,3,9,10\nInput/output capacitance delta\n(DQ, DM, DQS, DQS , TDQS, TDQS )CDIO -0.5 0.3 -0.5 0.3 -0.5 0.3 -0.5 0.3 -0.5 0.3 pF 2,3,11\nInput/output capacitance of ZQ pin CZQ - 3 - 3 - 3 - 3 - 3 pF 2, 3, 12\n- 43 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n13. Electrical Characteristics and AC timing for DDR3-800 to \nDDR3-1866\n13.1 Clock Specification\nThe jitter specified is a random jitter meeti ng a Gaussian distribution. Input clocks vi olating the min/max values may result i n malfunction of the DDR3 \nSDRAM device.\n13.1.1 Definition  for tCK(avg)\ntCK(avg) is calculated as the average clo ck period across any consecutive 200 cycle wi ndow, where each clock period is calculat ed from rising edge to \nrising edge.\n13.1.2 Definition for tCK(abs)\ntCK(abs) is defind as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs)  is not subject to produc-\ntion test.\n13.1.3 Definition for tCH(avg) and tCL(avg)\ntCH(avg) is defined as the average high pulse width, as calculated across any  consecutive 200 high pulses:\ntCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses:\n13.1.4 Definition for note for tJIT(per), tJIT(per, Ick)\ntJIT(per) is defined as the largest deviation of any single tCK from tCK(avg).  tJIT(per ) = min/max of {tCKi-tCK(avg) where i=1  to 200}\ntJIT(per) defines the single period ji tter when the DLL is already locked.\ntJIT(per,lck) uses  the same definition for singl e period jitter, during the DLL locking period only. \ntJIT(per) and tJIT(per,lck) are not subject to production test.\n13.1.5 Definition for tJIT(cc), tJIT(cc, Ick)\ntJIT(cc) is defined as th e absolute difference in clock period between two cons ecutive clock cycles:  tJ IT(cc) = Max of {tCKi+1 -tCKi}\ntJIT(cc) defines the cycl e to cycle jitter when the DLL is already locked.\ntJIT(cc,lck) uses  the same def inition for cycle to cycle jitter,  during the DLL locking period only.\ntJIT(cc) and tJIT(cc,lck) are not  subject to production test.\n13.1.6 Definition for tERR(nper)\ntERR is defined as the cumulative error across n multiple consecut ive cycles from tCK(avg). tERR  is not subject to production t est.N\nj=1tCKj N N=200 \uf0e5\nN\nj=1tCHj N x tCK(avg) N=200N\nj=1tCLj N x tCK(avg) N=200 \uf0e5 \uf0e5\n- 44 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n13.2 Refresh Parameters by Device Density\n[ Table 46 ] Refresh parameters by device density\nNOTE  :\n1. Users should refer to the DRAM supplier data sheet and/or t he DIMM SPD to determine if DDR3 SDRAM devices support the follow ing options or requirements referred to in \nthis material.\n2. Supported only for Industrial Temperature.\n13.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin\n DDR3 SDRAM Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.\n[ Table 47 ] DDR3-800 Speed Bins\n[ Table 48 ] DR3-1066 Speed BinsParameter Symbol 1Gb 2Gb 4Gb 8Gb Units NOTE\nAll Bank Refresh to active/refresh cmd time tRFC 110 160 260 350 ns\nAverage periodic refresh interval tREFI0\uf020\uf0b0C\uf020\uf0a3\uf020TCASE \uf0a3 85\uf0b0C 7.8 7.8 7.8 7.8 \uf06ds\n-40\uf020\uf0b0C\uf020\uf0a3\uf020TCASE \uf0a3 85\uf0b0C 7.8 7.8 7.8 7.8 \uf06ds 2\n85\uf020\uf0b0C\uf020\uf03c\uf020TCASE \uf0a3 95\uf0b0C 3.9 3.9 3.9 3.9 \uf06ds 1\nSpeed DDR3-800 \nUnits NOTE CL-nRCD-nRP 6 - 6 - 6\nParameter Symbol min max\nInternal read command to first data tAA 15 20 ns\nACT to internal read or write delay time tRCD 15 - ns\nPRE command period tRP 15 - ns\nACT to ACT or REF command period tRC 52.5 - ns\nACT to PRE command period tRAS 37.5 9*tREFI ns\nCL = 5 CWL = 5 tCK(AVG) 3.0 3.3 ns 1,2,3,4,10,11\nCL = 6 CWL = 5 tCK(AVG) 2.5 3.3 ns 1,2,3\nSupported CL Settings 5,6 nCK\nSupported CWL Settings 5 nCK\nSpeed DDR3-1066\nUnits NOTE CL-nRCD-nRP 7 - 7 - 7\nParameter Symbol min max\nInternal read command to first data tAA 13.125 20 ns\nACT to internal read or write delay time tRCD 13.125 - ns\nPRE command period tRP 13.125 - ns\nACT to ACT or REF command period tRC 50.625 - ns\nACT to PRE command period tRAS 37.5 9*tREFI ns\nCL = 5CWL = 5 tCK(AVG) 3.0 3.3 ns1,2,3,4,5,10,\n11\nCWL = 6 tCK(AVG) Reserved ns 4\nCL = 6CWL = 5 tCK(AVG) 2.5 3.3 ns 1,2,3,5\nCWL = 6 tCK(AVG) Reserved ns 1,2,3,4\nCL = 7CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3,4,9\nCL = 8CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3\nSupported CL Settings 5,6,7,8 nCK\nSupported CWL Settings 5,6 nCK\n- 45 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 49 ] DDR3-1333 Speed Bins\nSpeed DDR3-1333\nUnits NOTE CL-nRCD-nRP 9 -9 - 9\nParameter Symbol min max\nInternal read command to first data tAA13.5\n(13.125)9 20 ns\nACT to internal read or write delay time tRCD13.5\n(13.125)9 - ns\nPRE command period tRP13.5\n(13.125)9 - ns\nACT to ACT or REF command period tRC49.5\n(49.125)9 - ns\nACT to PRE command period tRAS 36 9*tREFI ns\nCL = 5CWL = 5 tCK(AVG) 3.0 3.3 ns1,2,3,4,6,10,\n11\nCWL = 6,7 tCK(AVG) Reserved ns 4\nCL = 6CWL = 5 tCK(AVG) 2.5 3.3 ns 1,2,3,6\nCWL = 6 tCK(AVG) Reserved ns 1,2,3,4,6\nCWL = 7 tCK(AVG) Reserved ns 4\nCL = 7CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3,4,6\nCWL = 7 tCK(AVG) Reserved ns 1,2,3,4\nCL = 8CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3,6\nCWL = 7 tCK(AVG) Reserved ns 1,2,3,4\nCL = 9CWL = 5,6 tCK(AVG) Reserved ns 4\nCWL = 7 tCK(AVG) 1.5 <1.875 ns 1,2,3,4,9\nCL = 10CWL = 5,6 tCK(AVG) Reserved ns 4\nCWL = 7 tCK(AVG) 1.5 <1.875 ns 1,2,3\nSupported CL Settings 5,6,7,8,9,10 nCK\nSupported CWL Settings 5,6,7 nCK\n- 46 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 50 ] DDR3-1600 Speed Bins\nSpeed DDR3-1600\nUnits NOTE CL-nRCD-nRP 11-11-11\nParameter Symbol min max\nInternal read command to first data tAA13.75\n(13.125)9 20 ns\nACT to internal read or write delay time tRCD13.75\n(13.125)9 - ns\nPRE command period tRP13.75\n(13.125)9 - ns\nACT to ACT or REF command period tRC48.75\n(48.125)9 - ns\nACT to PRE command period tRAS 35 9*tREFI ns\nCL = 5CWL = 5 tCK(AVG) 3.0 3.3 ns1,2,3,4,7,10,\n11\nCWL = 6,7,8 tCK(AVG) Reserved ns 4\nCL = 6CWL = 5 tCK(AVG) 2.5 3.3 ns 1,2,3,7\nCWL = 6 tCK(AVG) Reserved ns 1,2,3,4,7\nCWL = 7, 8 tCK(AVG) Reserved ns 4\nCL = 7CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3,4,7\nCWL = 7 tCK(AVG) Reserved ns 1,2,3,4,7\nCWL = 8 tCK(AVG) Reserved ns 4\nCL = 8CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3,7\nCWL = 7 tCK(AVG) Reserved ns 1,2,3,4,7\nCWL = 8 tCK(AVG) Reserved ns 1,2,3,4\nCL = 9CWL = 5,6 tCK(AVG) Reserved ns 4\nCWL = 7 tCK(AVG) 1.5 <1.875 ns 1,2,3,4,7\nCWL = 8 tCK(AVG) Reserved ns 1,2,3,4\nCL = 10CWL = 5,6 tCK(AVG) Reserved ns 4\nCWL = 7 tCK(AVG) 1.5 <1.875 ns 1,2,3,7\nCWL = 8 tCK(AVG) Reserved ns 1,2,3,4\nCL = 11CWL = 5,6,7 tCK(AVG) Reserved ns 4\nCWL = 8 tCK(AVG) 1.25 <1.5 ns 1,2,3,9\nSupported CL Settings 5,6,7,8,9,10,11 nCK\nSupported CWL Settings 5,6,7,8 nCK\n- 47 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 51 ] DDR3-1866 Speed Bins\nSpeed DDR3-1866\nUnits NOTE CL-nRCD-nRP 13-13-13\nParameter Symbol min max\nInternal read command to first data tAA13.91\n(13.125)12 20 ns\nACT to internal read or write delay time tRCD13.91\n(13.125)12 - ns\nPRE command period tRP13.91\n(13.125)12 - ns\nACT to ACT or REF command period tRC47.91\n(47.125)12 - ns\nACT to PRE command period tRAS 34 9*tREFI ns\nCL = 5CWL = 5 tCK(AVG) 3.0 3.3 ns1,2,3,4,8,10,\n11\nCWL = 6,7,8,9 tCK(AVG) Reserved ns 4\nCL = 6CWL = 5 tCK(AVG) 2.5 3.3 ns 1,2,3,8\nCWL = 6 tCK(AVG) Reserved ns 1,2,3,4,8\nCWL = 7,8,9 tCK(AVG) Reserved ns 4\nCL = 7CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 2.5 ns 1,2,3,4,8\nCWL = 7,8,9 tCK(AVG) Reserved ns 4\nCL = 8CWL = 5 tCK(AVG) Reserved ns 4\nCWL = 6 tCK(AVG) 1.875 <2.5 ns 1,2,3,8\nCWL = 7 tCK(AVG) Reserved ns 1,2,3,4,8\nCWL = 8,9 tCK(AVG) Reserved ns 4\nCL = 9CWL = 5,6 tCK(AVG) Reserved ns 4\nCWL = 7 tCK(AVG) 1.5 1.875 ns 1,2,3,4,8\nCWL = 8 tCK(AVG) Reserved ns 4\nCWL = 9 tCK(AVG) Reserved ns 4\nCL = 10CWL = 5,6 tCK(AVG) Reserved ns 4\nCWL = 7 tCK(AVG) 1.5 <1.875 ns 1,2,3,8\nCWL = 8 tCK(AVG) Reserved ns 1,2,3,4,8\nCL = 11CWL = 5,6,7 tCK(AVG) Reserved ns 4\nCWL = 8 tCK(AVG) 1.25 1.5 ns 1,2,3,4,8\nCWL = 9 tCK(AVG) Reserved ns 1,2,3,4\nCL = 12CWL = 5,6,7,8 tCK(AVG) Reserved ns 4\nCWL = 9 tCK(AVG) Reserved ns 1,2,3,4\nCL = 13CWL = 5,6,7,8 tCK(AVG) Reserved ns 4\nCWL = 9 tCK(AVG) 1.071 <1.25 ns 1,2,3,9\nSupported CL Settings 5,6,7,8,9,10,11,13 nCK\nSupported CWL Settings 5,6,7,8,9 nCK\n- 48 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n13.3.1 Speed Bin Table Notes\nAbsolute Specification {TOPER ; VDDQ = VDD = 1.35V(1.28V~1.45V) & 1.5V(1.425V~1.575V)};\nNOTE  :\n1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), bo th need to be fulfilled: Requirements \nfrom CL setting as well as requirements from CWL setting.\n2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possi ble intermediate frequencies may not be guar-\nanteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating  CL [nCK] = tAA [ns] / tCK(AVG) [ns], \nrounding up to the next "Supported CL".\n3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid spee d bin (i.e. 3.3ns or 2.5ns or 1.875 ns or \n1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.\n4. "Reserved" settings are not allowed. User must program a different value.\n5. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/\nCharacterization.\n6. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/\nCharacterization.\n7. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/\nCharacterization.\n8. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/\nCharacterization.\n9. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must b e programmed to match. For example, \nDDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDm in (Byte 18), and tRPmin (Byte \n20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for  tAAmin (Byte16), tRCDmin (Byte \n18), and tRPmin (Byte 20). DDR3-1866(CL13) devices supporting downshift to DDR3-1600(CL11) or DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in \nSPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin  (Byte 20). DDR3-1600 devices supporting down binning to DDR3-1333 or DDR3-1066 should program \n13.125ns in SPD byte for tAAmin (Byte 16), tRCDmin (Byte 18) and tRPmin (Byte 20).  Once tRP (Byte 20) is programmed to 13.125n s, tRCmin (Byte 21,23) also should be \nprogrammed accodingly.  For example, 49.125ns, (tRASmin + tRPmin = 36ns + 13.125ns) for DDR3-1333 and 48.125ns (tRASmin + tRPmi n = 35ns + 13.125ns) for DDR3-\n1600. \n10. DDR3 800 AC timing apply if DRAM operates at lower than 800 MT/s data rate.11. For CL5 support, refer to DIMM SPD information. DRAM is re quired to support CL5. CL5 is not mandatory in SPD coding.\n12. For devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/tRCD/tRPmin must be 13.125ns.  SPD setting must b e programed to match.  For example, \nDDR3-1866 devices supporting down binning to DDR3-1600 or DDR3-1333 or 1066 should program 13.125ns in SPD bytes for tAAmin(byt e16), tRCDmin(Byte18) and tRP-\nmin (byte20).  Once tRP (Byte20) is programmed to 13.125ns, tRCmin (Byte21,23) also should be programmed accordingly.  For exam ple, 47.125ns (tRASmin + tRPmin = \n34ns + 13.125ns)\n- 49 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n14. Timing Parameters by Speed Grade\n[ Table 52 ] Timing Parameters by Speed Bin(Cont.)\nSpeed DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits NOTE\nParameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX\nClock Timing\nMinimum Clock Cycle Time (DLL off mode)tCK(DLL_OF\nF)8 - 8 - 8 - 8 - 8 - ns 6\nAverage Clock Period tCK(avg) See Speed Bins Table ps\nClock Period tCK(abs)tCK(avg)mi\nn + \ntJIT(per)mintCK(avg)ma\nx + \ntJIT(per)ma\nxtCK(avg)mi\nn + \ntJIT(per)mintCK(avg)ma\nx + \ntJIT(per)ma\nxtCK(avg)mi\nn + \ntJIT(per)mintCK(avg)ma\nx + \ntJIT(per)ma\nxtCK(avg)mi\nn + \ntJIT(per)mintCK(avg)ma\nx + \ntJIT(per)ma\nxtCK(avg)mi\nn + \ntJIT(per)mintCK(avg)ma\nx + \ntJIT(per)ma\nxps\nAverage high pulse width tCH(avg) 0.47 0.53 0.47 0.53 0.47 0.53 0.47 0.53 0.47 0.53 tCK(avg)\nAverage low pulse width tCL(avg) 0.47 0.53 0.47 0.53 0.47 0.53 0.47 0.53 0.47 0.53 tCK(avg)\nClock Period Jitter tJIT(per) -100 100 -90 90 -80 80 -70 70 -60 60 ps\nClock Period Jitter during DLL locking period tJIT(per, lck) -90 90 -80 80 -70 70 -60 60 -50 50 ps\nCycle to Cycle Period Jitter tJIT(cc) 200 180 160 140 120 ps\nCycle to Cycle Period Jitter during DLL locking period tJIT(cc, lck) 180 160 140 120 100 ps\nCumulative error across 2 cycles tERR(2per) - 147 147 - 132 132 - 118 118 -103 103 -88 88 ps\nCumulative error across 3 cycles tERR(3per) - 175 175 - 157 157 - 140 140 -122 122 -105 105 ps\nCumulative error across 4 cycles tERR(4per) - 194 194 - 175 175 - 155 155 -136 136 -117 117 ps\nCumulative error across 5 cycles tERR(5per) - 209 209 - 188 188 - 168 168 -147 147 -126 126 ps\nCumulative error across 6 cycles tERR(6per) - 222 222 - 200 200 - 177 177 -155 155 -133 133 ps\nCumulative error across 7 cycles tERR(7per) - 232 232 - 209 209 - 186 186 -163 163 -139 139 ps\nCumulative error across 8 cycles tERR(8per) - 241 241 - 217 217 - 193 193 -169 169 -145 145 ps\nCumulative error across 9 cycles tERR(9per) - 249 249 - 224 224 - 200 200 -175 175 -150 150 ps\nCumulative error across 10 cycles tERR(10per) - 257 257 - 231 231 - 205 205 -180 180 -154 154 ps\nCumulative error across 11 cycles tERR(11per) - 263 263 - 237 237 - 210 210 -184 184 -158 158 ps\nCumulative error across 12 cycles tERR(12per) - 269 269 - 242 242 - 215 215 -188 188 -161 161 ps\nCumulative error across n = 13, 14 ... 49, 50 cycles tERR(nper)tERR(nper)min = (1 + 0.68ln(n))*tJIT(per)min\ntERR(nper)max = (1 + 0.68ln(n))*tJIT(per)maxps 24\nAbsolute clock HIGH pulse width tCH(abs) 0.43 - 0.43 - 0.43 - 0.43 - 0.43 - tCK(avg) 25\nAbsolute clock Low pulse width tCL(abs) 0.43 - 0.43 - 0.43 - 0.43 - 0.43 - tCK(avg) 26\nData Timing\nDQS,DQS  to DQ skew, per group, per access tDQSQ - 200 - 150 - 125 - 100 - 85 ps 13\nDQ output hold time from DQS, DQS tQH 0.38 - 0.38 - 0.38 - 0.38 - 0.38 - tCK(avg) 13, g\nDQ low-impedance time from CK, CK tLZ(DQ) -800 400 -600 300 -500 250 -450 225 -390 195 ps 13,14, f\nDQ high-impedance time from CK, CK tHZ(DQ) - 400 - 300 - 250 - 225 - 195 ps 13,14, f\nData setup time to DQS, DQS  referenced to \nVIH(AC)VIL(AC) levels1.35V\ntDS(base)\nAC16090 - 40 - ------ p s d ,  1 7\ntDS(base)\nAC135140 - 90 - 45 - 25 - - - ps d, 17\ntDS(base)\nAC125- - - - - - - - 10 - ps d, 17\n1.5V\ntDS(base)\nAC17575 - 25 - - - - - - - ps d, 17\ntDS(base)\nAC150125 - 75 - 30 - 10 - - - ps d, 17\ntDS(base)\nAC135- - - - - - - - 68 - ps d, 17\nData hold time from DQS, DQS  referenced to \nVIH(DC)VIL(DC) levels1.35V\ntDH(base)\nDC90160 - 110 - 75 - 55 - 30 - ps d, 17\n1.5V\ntDH(base)\nDC100150 - 100 - 65 - 45 - 20 - ps d, 17\nDQ and DM Input pulse width for each input tDIPW 600 - 490 - 400 - 360 - 320 - ps 28\n- 50 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 52 ] Timing Parameters by Speed Bin (Cont.)\nSpeed DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits NOTE\nParameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX\nData Strobe Timing\nDQS, DQS  differential READ Preamble tRPRE 0.9 Note 19 0.9 Note 19 0.9 Note 19 0.9 Note 19 0.9 NOTE 19 tCK(avg) 13, 19, g\nDQS, DQS  differential READ Postamble tRPST 0.3 Note 11 0.3 Note 11 0.3 Note 11 0.3 Note 11 0.3 NOTE 11 tCK(avg) 11, 13, b\nDQS, DQS  differential output high time tQSH 0.38 - 0.38 - 0.4 - 0.4 - 0.4 - tCK(avg) 13, g\nDQS, DQS  differential output low time tQSL 0.38 - 0.38 - 0.4 - 0.4 - 0.4 - tCK(avg) 13, g\nDQS, DQS  differential WRITE Preamble tWPRE 0.9 - 0.9 - 0.9 - 0.9 - 0.9 - tCK(avg)\nDQS, DQS  differential WRITE Postamble tWPST 0.3 - 0.3 - 0.3 - 0.3 - 0.3 - tCK(avg)\nDQS, DQS  rising edge output access time from rising \nCK, CKtDQSCK -400 400 -300 300 -255 255 -225 225 -195 195 ps 13,f\nDQS, DQS  low-impedance time (Referenced from RL-\n1)tLZ(DQS) -800 400 -600 300 -500 250 -450 225 -390 195 ps 13,14,f\nDQS, DQS  high-impedance time (Referenced from \nRL+BL/2)tHZ(DQS) - 400 - 300 - 250 - 225 - 195 ps 12,13,14\nDQS, DQS  differential input low pulse width tDQSL 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tCK(avg) 29, 31\nDQS, DQS  differential input high pulse width tDQSH 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tCK(avg) 30, 31\nDQS, DQS  rising edge to CK, CK  rising edge tDQSS -0.25 0.25 -0.25 0.25 -0.25 0.25 -0.27 0.27 -0.27 0.27 tCK(avg) c\nDQS,DQS  falling edge setup time to CK, CK  rising edge tDSS 0.2 - 0.2 - 0.2 - 0.18 - 0.18 - tCK(avg) c, 32\nDQS,DQS  falling edge hold time to CK, CK  rising edge tDSH 0.2 - 0.2 - 0.2 - 0.18 - 0.18 - tCK(avg) c, 32\nCommand and Address Timing\nDLL locking time tDLLK 512 - 512 - 512 - 512 - 512 - nCK\ninternal READ Command to PRECHARGE Command delaytRTPmax\n(4nCK,7.5\nns)-max\n(4nCK,7.5\nns)-max\n(4nCK,7.5n\ns)-max\n(4nCK,7.5\nns)-max\n(4nCK,7.5\nns)- e\nDelay from start of internal write transaction to internal read commandtWTRmax\n(4nCK,7.5\nns)-max\n(4nCK,7.5\nns)-max\n(4nCK,7.5n\ns)-max\n(4nCK,7.5\nns)-max\n(4nCK,7.5\nns)- e,18\nWRITE recovery time tWR 15 - 15 - 15 - 15 - 15 - ns e\nMode Register Set command cycle time tMRD 4 - 4 - 4 - 4 - 4 - nCK\nMode Register Set command update delay tMODmax\n(12nCK,15\nns)-max\n(12nCK,15\nns)-max\n(12nCK,15\nns)-max\n(12nCK,15\nns)-max\n(12nCK,15\nns)-\nCAS to CAS  command delay tCCD 4 - 4 - 4 - 4 - 4 - nCK\nAuto precharge write recovery + precharge time tDAL(min) WR + roundup (tRP / tCK(AVG)) nCK\nMulti-Purpose Register Recovery Time tMPRR 1 - 1 - 1 - 1 - 1 - nCK 22\nACTIVE to PRECHARGE command period tRAS See “Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin” ns e\nACTIVE to ACTIVE command period for 1KB page size tRRDmax\n(4nCK,10n\ns)-max\n(4nCK,7.5\nns)-max\n(4nCK,6ns)-max\n(4nCK,6ns\n)-max\n(4nCK, \n5ns)- e\nACTIVE to ACTIVE command period for 2KB page size tRRDmax\n(4nCK,10n\ns)-max\n(4nCK,10n\ns)-max\n(4nCK,7.5n\ns)-max\n(4nCK,7.5\nns)-max\n(4nCK, \n6ns)- e\nFour activate window for 1KB page size tFAW 40 - 37.5 - 30 - 30 - 27 - ns e\nFour activate window for 2KB page size tFAW 50 - 50 - 45 - 40 - 35 - ns e\nCommand and Address setup time to CK, CK  refer-\nenced to VIH(AC) / VIL(AC) levels1.35V\ntIS(base)\nAC160215 - 140 - 80 - 60 - - - ps b,16\ntIS(base)\nAC135365 - 290 - 205 - 185 - - - ps b,16,27\ntIS(base)\nAC125- - - - - - - - 75 - ps b,16,27\n1.5V\ntIS(base)\nAC175200 - 125 - 65 - 45 - - - ps b,16\ntIS(base)\nAC150350 - 275 - 190 - 170 - - - ps b,16,27\ntIS(base)\nAC135- - - - - - - - 65 - ps b,16\ntIS(base)\nAC125- - - - - - - - 150 - ps b,16,27\n- 51 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 52 ] Timing Parameters by Speed Bin (Cont.)\nSpeed DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits NOTE\nParameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX\nCommand and Address Timing\nCommand and Address hold time from CK, CK  refer-\nenced to VIH(DC) / VIL(DC) levels1.35V\ntIH(base)\nDC90285 - 210 - 150 - 130 - 110 - ps b,16\n1.5V\ntIH(base)\nDC100275 200 140 120 - 100 - ps b,16\nControl & Address Input pulse width for each input tIPW 900 - 780 - 620 - 560 - 535 - ps 28\nCalibration Timing\nPower-up and RESET calibration time tZQinitI 512 - 512 - 512 - 512 -max(512n\nCK,640ns\n)- nCK\nNormal operation Full calibration time tZQoper 256 - 256 - 256 - 256 -max(256n\nCK,320ns\n)- nCK\nNormal operation short calibration time tZQCS 64 - 64 - 64 - 64 -max(64nC\nK,80ns)- nCK 23\nReset Timing\nExit Reset from CKE HIGH to a valid command tXPRmax(5nC\nK, tRFC + \n10ns)-max(5nC\nK, tRFC + \n10ns)-max(5nC\nK, tRFC + \n10ns)-max(5nC\nK, tRFC + \n10ns)-max(5nC\nK, \ntRFC(min) \n+ 10ns)-\nSelf Refresh Timing\nExit Self Refresh to commands not requiring a locked DLLtXSmax(5nC\nK,tRFC + \n10ns)-max(5nC\nK,tRFC + \n10ns)-max(5nC\nK,tRFC + \n10ns)-max(5nC\nK,tRFC + \n10ns)-max(5nC\nK,tRFC(m\nin) + 10ns)-\nExit Self Refresh to commands requiring a locked \nDLLtXSDLLtDLLK(mi\nn)-tDLLK(mi\nn)-tDLLK(mi\nn)-tDLLK(mi\nn)-tDLLK(mi\nn)- nCK\nMinimum CKE low width for Self refresh entry to exit timingtCKESRtCKE(min\n) + 1tCK-tCKE(min\n) + 1tCK-tCKE(min\n) + 1tCK-tCKE(min) \n+ 1tCK-tCKE(min) \n+ 1nCK-\nValid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)tCKSREmax(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-\nValid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset ExittCKSRXmax(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-max(5nC\nK,\n10ns)-\nPower Down Timing\nExit Power Down with DLL on to any valid com-\nmand;Exit Precharge Power Down with DLLfrozen to commands not requiring a locked DLL tXPmax\n(3nCK,\n7.5ns)-max\n(3nCK,\n7.5ns)-max\n(3nCK,6n\ns)-max\n(3nCK,6n\ns)-max(3nC\nK,6ns)-\nExit Precharge Power Down with DLL frozen to com-\nmands requiring a locked DLLtXPDLLmax\n(10nCK,\n24ns)-max\n(10nCK,\n24ns)-max\n(10nCK,\n24ns)-max\n(10nCK,\n24ns)-max(10nC\nK,24ns)- 2\nCKE minimum pulse width tCKEmax\n(3nCK,\n7.5ns)-max\n(3nCK,\n5.625ns)-max\n(3nCK,\n5.625ns)-max\n(3nCK,5n\ns)-max(3nC\nK,5ns)-\nCommand pass disable delay tCPDED 1 - 1 - 1 - 1 - 2 - nCK\nPower Down Entry to Exit Timing tPDtCKE(min\n)9*tREFItCKE(min\n)9*tREFItCKE(min\n)9*tREFI tCKE(min) 9*tREFI tCKE(min) 9*tREFI tCK(avg) 15\nTiming of ACT command to Power Down entry tACTPDEN 1 - 1 - 1 - 1 - 1 - nCK 20\nTiming of PRE command to Power Down entry tPRPDEN 1 - 1 - 1 - 1 - 1 - nCK 20\nTiming of RD/RDA command to Power Down entry tRDPDEN RL + 4 +1 - RL + 4 +1 - RL + 4 +1 - RL + 4 +1 - RL + 4 +1 -\nTiming of WR command to Power Down entry(BL8OTF, BL8MRS, BC4OTF)tWRPDENWL + 4 \n+(tWR/\ntCK(avg))-WL + 4 \n+(tWR/\ntCK(avg))-WL + 4 \n+(tWR/\ntCK(avg))-WL + 4 \n+(tWR/\ntCK(avg))-WL + 4 \n+(tWR/\ntCK(avg))- nCK 9\nTiming of WRA command to Power Down entry\n(BL8OTF, BL8MRS, BC4OTF)tWRAPDENWL + 4 \n+WR +1-WL + 4 \n+WR +1-WL + 4 \n+WR +1-WL + 4 \n+WR +1-WL + 4 \n+WR +1- nCK 10\nTiming of WR command to Power Down entry(BC4MRS)tWRPDENWL + 2 \n+(tWR/\ntCK(avg))-WL + 2 \n+(tWR/\ntCK(avg))-WL + 2 \n+(tWR/\ntCK(avg))-WL + 2 \n+(tWR/\ntCK(avg))-WL + 2 \n+(tWR/\ntCK(avg))- nCK 9\nTiming of WRA command to Power Down entry\n(BC4MRS)tWRAPDENWL +2 \n+WR +1-WL +2 \n+WR +1-WL +2 \n+WR +1-WL +2 \n+WR +1-WL +2 \n+WR +1- nCK 10\nTiming of REF command to Power Down entry tREFPDEN 1 - 1 - 1 - 1 - 1 - 20,21\nTiming of MRS command to Power Down entry tMRSPDENtMOD(mi\nn)-tMOD(mi\nn)-tMOD(mi\nn)-tMOD(min\n)-tMOD(min\n)-\n ODT Timing\nODT high time without write command or with write command and BC4ODTH4 4 - 4 - 4 - 4 - 4 - nCK\nODT high time with Write command and BL8 ODTH8 6 - 6 - 6 - 6 - 6 - nCK\n- 52 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 52 ] Timing Parameters by Speed Bin\nSpeed DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866\nUnits NOTE\nParameter Symbol MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX\n ODT Timing\nAsynchronous RTT turn-on delay (Power-Down with \nDLL frozen)tAONPD 2 8.5 2 8.5 2 8.5 2 8.5 2 8.5 ns\nAsynchronous RTT turn-off delay (Power-Down with DLL frozen)tAOFPD 2 8.5 2 8.5 2 8.5 2 8.5 2 8.5 ns\nRTT turn-on tAON -400 400 -300 300 -250 250 -225 225 -195 195 ps 7,f\nRTT_NOM and RTT_WR turn-off time from ODTLoff referencetAOF 0.3 0.7 0.3 0.7 0.3 0.7 0.3 0.7 0.3 0.7 tCK(avg) 8,f\nRTT dynamic change skew tADC 0.3 0.7 0.3 0.7 0.3 0.7 0.3 0.7 0.3 0.7 tCK(avg) f\n Write Leveling Timing\nFirst DQS/DQS  rising edge after write\nleveling mode is programmedtWLMRD 40 - 40 - 40 - 40 - 40 - tCK(avg) 3\nDQS/DQS  delay after write leveling\nmode is programmedtWLDQSEN 25 - 25 - 25 - 25 - 25 - tCK(avg) 3\nWrite leveling setup time from rising CK, CK  crossing \nto rising DQS, DQS  crossingtWLS 325 - 245 - 195 - 165 - 140 - ps\nWrite leveling hold time from rising DQS, DQS  cross-\ning to rising CK, CK  crossingtWLH 325 - 245 - 195 - 165 - 140 - ps\nWrite leveling output delay tWLO 0 9 0 9 0 9 0 7.5 0 7.5 ns\nWrite leveling output error tWLOE 0 2 0 2 0 2 0 2 0 2 ns\n- 53 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n14.1 Jitter Notes\nSpecific Note a Unit ’tCK(avg)’ represents the actual tCK(avg) of the input cl ock under operation. Unit ’nCK’ represents one clock cycle of the  \ninput clock, counting the actual clock edges .ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, \nanother Mode Register Set command may be registered at Tm +4, even if (Tm+4 - Tm) is 4 x tCK(avg) + tERR(4per),min.\nSpecific Note b These parameters are measured from a command/address signal (CKE, CS , RAS , CAS , WE , ODT, BA0, A0, A1, etc.) transition \nedge to its respective clock signal (CK/CK ) crossing. The spec values are not affect ed by the amount of clock jitter applied (i.e. \ntJIT(per), tJIT(cc), etc.), as the setup and hold are relative  to the clock signal crossing that latches the command/address. T hat is, \nthese parameters should be met whether clock jitter is present or not.\nSpecific Note c These parameters are measured from a data strobe signal (DQS(L/U), DQS (L/U)) crossing to its resp ective clock signal (CK, CK ) \ncrossing. The spec values are not affected by the amount of cl ock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are  relative \nto the clock signal crossing. That is , these parameters should be met whether clock jitter is present or not.\nSpecific Note d These parameters are measured from a data signal (DM(L/U), DQ (L/U)0, DQ(L/U)1, etc.) transition edge to its respective data \nstrobe signal (DQS(L/U), DQS (L/U)) crossing.\nSpecific Note e For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock \ncycles, assuming all input cloc k jitter specifications are sati sfied. For example, the device will support tnRP = RU{tRP / tCK( avg)}, \nwhich is in clock cycles, if all input clock jitter specificat ions are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns , the \ndevice will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge com -\nmand at Tm and Active command at Tm+6 is valid even  if (Tm+6 - Tm) is less than 15ns due to input clock jitter.\nSpecific Note f When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper),act of the inp ut \nclock, where 2 <= m <= 12. (output deratings are relative to the SDRAM input clock.) \nFor example, if the measured jitter into a DDR3-800 SDRA M has tERR(mper),act,min = - 172 ps and tERR(mper),act,max = + \n193 ps, then tDQSCK,min(derated) = tDQSCK,min - tERR(mper ),act,max = - 400 ps - 193 ps = - 593 ps and tDQSCK,max(der-\nated) = tDQSCK,max - tERR(mper),act,min = 400 ps + 172 ps = + 572 ps. Similarly, tLZ(DQ) for DDR3-800 derates to \ntLZ(DQ),min(derated) = - 800 ps - 193 ps = - 993 ps and tLZ(DQ),max(derated) = 400 ps + 172 ps = + 572 ps. (Caution on the \nmin/max usage!)Note that tERR(mper),act,min is the minimum measured value of tERR(nper) where 2 <= n <=\n12, and tERR(mper),act,max is the maximum meas ured value of tERR(nper) where 2 <= n <= 12.\nSpecific Note g When the device is operated with i nput clock jitter, this parameter needs to be der ated by the actual tJIT(per),act of the inpu t \nclock. (output deratings are relative to the SDRAM input cloc k.) For example, if the measur ed jitter into a DDR3-800 SDRAM has \ntCK(avg),act = 2500 ps, tJIT(per),act,min = - 72 ps and tJIT( per),act,max = + 93 ps, then tRPRE,min(derated) = tRPRE,min + \ntJIT(per),act,min = 0.9 x tCK(avg),act + tJIT(per),act,min = 0.9 x 2500 ps - 72 ps = + 2178 ps. Similarly, tQH,min(derated) = \ntQH,min + tJIT(per),act,min = 0.38 x tCK(av g),act + tJIT(per),act,min = 0.38 x 2500 ps - 72 ps = + 878 ps. (Caution on the min/\nmax usage!)\n- 54 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n14.2 Timing Parameter Notes\n1. Actual value dependant upon measurement level definitions see "Device Operation & Timing Diagram Datasheet".\n2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.\n3. The max values are system dependent.4. WR as programmed in mode register5. Value must be rounded-up to next higher integer value6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.\n7. For definition of RTT turn-on time tAON see "Device Operation & Timing Diagram Datasheet"\n8. For definition of RTT turn-off time tAOF see "Device Operation & Timing Diagram Datasheet".9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.10. WR in clock cycles as programmed in MR011. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See " Device Operation & Timing \nDiagram Datasheet.\n12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this pa rameter needs to be derated\n       by 14.1-Jitter Notes on page 53\n13. Value is only valid for RON34\n14. Single ended signal parameter. Refer to chapter 8 and chapter 9 for definition and measurement method.\n15. tREFI depends on T\nOPER\n16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK  differential slew rate, Note for DQ and DM signals,\n      VREF(DC) = VREFDQ(DC). For input only pins except RESET , VREF(DC)=VREFCA(DC). \n      See Address/Command Setup, Hold and Derating : on page 55. .\n17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS  differential slew rate. Note for DQ and DM signals, \n      VREF(DC)= VREFDQ(DC). For input only pins except RESET , VREF(DC)=VREFCA(DC).\n      See Data Setup, Hold and Slew Rate Derating : on page 64.\n18. Start of internal write transaction is defined as follows ;\n      For BL8 (fixed by MRS and on-the-fly) : Rising clock edge 4 clock cycles after WL.\n      For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL\n      For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL\n19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side. See "Device Operation  & Timing Diagram Data-\nsheet"\n20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in pro gress, but power-down \n      IDD spec will not be applied until finishing those operations.\n21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where  additional time \n      such as tXPDLL(min) is also required. See "Device Operation & Timing Diagram Datasheet".\n22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.\n23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for  all speed bins assuming \nthe maximum sensitivities specified in the ’Output Driver Voltage and Temperature Sensitivity’ and ’ODT Voltage and Temperature  Sensitivity’ tables. The \nappropriate interval between ZQCS commands can be determined from these tables and other application specific parameters.\n     One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate)  drift rates that the SDRAM is sub-\nject to in the application, is illustrated. The interval could be defined by the following formula:\nwhere TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.\nFor example, if TSens = 1.5% / \uf0b0C, VSens = 0.15% / mV, Tdriftrate = 1 \uf0b0C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calcu-\nlated as:\n24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.\n25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling ed ge.\n26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edg e.\n27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating  to accommodate for the lower alter-\nnate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv - 150 mV) / 1 V/ns].\n28. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC)\n29. tDQSL describes the instantaneous differential input low pulse width on DQS-DQS , as measured from one falling edge to the next consecutive rising edge.\n30. tDQSH describes the instantaneous differential input high pulse width on DQS-DQS , as measured from one rising edge to the next consecutive falling edge.\n31. tDQSH, act + tDQSL, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in  the application.\n32. tDSH, act + tDSS, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in t he application.ZQCorrection\n(TSens x Tdriftrate) + (VSens x Vdriftrate)\n0.5\n(1.5 x 1) + (0.15 x 15)= 0.133 ~~ 128ms\n- 55 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n14.3 Address/Command Setup,  Hold and Derating :\nFor all input signals the total tIS (setup time) and tIH (hold time ) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see \nTable 53) to the \uf044tIS and \uf044tIH derating value (see Table 55) respectively.\nExample: tIS (total setup time) = tIS(base) + \uf044tIS Setup (tIS) nominal slew rate fo r a rising signal is defined as the slew rate between the last crossing of \nVREF(DC) and the first crossing of VIH(AC)min. Setup (tIS) nominal slew rate for a falling signal  is defined as the slew rate between the last crossing of \nVREF(DC) and the first crossing of VIL(AC)max. If the actual signal is  always earlier than the nominal slew rate line between shaded ’VREF(DC) to ac \nregion’, use nominal slew rate for derating value (see 21-Illustration of nominal slew rate and tVAC for setup time tDS (for DQ  with respect to strobe) and \ntIS on page 60). If the actual signal is later than t he nominal slew rate line anywhere between shaded ’VREF(DC) to ac region’, the slew rate of a tangent \nline to the actual signal from the ac leve l to dc level is used for derating value (see 23-Illustration of tangent line for set up time tDS (for DQ with respect to \nstrobe) and tIS on page 62).\nHold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). \nHold (tIH) nominal slew rate for a falling signal is defined as the slew  rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC). If \nthe actual signal is always later than the nominal slew rate line between shaded ’dc to VREF(DC) region’, use nominal slew rate for derating value (see 22-\nIllustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH on page 61). If the actual signal i s earlier than the nominal slew \nrate line anywhere between shaded ’dc to VREF(DC) region’, the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used \nfor derating value (see 24-Illustration of tangent line for hold ti me tDH (for DQ with respect to strobe) and tIH on page 63).\nFor a valid transition the input signal has to remain above/below VIH/IL(AC) for some time tVAC (see Table 51).\nAlthough for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(AC) at the time of the rising clock \ntransition) a valid input sig nal is still required to comp lete the transition and reach VIH/IL(AC).\nFor slew rates in between the values listed in Table 55, the derating values may obtai ned by linear interpolation.\nThese values are typically not subj ect to production test. They are ve rified by design and characterization.\n[ Table 53 ] ADD/CMD Setup and Hold Base-Values for 1V/ns  (1.35V)\nNOTE :\n1. AC/DC referenced for 1V/ns Address/Command slew rate and 2 V/ns differential CK-CK# slew rate\n2. The tIS(base) AC135 specifications are adjusted from the tIS(base) AC160 specification by adding an additional 125 ps for DD R3L-800/1066 or 100ps for DDR3L-1333/1600 \nof derating to accommodate for the lower alternate threshold of 135 mV and another 25 ps to account for the earlier reference p oint [(160mv - 135 mV) / 1 V/ns].\n3. The tIS(base) AC125 specifications are adj usted from the tIS(base) AC135 specificati on by adding an additional 75 ps for DDR 3L-1866 of derating to accommodate for the \nlower alternate threshold of 135 mV and another 10 ps to acc ount for the earlier reference point [(135mv - 125 mV) / 1 V/ns].\n[ Table 54 ] ADD/CMD Setup and Hold Base-Values for 1V/ns (1.5V)\nNOTE:\n1.AC/DC referenced for 1V/ns Address/Command slew rate and 2 V/ns differential CK-CK# slew rate\n2.The tIS(base) AC150 specificat ions are adjusted from the tIS(base) AC175 specif ication by adding an additional 125 ps for DDR 3-800/1066 or 100ps for DDR3-1333/1600 of \nderating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference poin t [(175 mv - 150 mV) / 1 V/ns].\n3.The tIS(base) AC125 specifications are adjusted from the tI S(base) AC135 specification by adding an additional 75 ps for DDR3 -1866 and 65ps for DDR3-2133 to \naccommodate for the lower alternate threshold of 125 mV and another 10 ps to account for the earlier reference point [(135 mv -  125 mV) / 1 V/ns].[ps] DDR3L-800 DDR3L-1066 DDR3L-1333 DDR3L-1600 DDR3L-1866 reference Note\nDDR3LtIS(base) AC160 215 140 80 60 -VIH/L(AC) 1\ntIS(base) AC135 365 290 205 185 65 VIH/L(AC) 1,2\ntIS(base) AC125 - - - - 150 VIH/L(AC) 1,3\ntIH(base)-DC90 285 210 150 130 110 VIH/L(DC) 1\n[ps] DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866 reference\nDDR3tIS(base) AC175 200 125 65 45 -VIH/L(AC)\ntIS(base) AC150 350 275 190 170 -VIH/L(AC)\ntIS(base) AC135 - - - - 65 VIH/L(AC)\ntIS(base) AC125 - - - - 150 VIH/L(AC)\ntIS(base) AC100 275 200 140 120 100 VIH/L(DC)\n- 56 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 55 ] Derating values DDR3L-800/1066/1333/1600 tIS/tIH-AC/DC based  AC160 Threshold (1.35V)\n[ Table 56 ] Derating values DDR3L-800/1066/1333/1600 tIS/tIH-AC/DC based - Alternate AC135 Threshold  (1.35V)\n[ Table 57 ] Derating values DDR3L-1866 tIS/tIH-AC/DC based - Alternate AC125 Threshold  (1.35V)\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAC160 Threshold -> VIH(AC) = VREF(DC) + 160mV, VIL(AC) = VREF(DC) - 160mV\nCLK,CLK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 08 04 58 04 58 04 58 85 39 66 1 1 0 4 6 9 1 1 2 7 9 1 2 0 9 5\n1 . 55 33 05 33 05 33 06 13 86 94 67 75 48 56 49 38 0\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 00 . 9 - 1- 3- 1- 3- 1- 3 7 51 5 1 3 2 3 2 1 3 1 3 1 3 9 4 7\n0 . 8 - 3- 8- 3- 8- 3- 8 5 11 392 1 1 7 2 9 2 7 3 7 4 3\n0.7 -5 -13 -5 -13 -5 -13 3 -5 11 3 19 11 27 21 35 370.6 -8 -20 -8 -20 -8 -20 0 -12 8 -4 16 4 24 14 32 30\n0.5 -20 -30 -20 -30 -20 -30 -12 -22 -4 -14 4 -6 12 4 20 20\n0.4 -40 -45 -40 -45 -40 -45 -32 -37 -24 -29 -16 -21 -8 -11 0 5\n\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAlternate AC135 Threshold -> VIH(AC) = VREF(DC) + 135mV, VIL(AC) = VREF(DC) - 135mV\nCLK,CLK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 0 6 84 56 84 56 84 57 65 38 46 19 26 9 1 0 0 7 9 1 0 8 9 5\n1 . 5 4 53 04 53 04 53 05 33 86 14 66 95 47 76 48 58 0\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 00 . 92 - 3 2 - 3 2 - 31 0 5 1 81 32 62 13 43 14 24 7\n0 . 83 - 8 3 - 8 3 - 8 1 1 1 1 9 9 2 71 73 52 74 34 3\n0.7 6 -13 6 -13 6 -13 14 -5 22 3 30 11 38 21 46 370 . 69- 2 09- 2 09- 2 0 1 7 - 1 2 2 5- 43 3 4 4 11 44 93 0\n0.5 5 -30 5 -30 5 -30 13 -22 21 -14 29 -6 37 4 45 20\n0.4 -3 -45 -3 -45 -3 -45 6 -37 14 -29 22 -21 30 -11 38 5\n\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAlternate AC135 Threshold -> VIH(AC) = VREF(DC) + 125mV, VIL(AC) = VREF(DC) - 125mV\nCLK,CLK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 0 6 34 56 34 56 34 57 15 37 96 18 76 99 57 9 1 0 3 9 5\n1 . 5 4 23 04 23 04 23 05 03 85 84 66 65 47 46 48 28 0\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 0\n0.9 3 -3 3 -3 3 -3 11 5 19 13 27 21 35 31 43 470 . 8 6- 86- 86- 8 1 412 293 0 1 7 3 8 2 7 4 6 4 3\n0.7 10 -13 10 -13 10 -13 18 -5 26 3 34 11 42 21 50 37\n0.6 16 -20 16 -20 16 -20 24 -12 32 4 40 -4 48 14 56 300.5 15 -30 15 -30 15 -30 23 -22 31 -14 39 -6 47 4 55 20\n0.4 13 -45 13 -45 13 -45 21 -37 29 -29 37 -21 45 -11 53 5\n- 57 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 58 ] Derating values DDR3-800/1066/1333/1600 tIS/tIH-AC/DC based AC175 Threshold(1.5V)\n[ Table 59 ] Derating values DDR3-800/1066/1333/1600 tIS/tIH-AC/DC based AC150 Threshold (1.5V)\n[ Table 60 ] Derating values DDR3-1866 tIS/tIH-AC/DC based Alternate AC135 Threshold (1.5V)\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAlternate AC175 Threshold -> VIH(AC) = VREF(DC) + 175mV, VIL(AC) = VREF(DC) - 175mV\nCLK,CLK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 08 85 08 85 08 85 09 65 8 1 0 4 6 6 1 1 2 7 4 1 2 0 8 4 1 2 8 1 0 0\n1 . 55 93 45 93 45 93 46 74 27 55 08 35 89 16 89 98 4\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 0\n0 . 9 - 2- 4- 2- 4- 2- 4 6 41 4 1 2 2 2 2 0 3 0 3 0 3 8 4 60 . 8- 6- 1 0- 6- 1 0- 6- 1 02 - 21 0 6 1 81 42 62 43 44 0\n0.7 -11 -16 -11 -16 -11 -16 -3 -8 5 0 13 8 21 18 29 34\n0.6 -17 -26 -17 -26 -17 -26 -9 -18 -1 -10 7 -2 15 8 23 240.5 -35 -40 -35 -40 -35 -40 -27 -32 -19 -24 -11 -16 -2 -6 5 10\n0.4 -62 -60 -62 -60 -62 -60 -54 -52 -46 -44 -38 -36 -30 -26 -22 -10\n\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAlternate AC150 Threshold -> VIH(AC) = VREF(DC) + 150mV, VIL(AC) = VREF(DC) - 150mV\nCK,CK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 0 7 55 07 55 07 55 08 35 89 16 69 97 4 1 0 7 8 4 1 1 5 1 0 0\n1 . 5 5 03 45 03 45 03 45 84 26 65 07 45 88 26 89 08 4\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 0\n0 . 90 - 4 0 - 4 0 - 4 8 4 1 61 22 42 03 23 04 04 6\n0 . 80- 1 00- 1 00- 1 08 - 21 6 6 2 41 43 22 44 04 00 . 7 0 - 1 6 0 - 1 6 0 - 1 6 8- 8 1 602 483 2 1 8 4 0 3 4\n0.6 -1 -26 -1 -26 -1 -26 7 -18 15 -10 23 -2 31 8 39 24\n0.5 -10 -40 -10 -40 -10 -40 -2 -32 6 -24 14 -16 22 -6 30 100.4 -25 -60 -25 -60 -25 -60 -17 -52 -9 -44 -1 -36 7 -26 15 -10\n\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAlternate AC125 Threshold -> VIH(AC) = VREF(DC) + 135mV, VIL(AC) = VREF(DC) - 135mV\nCLK,CLK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 06 85 06 85 06 85 07 65 88 46 69 27 4 1 0 0 8 4 1 0 8 1 0 0\n1 . 54 53 44 53 44 53 45 34 26 15 06 95 87 76 88 58 4\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 0\n0 . 9 2 - 4 2 - 4 2 - 41 0 4 1 81 22 62 03 43 04 24 6\n0 . 8 3- 1 03- 1 03- 1 01 1 - 21 9 6 2 71 43 52 44 34 0\n0.7 6 -16 6 -16 6 -16 14 -8 22 0 30 8 38 18 46 340.6 9 -26 9 -26 9 -26 17 -18 25 -10 33 -2 41 8 49 24\n0.5 5 -40 5 -40 5 -40 13 -32 21 -24 29 -16 37 -6 45 10\n0.4 -3 -60 -3 -60 -3 -60 6 -52 14 -44 22 -36 30 -26 38 -10\n- 58 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 61 ] Derating values DDR3-1866 tIS/tIH-AC/DC based - Alternate AC125 Threshold\n[ Table 62 ] Required time tVAC above VIH(AC) {blow VIL(AC)} for valid ADD/CMD transition  (1.35V)\nNOTE : Rising input signal shall become equal to or greater than VIH(ac ) level and Falling input signal shall become equal to or less than VIL(ac) level.\uf044tIS, \uf044tIH Derating [ps] AC/DC based\nAlternate AC125 Threshold -> VIH(AC) = VREF(DC) + 125mV, VIL(AC) = VREF(DC) - 125mV\nCLK,CLK  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\uf044tIS\uf044tIH\nCMD/\nADD\nSlew\nrate\nV/ns2 . 0 6 35 06 35 06 35 07 15 87 96 68 77 49 58 4 1 0 3 1 0 0\n1 . 5 4 23 44 23 44 23 45 04 25 85 06 65 87 46 88 28 4\n1 . 0 00000088 1 6 1 6 2 4 2 4 3 2 3 4 4 0 5 00 . 94 - 4 4 - 4 4 - 41 2 4 2 01 22 82 03 63 04 44 6\n0.8 6 -10 6 -10 6 -10 14 -2 22 6 30 14 38 24 46 40\n0.7 11 -16 11 -16 11 -16 19 -8 27 0 35 8 43 18 51 340.6 16 -26 16 -26 16 -26 24 -18 32 -10 40 -2 48 8 56 24\n0.5 15 -40 15 -40 15 -40 23 -32 31 -24 39 -16 47 -6 55 10\n0.4 13 -60 13 -60 13 -60 21 -52 29 -44 37 -36 45 -26 53 -10\nSlew Rate[V/ns]1.35V\nDDR3L-800/1066/1333/1600 DDR3L-1866\ntVAC @160mV [ps] tVAC @135mV [ps] tVAC @135mV [ps] tVAC @125mV [ps]\nmin max min max min max min max\n>2.0 200 - 213 - 200 - 205 -\n2.0 200 - 213 - 200 - 205 -\n1.5 173 - 190 - 178 - 184 -\n1.0 120 - 145 - 133 - 143 -\n0.9 102 - 130 - 118 - 129 -\n0.8 80 -1 1 1 - 99 - 111 -\n0.7 51 - 87 - 75 - 89 -\n0.6 13 -5 5 - 43 - 59 -\n0.5 Note - 10 - Note - 18 -\n< 0.5 Note -1 0 -N o t e -1 8 -\n- 59 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 63 ] Required time tVAC above VIH(AC) {blow VIL(AC)} for valid ADD/CMD transition (1.5V)\nNOTE : Note: Rising input signal shall become equal to or greater than VIH(ac) level and Falling input signal shall become equal to or  less than VIL(ac) level.Slew Rate[V/ns]1.5V\nDDR3-800/1066/1333/1600 DDR3-1866\ntVAC @175mV [ps] tVAC @150mV [ps] tVAC @135mV [ps] tVAC @125mV [ps]\nmin max min max min max min max\n>2.0 75 - 175 - 168 - 173 -\n2.0 57 - 170 - 168 - 173 -\n1.5 50 - 167 - 145 - 152 -\n1.0 38 - 130 - 100 - 110 -\n0.9 34 - 113 - 85 - 96 -\n0.8 29 -9 3 - 66 - 79 -\n0.7 22 - 66 - 42 - 56 -\n0.6 Note -3 0 - 10 - 27 -\n0.5 Note - Note - Note - Note -\n< 0.5 Note -N o t e -N o t e-N o t e-\n- 60 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 21. Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect to strobe) and tIS \n                                               (for ADD/CMD with respect to clock).VSSCKCK\ntDS tDH\nSetup Slew Rate Setup Slew Rate\nRising Signal Falling Signal\uf044 TF \uf044 TR\nVREF(DC) - VIL(AC)max\n\uf044 TF=VIH(AC)min - VREF(DC)\n\uf044 TR=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxnominal slew\nratenominal\nslew rateVREF to ac\n region\nVREF to ac\n regiontIS tIH\ntDS tDHtIS tIH\ntVAC\ntVACNOTE  :Clock and Strobe are drawn on a different time scale.\nDQS\nDQS\n- 61 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 22.  Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH \n                                                        (for ADD/CMD with respect to clock).VSSCKCK\nHold Slew RateHold Slew Rate \nFalling SignalRising Signal\uf044 TR \uf044 TF\nVREF(DC) - VIL(DC)max\n\uf044 TR=VIH(DC)min - VREF(DC)\n\uf044 TF=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxnominal\nslew ratenominal\nslew ratedc to VREF\n regiontIS tIH tIS tIH\ndc to VREF\nregionNOTE  :Clock and Strobe are drawn on a different time scale.\ntDS tDH tDS tDHDQS\nDQS\n- 62 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 23. Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS\n                                                      (for ADD/CMD with respect to clock)VSS\nSetup Slew Rate\nSetup Slew RateRising Signal\nFalling Signal\uf044 TF\uf044 TR\ntangent line[VREF(DC) - VIL(AC)max]\n\uf044 TF=tangent line[VIH(AC)min - VREF(DC)]\n\uf044 TR=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxtangenttangentVREF to ac\n region\nVREF to ac\n region   line\nlinenominal\n   line\nnominal   lineCKCKtIS tIH tIS tIH\ntVACNOTE  :Clock and Strobe are drawn on a different time scale.\ntDS tDH tDS tDHDQS\nDQS\ntVAC\n- 63 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 24.  Illustration of tangent line for hold time tDH (for DQ with respect to strobe) and tIH\n                                                       (for ADD/CMD with respect to clock)VSS\nHold Slew Rate\uf044 TF \uf044 TR\ntangent line [ VIH(DC)min - VREF(DC) ]\n\uf044 TF=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxtangenttangentdc to VREF\n region\ndc to VREF\n region   line\nline\nnominal\n   linenominal   line\n         Falling SignalHold Slew Rate tangent line [ VREF(DC) - VIL(DC)max ]\n\uf044 TR=         Rising SignalCKCKtIS tIH tIS tIHNOTE  :Clock and Strobe are drawn on a different time scale.\ntDS tDH tDS tDHDQS\nDQS\n- 64 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n14.4 Data Setup, Hold and Slew Rate Derating :\nFor all input signals the total tDS (setup time) and tDH (hold time) required is calculated by  adding the data sheet tDS(base) and tDH(base) value (see \nTable 64) to the \uf044 tDS and \uf044tDH (see Table 55) derating value respectively. Ex ample: tDS (total setup time) = tDS(base) + \uf044tDS.\nSetup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. \nSetup (tDS) nominal slew rate for a falling signal is def ined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max \n(see 25-Illustration of nominal slew rate and tVAC for setup time  tDS (for DQ with respect to strobe) and tIS on page 68). If t he actual signal is always ear-\nlier than the nominal slew rate line between shaded ’VREF(DC) to ac region’, use nominal slew rate for der ating value. If the actual signal is later than the \nnominal slew rate line anywhere\nbetween shaded ’VREF(DC) to ac region’, the slew rate of a tangent line to the actual  signal from the ac level to dc level is used for derating val ue (see 27-\nIllustration of tangent line for setup time tDS (for  DQ with respect to strobe) and tIS on page 70).\nHold (tDH) nominal slew rate for a rising signal is defined as  the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). \nHold (tDH) nominal slew rate for a falling signal is def ined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC) \n(see - on page 69). If the actual signal is always later t han the nominal slew rate line between shaded ’dc level to VREF(DC) region’, use nominal slew rate \nfor derating value. If the actual signal is earlier than t he nominal slew rate line anywhere between shaded ’dc to VREF(DC) region’, the slew rate of a tan-\ngent line to the actual signal from the dc level to VREF(DC) level is used for derating value (see 28-Illustrati on of tangent line for hold time tDH (for DQ with \nrespect to strobe) and tIH on page 71).\nFor a valid transition the input signal has to remain above/below VIH/IL(AC) for some time tVAC (see Table 56).\nAlthough for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(AC) at the time of the rising clock \ntransition) a valid input sig nal is still required to comp lete the transition and reach VIH/IL(AC).\nFor slew rates in between the values listed in the tables  the derating values may obtained by linear interpolation.\nThese values are typically not subj ect to production test. They are ve rified by design and characterization.\n[ Table 64 ] Data Setup and Hold  Base-Values\nNOTE  : \n1. AC/DC referenced for 2V/ns DQ-slew rate and 4V/ns DQS slew rate\n2. AC/DC referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate\n3. Optional in DDR3 SDRAM\n[ Table 65 ] Derating values DDR3L-800/1066 tDS/tDH-AC/DC based - AC160(1.35V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.[ps] reference DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866 NOTE\nDDR3tDS(base) AC175 VIH/L(AC)SR=1V/ns 75 25 - - - 2\ntDS(base) AC150 VIH/L(AC)SR=1V/ns 125 75 30 10 - 2\ntDS(base) AC135 VIH/L(AC)SR=1V/ns 165 115 60 40 - 2,3\ntDS(base) AC135 VIH/L(AC)SR=2V/ns - - - - 68 1\ntDH(base) DC100 VIH/L(DC)SR=1V/ns 150 100 65 45 - 3\ntDH(base) DC100 VIH/L(DC)SR=2V/ns - - - - 70 1\nDDR3LtDS(base) AC160 VIH/L(DC)SR=1V/ns 90 40 - - - 2\ntDS(base) AC135 VIH/L(DC)SR=1V/ns 140 90 45 25 - 2\ntDS(base) AC135 VIH/L(DC)SR=2V/ns - - - - 70 1\ntDH(base) DC90 VIH/L(DC)SR=1V/ns 160 110 75 55 - 2\ntDH(base) DC90 VIH/L(DC)SR=2V/ns - - - - 75 1\n\uf044tDS, \uf044tDH Derating in [ps] AC/DC based1\nAC160 Threshold -> VIH(ac)=VREF(dc)+160mV, VIL(ac)=VREF(dc)-160mV\nDQS,DQS Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns2 . 0 8 04 58 04 58 04 5 - - - - - - - - - -\n1 . 5 5 33 05 33 05 33 06 13 8 - - - - - - - -\n1 . 0 00000088 1 6 1 6 - - - - - -\n0.9 - - - 1- 3- 1- 3 7 51 5 1 3 2 3 2 1 - - - -\n0.8 - - - - -3 -8 5 1 13 9 21 17 29 27 - -\n0.7 - - - - - - 3 - 51 1 3 1 91 12 72 13 53 7\n0.6 - - - - - - - - 8 - 41 6 4 2 41 43 23 0\n0.5 - - - - - - - - - -4 - 6 1 2 4 2 0 2 0\n0.4 - - - - - - - - - - - -- 8 - 1 1 05\n- 65 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 66 ] Derating values for DDR3L-800/1066/1333/1600  tDS/tDH - AC135 (1.35V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.\n[ Table 67 ] Derating values for DDR3L-1866 tDS/tDH - AC130 (1.35V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.\n[ Table 68 ] Derating values DDR3-800/1066 tDS/tDH - AC175 (1.5V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.\uf044tDS, \uf044tDH Derating in [ps] AC/DC based1\nAlternate AC135 Threshold -> VIH(ac)=VREF(dc)+135mV, VIL(ac)=VREF(dc)-135mV\nDQS,DQS  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns2 . 0 6 84 56 84 56 84 5 - - - - - - - -\n1 . 5 4 53 04 53 04 53 05 33 8 - - - - - - - -1 . 0 00000088 1 6 1 6 - - - - - -0.9 - - 2 -3 2 -3 10 5 18 13 26 21 - - - -0.8 - - - - 3 -8 11 1 19 9 27 17 35 27 - -0.7 - - - - - - 14 -5 22 3 30 11 38 21 46 370.6 - - - - - - - - 25 -4 33 4 41 14 49 300 . 5 ---------- 2 9 - 6 3 7 4 4 5 2 00 . 4 ------------ 3 0 - 1 1 3 8 5\n\uf044tDS, \uf044tDH Derating in [ps] AC/DC based1\nAlternate AC130 Threshold -> VIH(ac)=VREF(dc)+130mV, VIL(ac)=VREF(dc)-130mV\nDQS,DQS  Differential Slew Rate\n8.0 V/ns 7.0 V/ns 6.0 V/ns 5.0 V/ns 4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns4 . 0 3 3 2 3 3 3 2 3 3 3 2 3 ------------------\n3 . 5 2 8 1 9 2 8 1 9 2 8 1 9 2 8 1 9 ----------------3 . 0 2 2 1 5 2 2 1 5 2 2 1 5 2 2 1 5 2 2 1 5 --------------2 . 5 -- 1 3 9 1 3 9 1 3 9 1 3 9 1 3 9------------2 . 0 ----0 0 00000000- - --------\n1 . 5 ------ - 2 2 - 1 5 - 2 2 - 1 5 - 2 2 - 1 5 - 2 2 - 1 5 - 1 4 - 7 --------1 . 0 -------- - 6 5 - 4 5 - 6 5 - 4 5 - 6 5 - 4 5 - 5 7 - 3 7 - 4 9 - 2 9 ------0 . 9 ---------- - 6 2 - 4 8 - 6 2 - 4 8 - 5 4 - 4 0 - 4 6 - 3 2 - 3 8 - 2 4 ----0 . 8 ------------ - 6 1 - 5 3 - 5 3 - 4 5 - 4 5 - 3 7 - 3 7 - 2 9 - 2 9 - 1 9 --0 . 7 -------------- - 4 9 - 5 0 - 4 1 - 4 2 - 3 3 - 3 4 - 2 5 - 2 4 - 1 7 - 80 . 6 ---------------- - 3 7 - 4 9 - 2 9 - 4 1 - 2 1 - 3 1 - 1 3 - 1 50 . 5 ------------------ - 3 1 - 5 1 - 2 3 - 4 1 - 1 5 - 2 50 . 4 -------------------- - 2 8 - 5 6 - 2 0 - 4 0\n\uf044tDS, \uf044tDH Derating in [ps] AC/DC based1\nDQS,DQS Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns2 . 0 8 8 5 0 8 8 5 0 8 8 5 0 ----------\n1 . 5 5 93 45 93 45 93 46 74 2 - - - - - - - -1 . 0 00000088 1 6 1 6 - - - - - -0 . 9 - - - 2- 4- 2- 4 6 41 4 1 2 2 2 2 0 - - - -0.8 - - - - -6 -10 2 -2 10 6 18 14 26 24 - -0 . 7 ------ - 3 - 8 5 0 1 3 8 2 1 1 8 2 9 3 40 . 6 -------- - 1 - 1 0 7 - 2 1 5 8 2 3 2 40 . 5 ---------- - 1 1 - 1 6 - 2 - 6 6 1 00 . 4 ------------ - 3 0 - 2 6 - 2 2 - 1 0\n- 66 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 69 ] Derating values for DDR3-800/1066/1333/1600  tDS/tDH - AC150 (1.5V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.\n[ Table 70 ] Derating values for DDR3-1866  tDS/tDH - AC135 (1.5V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.\n[ Table 71 ] Derating values for DDR3-800/1066/1333/1600 tDS/tDH - AC135 (1.5V)\nNOTE   : 1. Cell contents shaded in red are defined as ’not supported’.\uf044tDS, \uf044tDH Derating in [ps] AC/DC based1\nDQS,DQS  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns2 . 0 7 5 5 0 7 5 5 0 7 5 5 0 ----------\n1 . 5 5 03 45 03 45 03 45 84 2 - - - - - - - -1 . 0 00000088 1 6 1 6 - - - - - -0 . 9 - - 0 - 4 0 - 4 8 4 1 61 22 42 0 - - - -0.8 - - - - 0 -10 8 -2 16 6 24 14 32 24 - -0.7 - - - - - - 8 -8 16 0 24 8 32 18 40 340 . 6 -------- 1 5 - 1 0 2 3 - 2 3 1 8 3 9 2 40 . 5 ---------- 1 4 - 1 6 2 2 - 6 3 0 1 00 . 4 ------------7 - 2 6 1 5 - 1 0\n\uf044tDS, \uf044tDH derating in [ps] AC/DC based\nAlternate AC135 Threshold -> VIH(ac)=VREF(dc)+135mV, VIL(ac)=VREF(dc)-135mV\nAlternate DC 100 Threshold -> VIH(dc)=VREF(dc)+100mV, VIL(dc)=VREF(dc)-100mV\nDQS,DQS  Differential Slew Rate\n8.0 V/ns 7.0 V/ns 6.0 V/ns 5.0 V/ns 4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns4 . 0 3 4 2 5 3 4 2 5 3 4 2 5 ------------------\n3 . 5 2 9 2 1 2 9 2 1 2 9 2 1 2 9 2 1 ----------------3 . 0 2 31 72 31 72 31 72 31 72 31 7 - - - - - - - - - - - - - -2 . 5 -- 1 4 1 0 1 4 1 0 1 4 1 0 1 4 1 0 1 4 1 0 ------------2 . 0 - - - - 0000000000- - - - - - - - - -1.5 - - - - - - -23 -17 -23 -17 -23 -17 -23 -17 -15 -9 - - - - - - - -1.0 - - - - - - - - -68 -50 -68 -50 -68 -50 -60 -42 -52 -34 - - - - - -0.9 - - - - - - - - - - -66 -54 -66 -54 -58 -46 -50 -38 -42 -30 - - - -0 . 8 ------------ - 6 4 - 6 0 - 5 6 - 5 2 - 4 8 - 4 4 - 4 0 - 3 6 - 3 2 - 3 6 --0.7 - - - - - - - - - - - - - - -53 -59 -45 -51 -37 -43 -29 -33 -21 -170 . 6 ---------------- - 4 3 - 6 1 - 3 5 - 5 3 - 2 7 - 4 3 - 1 9 - 2 70 . 5 ------------------ - 3 9 - 6 6 - 3 1 - 5 6 - 2 3 - 4 00 . 4 -------------------- - 3 8 - 7 6 - 3 0 - 6 0\n\uf044tDS, \uf044tDH derating in [ps] AC/DC based\nAlternate AC135 Threshold -> VIH(ac)=VREF(dc)+135mV, VIL(ac)=VREF(dc)-135mV\nAlternate DC 100 Threshold -> VIH(dc)=VREF(dc)+100mV, VIL(dc)=VREF(dc)-100mV\nDQS,DQS  Differential Slew Rate\n4.0 V/ns 3.0 V/ns 2.0 V/ns 1.8 V/ns 1.6 V/ns 1.4V/ns 1.2V/ns 1.0V/ns\n\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\uf044tDS\uf044tDH\nDQ\nSlew\nrate\nV/ns2 . 0 6 8 5 0 6 8 5 0 6 8 5 0 ----------\n1 . 5 4 53 44 53 44 53 45 34 2 - - - - - - - -1 . 0 00000088 1 6 1 6 - - - - - -0.9 - - 2 -4 2 -4 10 4 18 12 26 20 - - - -0.8 - - - - 3 -10 11 -2 19 6 27 14 35 24 - -0 . 7 ------ 1 4 - 8 2 2 0 3 0 8 3 8 1 8 4 6 3 40 . 6 -------- 2 5 - 1 0 3 3 - 2 4 1 8 4 9 2 40 . 5 ---------- 2 9 - 1 6 3 7 - 6 4 5 1 0\n0 . 4 ------------ 3 0 - 2 6 3 8 - 1 0\n- 67 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n[ Table 72 ] Required time tVAC above VIH(AC) {blow VIL(AC)} for valid DQ transition  (1.35V)\nNOTE :  Rising input signal shall become equal to or greater than VIH( ac) level and Falling input signal shall become equal to or less  than VIL(ac) level.\n[ Table 73 ] Required time tVAC above VIH(AC) {blow VIL(AC)} for valid DQ transition  (1.5V)\nNOTE :  Rising input signal shall become equal to or greater than VIH( ac) level and Falling input signal shall become equal to or less  than VIL(ac) level.Slew Rate[V/ns]1.35V \nDDR3L-800/1066 (AC160) DDR3L-800/1066/1333/1600 (AC135) DDR3L-1866 (AC130)\ntVAC[ps] tVAC[ps] tVAC[ps]\nmin max min max min max\n>2.0 165 - 113 - 95 -\n2.0 165 - 113 - 95 -\n1.5 138 - 90 - 73 -\n1.0 85 - 45 - 30 -\n0.9 67 - 30 - 16 -\n0.8 45 - 11 -N o t e-\n0.7 16 - Note - - -\n0.6 Note -N o t e ---\n0.5 Note - Note - - -\n<0.5 Note -N o t e ---\nSlew Rate[V/ns]tVAC[ps] DDR3-800/1066\n(AC175)tVAC[ps] DDR3-800/1066/\n1333/1600 (AC150)tVAC[ps] DDR3-800/1066/\n1333/1600 (AC135)tVAC[ps] DDR3-1866\n(AC135)\nmin max min max min max min max\n>2.0 75 - 105 - 113 - 93 -\n2.0 57 - 105 - 113 - 93 -\n1.5 50 - 80 - 90 - 70 -\n1.0 38 - 30 - 45 - 25 -\n0.9 34 - 13 - 30 - note -\n0.8 29 - note - 11 - note -\n0.7 note - note - note - - -\n0.6 note - note - note - - -\n0.5 note - note - note - - -\n<0.5 note - note - note - - -\n- 68 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 25. Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect to strobe) and tIS \n                                               (for ADD/CMD with respect to clock).VSSCKCK\ntDS tDH\nSetup Slew Rate Setup Slew Rate\nRising Signal Falling Signal\uf044 TF \uf044 TR\nVREF(DC) - VIL(AC)max\n\uf044 TF=VIH(AC)min - VREF(DC)\n\uf044 TR=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxnominal slew\nratenominal\nslew rateVREF to ac\n region\nVREF to ac\n regiontIS tIH\ntDS tDHtIS tIH\ntVAC\ntVACNOTE  :Clock and Strobe are drawn on a different time scale.\nDQS\nDQS\n- 69 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\n \nFigure 26. Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH \n                                                        (for ADD/CMD with respect to clock).VSSCKCK\nHold Slew RateHold Slew Rate \nFalling SignalRising Signal\uf044 TR \uf044 TF\nVREF(DC) - VIL(DC)max\n\uf044 TR=VIH(DC)min - VREF(DC)\n\uf044 TF=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxnominal\nslew ratenominal\nslew ratedc to VREF\n regiontIS tIH tIS tIH\ndc to VREF\nregionNOTE  :Clock and Strobe are drawn on a different time scale.\ntDS tDH tDS tDHDQS\nDQS\n- 70 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 27. Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS\n                                                      (for ADD/CMD with respect to clock)VSS\nSetup Slew Rate\nSetup Slew RateRising Signal\nFalling Signal\uf044 TF\uf044 TR\ntangent line[VREF(DC) - VIL(AC)max]\n\uf044 TF=tangent line[VIH(AC)min - VREF(DC)]\n\uf044 TR=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxtangenttangentVREF to ac\n region\nVREF to ac\n region   line\nlinenominal\n   line\nnominal   lineCKCKtIS tIH tIS tIH\ntVACNOTE  :Clock and Strobe are drawn on a different time scale.\ntDS tDH tDS tDHDQS\nDQS\ntVAC\n- 71 -\ndatasheet K4B4G1646E DDR3L SDRAMRev. 1.1\nFigure 28.  Illustration of tangent line for hold time tDH (for DQ with respect to strobe) and tIH\n                                                       (for ADD/CMD with respect to clock)VSS\nHold Slew Rate\uf044 TF \uf044 TR\ntangent line [ VIH(DC)min - VREF(DC) ]\n\uf044 TF=VDDQ\nVIH(AC) min\nVIH(DC) min\nVREF(DC)\nVIL(DC) max\nVIL(AC) maxtangenttangentdc to VREF\n region\ndc to VREF\n region   line\nline\nnominal\n   linenominal   line\n         Falling SignalHold Slew Rate tangent line [ VREF(DC) - VIL(DC)max ]\n\uf044 TR=         Rising SignalCKCKtIS tIH tIS tIHNOTE  :Clock and Strobe are drawn on a different time scale.\ntDS tDH tDS tDHDQS\nDQS\n'}]
!==============================================================================!
### Component Summary: K4B4G1646E-BMMA000 (SAMSUNG)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VDD (Supply Voltage): 1.35V (1.28V ~ 1.45V) and 1.5V (1.425V ~ 1.575V)
  - VDDQ (Output Voltage): Same as VDD

- **Current Ratings:**
  - IDD0 (Operating One Bank Active-Precharge Current): 35 mA (1.35V), 40 mA (1.5V)
  - IDD1 (Operating One Bank Active-Read-Precharge Current): 54 mA (1.35V), 58 mA (1.5V)
  - IDD2N (Precharge Standby Current): 82 mA (1.35V), 81 mA (1.5V)
  - IDD2NT (Precharge Standby ODT Current): 22 mA (1.35V), 25 mA (1.5V)
  - IDDQ2NT (Precharge Standby ODT IDDQ Current): 135 mA (1.35V), 145 mA (1.5V)

- **Power Consumption:**
  - IDD4R (Operating Burst Read Current): 105 mA (1.35V), 115 mA (1.5V)
  - IDD4W (Operating Burst Write Current): 100 mA (1.35V), 110 mA (1.5V)

- **Operating Temperature Range:**
  - Commercial: 0°C to 95°C
  - Industrial: -40°C to 95°C

- **Package Type:**
  - 96-ball FBGA (Fine Ball Grid Array)

- **Special Features:**
  - DDR3L SDRAM with double data rate transfer rates up to 1866 Mb/sec/pin.
  - Supports programmable CAS latency, on-die termination, and internal self-calibration.
  - Compliant with RoHS and halogen-free standards.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The K4B4G1646E-BMMA000 is a 4Gb DDR3L SDRAM (Double Data Rate Synchronous Dynamic Random Access Memory) organized as 256Mx16. It is designed for high-speed data transfer and is suitable for applications requiring efficient memory solutions. The device operates at a voltage of 1.35V or 1.5V, making it energy-efficient while providing high performance.

#### Typical Applications:
- **Memory Modules:** Used in various memory modules for computers, laptops, and servers.
- **Consumer Electronics:** Suitable for applications in smartphones, tablets, and other portable devices.
- **Networking Equipment:** Employed in routers, switches, and other networking devices requiring fast memory access.
- **Industrial Applications:** Can be utilized in industrial automation systems where reliable memory performance is critical.

This component is ideal for applications that demand high-speed memory access and low power consumption, making it a versatile choice for modern electronic devices.