{
  "module_name": "ti_sci.h",
  "hash_id": "479c303b6167936ef61398cd67d31f43f323f0664d4246989fec39017d4e330e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/firmware/ti_sci.h",
  "human_readable_source": " \n \n\n#ifndef __TI_SCI_H\n#define __TI_SCI_H\n\n \n#define TI_SCI_MSG_ENABLE_WDT\t0x0000\n#define TI_SCI_MSG_WAKE_RESET\t0x0001\n#define TI_SCI_MSG_VERSION\t0x0002\n#define TI_SCI_MSG_WAKE_REASON\t0x0003\n#define TI_SCI_MSG_GOODBYE\t0x0004\n#define TI_SCI_MSG_SYS_RESET\t0x0005\n\n \n#define TI_SCI_MSG_SET_DEVICE_STATE\t0x0200\n#define TI_SCI_MSG_GET_DEVICE_STATE\t0x0201\n#define TI_SCI_MSG_SET_DEVICE_RESETS\t0x0202\n\n \n#define TI_SCI_MSG_SET_CLOCK_STATE\t0x0100\n#define TI_SCI_MSG_GET_CLOCK_STATE\t0x0101\n#define TI_SCI_MSG_SET_CLOCK_PARENT\t0x0102\n#define TI_SCI_MSG_GET_CLOCK_PARENT\t0x0103\n#define TI_SCI_MSG_GET_NUM_CLOCK_PARENTS 0x0104\n#define TI_SCI_MSG_SET_CLOCK_FREQ\t0x010c\n#define TI_SCI_MSG_QUERY_CLOCK_FREQ\t0x010d\n#define TI_SCI_MSG_GET_CLOCK_FREQ\t0x010e\n\n \n#define TI_SCI_MSG_GET_RESOURCE_RANGE\t0x1500\n\n \n#define TI_SCI_MSG_SET_IRQ\t\t0x1000\n#define TI_SCI_MSG_FREE_IRQ\t\t0x1001\n\n \n \n#define TI_SCI_MSG_RM_RING_ALLOCATE\t\t0x1100\n#define TI_SCI_MSG_RM_RING_FREE\t\t\t0x1101\n#define TI_SCI_MSG_RM_RING_RECONFIG\t\t0x1102\n#define TI_SCI_MSG_RM_RING_RESET\t\t0x1103\n#define TI_SCI_MSG_RM_RING_CFG\t\t\t0x1110\n\n \n#define TI_SCI_MSG_RM_PSIL_PAIR\t\t\t0x1280\n#define TI_SCI_MSG_RM_PSIL_UNPAIR\t\t0x1281\n\n#define TI_SCI_MSG_RM_UDMAP_TX_ALLOC\t\t0x1200\n#define TI_SCI_MSG_RM_UDMAP_TX_FREE\t\t0x1201\n#define TI_SCI_MSG_RM_UDMAP_RX_ALLOC\t\t0x1210\n#define TI_SCI_MSG_RM_UDMAP_RX_FREE\t\t0x1211\n#define TI_SCI_MSG_RM_UDMAP_FLOW_CFG\t\t0x1220\n#define TI_SCI_MSG_RM_UDMAP_OPT_FLOW_CFG\t0x1221\n\n#define TISCI_MSG_RM_UDMAP_TX_CH_CFG\t\t0x1205\n#define TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG\t0x1206\n#define TISCI_MSG_RM_UDMAP_RX_CH_CFG\t\t0x1215\n#define TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG\t0x1216\n#define TISCI_MSG_RM_UDMAP_FLOW_CFG\t\t0x1230\n#define TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG\t0x1231\n#define TISCI_MSG_RM_UDMAP_FLOW_GET_CFG\t\t0x1232\n#define TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG\t0x1233\n\n \n#define TI_SCI_MSG_PROC_REQUEST\t\t0xc000\n#define TI_SCI_MSG_PROC_RELEASE\t\t0xc001\n#define TI_SCI_MSG_PROC_HANDOVER\t0xc005\n#define TI_SCI_MSG_SET_CONFIG\t\t0xc100\n#define TI_SCI_MSG_SET_CTRL\t\t0xc101\n#define TI_SCI_MSG_GET_STATUS\t\t0xc400\n\n \nstruct ti_sci_msg_hdr {\n\tu16 type;\n\tu8 host;\n\tu8 seq;\n#define TI_SCI_MSG_FLAG(val)\t\t\t(1 << (val))\n#define TI_SCI_FLAG_REQ_GENERIC_NORESPONSE\t0x0\n#define TI_SCI_FLAG_REQ_ACK_ON_RECEIVED\t\tTI_SCI_MSG_FLAG(0)\n#define TI_SCI_FLAG_REQ_ACK_ON_PROCESSED\tTI_SCI_MSG_FLAG(1)\n#define TI_SCI_FLAG_RESP_GENERIC_NACK\t\t0x0\n#define TI_SCI_FLAG_RESP_GENERIC_ACK\t\tTI_SCI_MSG_FLAG(1)\n\t \n\tu32 flags;\n} __packed;\n\n \nstruct ti_sci_msg_resp_version {\n\tstruct ti_sci_msg_hdr hdr;\n\tchar firmware_description[32];\n\tu16 firmware_revision;\n\tu8 abi_major;\n\tu8 abi_minor;\n} __packed;\n\n \nstruct ti_sci_msg_req_reboot {\n\tstruct ti_sci_msg_hdr hdr;\n} __packed;\n\n \nstruct ti_sci_msg_req_set_device_state {\n\t \n#define MSG_FLAG_DEVICE_WAKE_ENABLED\tTI_SCI_MSG_FLAG(8)\n#define MSG_FLAG_DEVICE_RESET_ISO\tTI_SCI_MSG_FLAG(9)\n#define MSG_FLAG_DEVICE_EXCLUSIVE\tTI_SCI_MSG_FLAG(10)\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 id;\n\tu32 reserved;\n\n#define MSG_DEVICE_SW_STATE_AUTO_OFF\t0\n#define MSG_DEVICE_SW_STATE_RETENTION\t1\n#define MSG_DEVICE_SW_STATE_ON\t\t2\n\tu8 state;\n} __packed;\n\n \nstruct ti_sci_msg_req_get_device_state {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 id;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_device_state {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 context_loss_count;\n\tu32 resets;\n\tu8 programmed_state;\n#define MSG_DEVICE_HW_STATE_OFF\t\t0\n#define MSG_DEVICE_HW_STATE_ON\t\t1\n#define MSG_DEVICE_HW_STATE_TRANS\t2\n\tu8 current_state;\n} __packed;\n\n \nstruct ti_sci_msg_req_set_device_resets {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 id;\n\tu32 resets;\n} __packed;\n\n \nstruct ti_sci_msg_req_set_clock_state {\n\t \n#define MSG_FLAG_CLOCK_ALLOW_SSC\t\tTI_SCI_MSG_FLAG(8)\n#define MSG_FLAG_CLOCK_ALLOW_FREQ_CHANGE\tTI_SCI_MSG_FLAG(9)\n#define MSG_FLAG_CLOCK_INPUT_TERM\t\tTI_SCI_MSG_FLAG(10)\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu8 clk_id;\n#define MSG_CLOCK_SW_STATE_UNREQ\t0\n#define MSG_CLOCK_SW_STATE_AUTO\t\t1\n#define MSG_CLOCK_SW_STATE_REQ\t\t2\n\tu8 request_state;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_req_get_clock_state {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu8 clk_id;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_clock_state {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 programmed_state;\n#define MSG_CLOCK_HW_STATE_NOT_READY\t0\n#define MSG_CLOCK_HW_STATE_READY\t1\n\tu8 current_state;\n} __packed;\n\n \nstruct ti_sci_msg_req_set_clock_parent {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu8 clk_id;\n\tu8 parent_id;\n\tu32 clk_id_32;\n\tu32 parent_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_req_get_clock_parent {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu8 clk_id;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_clock_parent {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 parent_id;\n\tu32 parent_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_req_get_clock_num_parents {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu8 clk_id;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_clock_num_parents {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 num_parents;\n\tu32 num_parents_32;\n} __packed;\n\n \nstruct ti_sci_msg_req_query_clock_freq {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu64 min_freq_hz;\n\tu64 target_freq_hz;\n\tu64 max_freq_hz;\n\tu8 clk_id;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_resp_query_clock_freq {\n\tstruct ti_sci_msg_hdr hdr;\n\tu64 freq_hz;\n} __packed;\n\n \nstruct ti_sci_msg_req_set_clock_freq {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu64 min_freq_hz;\n\tu64 target_freq_hz;\n\tu64 max_freq_hz;\n\tu8 clk_id;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_req_get_clock_freq {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 dev_id;\n\tu8 clk_id;\n\tu32 clk_id_32;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_clock_freq {\n\tstruct ti_sci_msg_hdr hdr;\n\tu64 freq_hz;\n} __packed;\n\n#define TI_SCI_IRQ_SECONDARY_HOST_INVALID\t0xff\n\n \nstruct ti_sci_msg_req_get_resource_range {\n\tstruct ti_sci_msg_hdr hdr;\n#define MSG_RM_RESOURCE_TYPE_MASK\tGENMASK(9, 0)\n#define MSG_RM_RESOURCE_SUBTYPE_MASK\tGENMASK(5, 0)\n\tu16 type;\n\tu8 subtype;\n\tu8 secondary_host;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_resource_range {\n\tstruct ti_sci_msg_hdr hdr;\n\tu16 range_start;\n\tu16 range_num;\n\tu16 range_start_sec;\n\tu16 range_num_sec;\n} __packed;\n\n \nstruct ti_sci_msg_req_manage_irq {\n\tstruct ti_sci_msg_hdr hdr;\n#define MSG_FLAG_DST_ID_VALID\t\t\tTI_SCI_MSG_FLAG(0)\n#define MSG_FLAG_DST_HOST_IRQ_VALID\t\tTI_SCI_MSG_FLAG(1)\n#define MSG_FLAG_IA_ID_VALID\t\t\tTI_SCI_MSG_FLAG(2)\n#define MSG_FLAG_VINT_VALID\t\t\tTI_SCI_MSG_FLAG(3)\n#define MSG_FLAG_GLB_EVNT_VALID\t\t\tTI_SCI_MSG_FLAG(4)\n#define MSG_FLAG_VINT_STS_BIT_VALID\t\tTI_SCI_MSG_FLAG(5)\n#define MSG_FLAG_SHOST_VALID\t\t\tTI_SCI_MSG_FLAG(31)\n\tu32 valid_params;\n\tu16 src_id;\n\tu16 src_index;\n\tu16 dst_id;\n\tu16 dst_host_irq;\n\tu16 ia_id;\n\tu16 vint;\n\tu16 global_event;\n\tu8 vint_status_bit;\n\tu8 secondary_host;\n} __packed;\n\n \nstruct ti_sci_msg_rm_ring_cfg_req {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 valid_params;\n\tu16 nav_id;\n\tu16 index;\n\tu32 addr_lo;\n\tu32 addr_hi;\n\tu32 count;\n\tu8 mode;\n\tu8 size;\n\tu8 order_id;\n\tu16 virtid;\n\tu8 asel;\n} __packed;\n\n \nstruct ti_sci_msg_psil_pair {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 nav_id;\n\tu32 src_thread;\n\tu32 dst_thread;\n} __packed;\n\n \nstruct ti_sci_msg_psil_unpair {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 nav_id;\n\tu32 src_thread;\n\tu32 dst_thread;\n} __packed;\n\n \nstruct ti_sci_msg_udmap_rx_flow_cfg {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 nav_id;\n\tu32 flow_index;\n\tu32 rx_ch_index;\n\tu8 rx_einfo_present;\n\tu8 rx_psinfo_present;\n\tu8 rx_error_handling;\n\tu8 rx_desc_type;\n\tu16 rx_sop_offset;\n\tu16 rx_dest_qnum;\n\tu8 rx_ps_location;\n\tu8 rx_src_tag_hi;\n\tu8 rx_src_tag_lo;\n\tu8 rx_dest_tag_hi;\n\tu8 rx_dest_tag_lo;\n\tu8 rx_src_tag_hi_sel;\n\tu8 rx_src_tag_lo_sel;\n\tu8 rx_dest_tag_hi_sel;\n\tu8 rx_dest_tag_lo_sel;\n\tu8 rx_size_thresh_en;\n\tu16 rx_fdq0_sz0_qnum;\n\tu16 rx_fdq1_qnum;\n\tu16 rx_fdq2_qnum;\n\tu16 rx_fdq3_qnum;\n} __packed;\n\n \nstruct rm_ti_sci_msg_udmap_rx_flow_opt_cfg {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 nav_id;\n\tu32 flow_index;\n\tu32 rx_ch_index;\n\tu16 rx_size_thresh0;\n\tu16 rx_size_thresh1;\n\tu16 rx_size_thresh2;\n\tu16 rx_fdq0_sz1_qnum;\n\tu16 rx_fdq0_sz2_qnum;\n\tu16 rx_fdq0_sz3_qnum;\n} __packed;\n\n \nstruct ti_sci_msg_rm_udmap_tx_ch_cfg_req {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 valid_params;\n\tu16 nav_id;\n\tu16 index;\n\tu8 tx_pause_on_err;\n\tu8 tx_filt_einfo;\n\tu8 tx_filt_pswords;\n\tu8 tx_atype;\n\tu8 tx_chan_type;\n\tu8 tx_supr_tdpkt;\n\tu16 tx_fetch_size;\n\tu8 tx_credit_count;\n\tu16 txcq_qnum;\n\tu8 tx_priority;\n\tu8 tx_qos;\n\tu8 tx_orderid;\n\tu16 fdepth;\n\tu8 tx_sched_priority;\n\tu8 tx_burst_size;\n\tu8 tx_tdtype;\n\tu8 extended_ch_type;\n} __packed;\n\n \nstruct ti_sci_msg_rm_udmap_rx_ch_cfg_req {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 valid_params;\n\tu16 nav_id;\n\tu16 index;\n\tu16 rx_fetch_size;\n\tu16 rxcq_qnum;\n\tu8 rx_priority;\n\tu8 rx_qos;\n\tu8 rx_orderid;\n\tu8 rx_sched_priority;\n\tu16 flowid_start;\n\tu16 flowid_cnt;\n\tu8 rx_pause_on_err;\n\tu8 rx_atype;\n\tu8 rx_chan_type;\n\tu8 rx_ignore_short;\n\tu8 rx_ignore_long;\n\tu8 rx_burst_size;\n} __packed;\n\n \nstruct ti_sci_msg_rm_udmap_flow_cfg_req {\n\tstruct ti_sci_msg_hdr hdr;\n\tu32 valid_params;\n\tu16 nav_id;\n\tu16 flow_index;\n\tu8 rx_einfo_present;\n\tu8 rx_psinfo_present;\n\tu8 rx_error_handling;\n\tu8 rx_desc_type;\n\tu16 rx_sop_offset;\n\tu16 rx_dest_qnum;\n\tu8 rx_src_tag_hi;\n\tu8 rx_src_tag_lo;\n\tu8 rx_dest_tag_hi;\n\tu8 rx_dest_tag_lo;\n\tu8 rx_src_tag_hi_sel;\n\tu8 rx_src_tag_lo_sel;\n\tu8 rx_dest_tag_hi_sel;\n\tu8 rx_dest_tag_lo_sel;\n\tu16 rx_fdq0_sz0_qnum;\n\tu16 rx_fdq1_qnum;\n\tu16 rx_fdq2_qnum;\n\tu16 rx_fdq3_qnum;\n\tu8 rx_ps_location;\n} __packed;\n\n \nstruct ti_sci_msg_req_proc_request {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n} __packed;\n\n \nstruct ti_sci_msg_req_proc_release {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n} __packed;\n\n \nstruct ti_sci_msg_req_proc_handover {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n\tu8 host_id;\n} __packed;\n\n \n#define TI_SCI_ADDR_LOW_MASK\t\t\tGENMASK_ULL(31, 0)\n#define TI_SCI_ADDR_HIGH_MASK\t\t\tGENMASK_ULL(63, 32)\n#define TI_SCI_ADDR_HIGH_SHIFT\t\t\t32\n\n \nstruct ti_sci_msg_req_set_config {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n\tu32 bootvector_low;\n\tu32 bootvector_high;\n\tu32 config_flags_set;\n\tu32 config_flags_clear;\n} __packed;\n\n \nstruct ti_sci_msg_req_set_ctrl {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n\tu32 control_flags_set;\n\tu32 control_flags_clear;\n} __packed;\n\n \nstruct ti_sci_msg_req_get_status {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n} __packed;\n\n \nstruct ti_sci_msg_resp_get_status {\n\tstruct ti_sci_msg_hdr hdr;\n\tu8 processor_id;\n\tu32 bootvector_low;\n\tu32 bootvector_high;\n\tu32 config_flags;\n\tu32 control_flags;\n\tu32 status_flags;\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}