<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>CoreRISCV_AXI4_sd</header>
  <drc>
    <status>/usr/local/microsemi/Libero_v11.7/Libero/data/drcreport/error.png</status>
    <StatusMessage>Error</StatusMessage>
    <message>No Top Level Ports</message>
    <detail>You must create at least one port for a valid design</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/CoreRISCV_AXI4_sd/instances/CoreRISCV_AXI4_sd</crossprobe>
  </drc>
</drcreport>
