///////////////////////////////////////////////////////////////////////////////
//  Copyright (c) 1995/2016 Xilinx, Inc.
//  All Right Reserved.
///////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /     Vendor      : Xilinx
// \   \   \/      Version     : 2016.1
//  \   \          Description : Xilinx Formal Library Component
//  /   /                        PCIE controller
// /___/   /\      Filename    : PCIE40E4.v
// \   \  /  \
//  \___\/\___\
//
///////////////////////////////////////////////////////////////////////////////
//  Revision:
//
//  End Revision:
///////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1 ps

`celldefine

module PCIE40E4 #(
`ifdef XIL_TIMING
  parameter LOC = "UNPLACED",
`endif
  parameter ARI_CAP_ENABLE = "FALSE",
  parameter AUTO_FLR_RESPONSE = "FALSE",
  parameter [1:0] AXISTEN_IF_CC_ALIGNMENT_MODE = 2'h0,
  parameter [23:0] AXISTEN_IF_COMPL_TIMEOUT_REG0 = 24'hBEBC20,
  parameter [27:0] AXISTEN_IF_COMPL_TIMEOUT_REG1 = 28'h2FAF080,
  parameter [1:0] AXISTEN_IF_CQ_ALIGNMENT_MODE = 2'h0,
  parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR = "FALSE",
  parameter AXISTEN_IF_ENABLE_256_TAGS = "FALSE",
  parameter AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE",
  parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE = "FALSE",
  parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK = "TRUE",
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE = 18'h00000,
  parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE",
  parameter AXISTEN_IF_EXT_512 = "FALSE",
  parameter AXISTEN_IF_EXT_512_CC_STRADDLE = "FALSE",
  parameter AXISTEN_IF_EXT_512_CQ_STRADDLE = "FALSE",
  parameter AXISTEN_IF_EXT_512_RC_STRADDLE = "FALSE",
  parameter AXISTEN_IF_EXT_512_RQ_STRADDLE = "FALSE",
  parameter AXISTEN_IF_LEGACY_MODE_ENABLE = "FALSE",
  parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE = "FALSE",
  parameter AXISTEN_IF_MSIX_RX_PARITY_EN = "TRUE",
  parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE = "FALSE",
  parameter [1:0] AXISTEN_IF_RC_ALIGNMENT_MODE = 2'h0,
  parameter AXISTEN_IF_RC_STRADDLE = "FALSE",
  parameter [1:0] AXISTEN_IF_RQ_ALIGNMENT_MODE = 2'h0,
  parameter AXISTEN_IF_RX_PARITY_EN = "TRUE",
  parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT = "FALSE",
  parameter AXISTEN_IF_TX_PARITY_EN = "TRUE",
  parameter [1:0] AXISTEN_IF_WIDTH = 2'h2,
  parameter CFG_BYPASS_MODE_ENABLE = "FALSE",
  parameter CRM_CORE_CLK_FREQ_500 = "TRUE",
  parameter [1:0] CRM_USER_CLK_FREQ = 2'h2,
  parameter [15:0] DEBUG_AXI4ST_SPARE = 16'h0000,
  parameter [7:0] DEBUG_AXIST_DISABLE_FEATURE_BIT = 8'h00,
  parameter [3:0] DEBUG_CAR_SPARE = 4'h0,
  parameter [15:0] DEBUG_CFG_SPARE = 16'h0000,
  parameter [15:0] DEBUG_LL_SPARE = 16'h0000,
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR = "FALSE",
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR = "FALSE",
  parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR = "FALSE",
  parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL = "FALSE",
  parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW = "FALSE",
  parameter DEBUG_PL_DISABLE_SCRAMBLING = "FALSE",
  parameter DEBUG_PL_SIM_RESET_LFSR = "FALSE",
  parameter [15:0] DEBUG_PL_SPARE = 16'h0000,
  parameter DEBUG_TL_DISABLE_FC_TIMEOUT = "FALSE",
  parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE",
  parameter [15:0] DEBUG_TL_SPARE = 16'h0000,
  parameter [7:0] DNSTREAM_LINK_NUM = 8'h00,
  parameter DSN_CAP_ENABLE = "FALSE",
  parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE",
  parameter HEADER_TYPE_OVERRIDE = "FALSE",
  parameter IS_SWITCH_PORT = "FALSE",
  parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE",
  parameter [8:0] LL_ACK_TIMEOUT = 9'h000,
  parameter LL_ACK_TIMEOUT_EN = "FALSE",
  parameter integer LL_ACK_TIMEOUT_FUNC = 0,
  parameter LL_DISABLE_SCHED_TX_NAK = "FALSE",
  parameter LL_REPLAY_FROM_RAM_PIPELINE = "FALSE",
  parameter [8:0] LL_REPLAY_TIMEOUT = 9'h000,
  parameter LL_REPLAY_TIMEOUT_EN = "FALSE",
  parameter integer LL_REPLAY_TIMEOUT_FUNC = 0,
  parameter LL_REPLAY_TO_RAM_PIPELINE = "FALSE",
  parameter LL_RX_TLP_PARITY_GEN = "TRUE",
  parameter LL_TX_TLP_PARITY_CHK = "TRUE",
  parameter [15:0] LL_USER_SPARE = 16'h0000,
  parameter [9:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL = 10'h250,
  parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE",
  parameter LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE",
  parameter [11:0] MCAP_CAP_NEXTPTR = 12'h000,
  parameter MCAP_CONFIGURE_OVERRIDE = "FALSE",
  parameter MCAP_ENABLE = "FALSE",
  parameter MCAP_EOS_DESIGN_SWITCH = "FALSE",
  parameter [31:0] MCAP_FPGA_BITSTREAM_VERSION = 32'h00000000,
  parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE",
  parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE",
  parameter MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE",
  parameter MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE",
  parameter MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE",
  parameter [15:0] MCAP_VSEC_ID = 16'h0000,
  parameter [11:0] MCAP_VSEC_LEN = 12'h02C,
  parameter [3:0] MCAP_VSEC_REV = 4'h0,
  parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE = "FALSE",
  parameter [11:0] PF0_AER_CAP_NEXTPTR = 12'h000,
  parameter [11:0] PF0_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] PF0_ARI_CAP_NEXT_FUNC = 8'h00,
  parameter [3:0] PF0_ARI_CAP_VER = 4'h1,
  parameter [5:0] PF0_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF0_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF0_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF0_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF0_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF0_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF0_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF0_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF0_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF0_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF0_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF0_BAR5_CONTROL = 3'h0,
  parameter [7:0] PF0_CAPABILITY_POINTER = 8'h80,
  parameter [23:0] PF0_CLASS_CODE = 24'h000000,
  parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "TRUE",
  parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "TRUE",
  parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "TRUE",
  parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE",
  parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE",
  parameter PF0_DEV_CAP2_LTR_SUPPORT = "TRUE",
  parameter [1:0] PF0_DEV_CAP2_OBFF_SUPPORT = 2'h0,
  parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE",
  parameter integer PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = 0,
  parameter integer PF0_DEV_CAP_ENDPOINT_L1_LATENCY = 0,
  parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED = "TRUE",
  parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "TRUE",
  parameter [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3,
  parameter [11:0] PF0_DSN_CAP_NEXTPTR = 12'h10C,
  parameter [4:0] PF0_EXPANSION_ROM_APERTURE_SIZE = 5'h03,
  parameter PF0_EXPANSION_ROM_ENABLE = "FALSE",
  parameter [2:0] PF0_INTERRUPT_PIN = 3'h1,
  parameter integer PF0_LINK_CAP_ASPM_SUPPORT = 0,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = 7,
  parameter integer PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = 7,
  parameter integer PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 = 7,
  parameter [0:0] PF0_LINK_CONTROL_RCB = 1'h0,
  parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE",
  parameter [9:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT = 10'h000,
  parameter [9:0] PF0_LTR_CAP_MAX_SNOOP_LAT = 10'h000,
  parameter [11:0] PF0_LTR_CAP_NEXTPTR = 12'h000,
  parameter [3:0] PF0_LTR_CAP_VER = 4'h1,
  parameter [7:0] PF0_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer PF0_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] PF0_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer PF0_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] PF0_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] PF0_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter [5:0] PF0_MSIX_VECTOR_COUNT = 6'h04,
  parameter integer PF0_MSI_CAP_MULTIMSGCAP = 0,
  parameter [7:0] PF0_MSI_CAP_NEXTPTR = 8'h00,
  parameter PF0_MSI_CAP_PERVECMASKCAP = "FALSE",
  parameter [7:0] PF0_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [7:0] PF0_PM_CAP_ID = 8'h01,
  parameter [7:0] PF0_PM_CAP_NEXTPTR = 8'h00,
  parameter PF0_PM_CAP_PMESUPPORT_D0 = "TRUE",
  parameter PF0_PM_CAP_PMESUPPORT_D1 = "TRUE",
  parameter PF0_PM_CAP_PMESUPPORT_D3HOT = "TRUE",
  parameter PF0_PM_CAP_SUPP_D1_STATE = "TRUE",
  parameter [2:0] PF0_PM_CAP_VER_ID = 3'h3,
  parameter PF0_PM_CSR_NOSOFTRESET = "TRUE",
  parameter [11:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR = 12'h000,
  parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE",
  parameter [5:0] PF0_SRIOV_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF0_SRIOV_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF0_SRIOV_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF0_SRIOV_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF0_SRIOV_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF0_SRIOV_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF0_SRIOV_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF0_SRIOV_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF0_SRIOV_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF0_SRIOV_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF0_SRIOV_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF0_SRIOV_BAR5_CONTROL = 3'h0,
  parameter [15:0] PF0_SRIOV_CAP_INITIAL_VF = 16'h0000,
  parameter [11:0] PF0_SRIOV_CAP_NEXTPTR = 12'h000,
  parameter [15:0] PF0_SRIOV_CAP_TOTAL_VF = 16'h0000,
  parameter [3:0] PF0_SRIOV_CAP_VER = 4'h1,
  parameter [15:0] PF0_SRIOV_FIRST_VF_OFFSET = 16'h0000,
  parameter [15:0] PF0_SRIOV_FUNC_DEP_LINK = 16'h0000,
  parameter [31:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000,
  parameter [15:0] PF0_SRIOV_VF_DEVICE_ID = 16'h0000,
  parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE",
  parameter PF0_TPHR_CAP_ENABLE = "FALSE",
  parameter PF0_TPHR_CAP_INT_VEC_MODE = "TRUE",
  parameter [11:0] PF0_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] PF0_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter [1:0] PF0_TPHR_CAP_ST_TABLE_LOC = 2'h0,
  parameter [10:0] PF0_TPHR_CAP_ST_TABLE_SIZE = 11'h000,
  parameter [3:0] PF0_TPHR_CAP_VER = 4'h1,
  parameter PF0_VC_CAP_ENABLE = "FALSE",
  parameter [11:0] PF0_VC_CAP_NEXTPTR = 12'h000,
  parameter [3:0] PF0_VC_CAP_VER = 4'h1,
  parameter [11:0] PF1_AER_CAP_NEXTPTR = 12'h000,
  parameter [11:0] PF1_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] PF1_ARI_CAP_NEXT_FUNC = 8'h00,
  parameter [5:0] PF1_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF1_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF1_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF1_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF1_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF1_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF1_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF1_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF1_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF1_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF1_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF1_BAR5_CONTROL = 3'h0,
  parameter [7:0] PF1_CAPABILITY_POINTER = 8'h80,
  parameter [23:0] PF1_CLASS_CODE = 24'h000000,
  parameter [2:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3,
  parameter [11:0] PF1_DSN_CAP_NEXTPTR = 12'h10C,
  parameter [4:0] PF1_EXPANSION_ROM_APERTURE_SIZE = 5'h03,
  parameter PF1_EXPANSION_ROM_ENABLE = "FALSE",
  parameter [2:0] PF1_INTERRUPT_PIN = 3'h1,
  parameter [7:0] PF1_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer PF1_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] PF1_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer PF1_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] PF1_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] PF1_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter integer PF1_MSI_CAP_MULTIMSGCAP = 0,
  parameter [7:0] PF1_MSI_CAP_NEXTPTR = 8'h00,
  parameter PF1_MSI_CAP_PERVECMASKCAP = "FALSE",
  parameter [7:0] PF1_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [7:0] PF1_PM_CAP_NEXTPTR = 8'h00,
  parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE",
  parameter [5:0] PF1_SRIOV_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF1_SRIOV_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF1_SRIOV_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF1_SRIOV_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF1_SRIOV_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF1_SRIOV_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF1_SRIOV_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF1_SRIOV_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF1_SRIOV_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF1_SRIOV_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF1_SRIOV_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF1_SRIOV_BAR5_CONTROL = 3'h0,
  parameter [15:0] PF1_SRIOV_CAP_INITIAL_VF = 16'h0000,
  parameter [11:0] PF1_SRIOV_CAP_NEXTPTR = 12'h000,
  parameter [15:0] PF1_SRIOV_CAP_TOTAL_VF = 16'h0000,
  parameter [3:0] PF1_SRIOV_CAP_VER = 4'h1,
  parameter [15:0] PF1_SRIOV_FIRST_VF_OFFSET = 16'h0000,
  parameter [15:0] PF1_SRIOV_FUNC_DEP_LINK = 16'h0000,
  parameter [31:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000,
  parameter [15:0] PF1_SRIOV_VF_DEVICE_ID = 16'h0000,
  parameter [11:0] PF1_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] PF1_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter [11:0] PF2_AER_CAP_NEXTPTR = 12'h000,
  parameter [11:0] PF2_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] PF2_ARI_CAP_NEXT_FUNC = 8'h00,
  parameter [5:0] PF2_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF2_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF2_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF2_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF2_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF2_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF2_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF2_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF2_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF2_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF2_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF2_BAR5_CONTROL = 3'h0,
  parameter [7:0] PF2_CAPABILITY_POINTER = 8'h80,
  parameter [23:0] PF2_CLASS_CODE = 24'h000000,
  parameter [2:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3,
  parameter [11:0] PF2_DSN_CAP_NEXTPTR = 12'h10C,
  parameter [4:0] PF2_EXPANSION_ROM_APERTURE_SIZE = 5'h03,
  parameter PF2_EXPANSION_ROM_ENABLE = "FALSE",
  parameter [2:0] PF2_INTERRUPT_PIN = 3'h1,
  parameter [7:0] PF2_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer PF2_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] PF2_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer PF2_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] PF2_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] PF2_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter integer PF2_MSI_CAP_MULTIMSGCAP = 0,
  parameter [7:0] PF2_MSI_CAP_NEXTPTR = 8'h00,
  parameter PF2_MSI_CAP_PERVECMASKCAP = "FALSE",
  parameter [7:0] PF2_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [7:0] PF2_PM_CAP_NEXTPTR = 8'h00,
  parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE",
  parameter [5:0] PF2_SRIOV_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF2_SRIOV_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF2_SRIOV_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF2_SRIOV_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF2_SRIOV_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF2_SRIOV_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF2_SRIOV_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF2_SRIOV_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF2_SRIOV_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF2_SRIOV_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF2_SRIOV_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF2_SRIOV_BAR5_CONTROL = 3'h0,
  parameter [15:0] PF2_SRIOV_CAP_INITIAL_VF = 16'h0000,
  parameter [11:0] PF2_SRIOV_CAP_NEXTPTR = 12'h000,
  parameter [15:0] PF2_SRIOV_CAP_TOTAL_VF = 16'h0000,
  parameter [3:0] PF2_SRIOV_CAP_VER = 4'h1,
  parameter [15:0] PF2_SRIOV_FIRST_VF_OFFSET = 16'h0000,
  parameter [15:0] PF2_SRIOV_FUNC_DEP_LINK = 16'h0000,
  parameter [31:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000,
  parameter [15:0] PF2_SRIOV_VF_DEVICE_ID = 16'h0000,
  parameter [11:0] PF2_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] PF2_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter [11:0] PF3_AER_CAP_NEXTPTR = 12'h000,
  parameter [11:0] PF3_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] PF3_ARI_CAP_NEXT_FUNC = 8'h00,
  parameter [5:0] PF3_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF3_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF3_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF3_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF3_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF3_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF3_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF3_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF3_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF3_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF3_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF3_BAR5_CONTROL = 3'h0,
  parameter [7:0] PF3_CAPABILITY_POINTER = 8'h80,
  parameter [23:0] PF3_CLASS_CODE = 24'h000000,
  parameter [2:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE = 3'h3,
  parameter [11:0] PF3_DSN_CAP_NEXTPTR = 12'h10C,
  parameter [4:0] PF3_EXPANSION_ROM_APERTURE_SIZE = 5'h03,
  parameter PF3_EXPANSION_ROM_ENABLE = "FALSE",
  parameter [2:0] PF3_INTERRUPT_PIN = 3'h1,
  parameter [7:0] PF3_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer PF3_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] PF3_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer PF3_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] PF3_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] PF3_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter integer PF3_MSI_CAP_MULTIMSGCAP = 0,
  parameter [7:0] PF3_MSI_CAP_NEXTPTR = 8'h00,
  parameter PF3_MSI_CAP_PERVECMASKCAP = "FALSE",
  parameter [7:0] PF3_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [7:0] PF3_PM_CAP_NEXTPTR = 8'h00,
  parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED = "FALSE",
  parameter [5:0] PF3_SRIOV_BAR0_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF3_SRIOV_BAR0_CONTROL = 3'h4,
  parameter [4:0] PF3_SRIOV_BAR1_APERTURE_SIZE = 5'h00,
  parameter [2:0] PF3_SRIOV_BAR1_CONTROL = 3'h0,
  parameter [5:0] PF3_SRIOV_BAR2_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF3_SRIOV_BAR2_CONTROL = 3'h4,
  parameter [4:0] PF3_SRIOV_BAR3_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF3_SRIOV_BAR3_CONTROL = 3'h0,
  parameter [5:0] PF3_SRIOV_BAR4_APERTURE_SIZE = 6'h03,
  parameter [2:0] PF3_SRIOV_BAR4_CONTROL = 3'h4,
  parameter [4:0] PF3_SRIOV_BAR5_APERTURE_SIZE = 5'h03,
  parameter [2:0] PF3_SRIOV_BAR5_CONTROL = 3'h0,
  parameter [15:0] PF3_SRIOV_CAP_INITIAL_VF = 16'h0000,
  parameter [11:0] PF3_SRIOV_CAP_NEXTPTR = 12'h000,
  parameter [15:0] PF3_SRIOV_CAP_TOTAL_VF = 16'h0000,
  parameter [3:0] PF3_SRIOV_CAP_VER = 4'h1,
  parameter [15:0] PF3_SRIOV_FIRST_VF_OFFSET = 16'h0000,
  parameter [15:0] PF3_SRIOV_FUNC_DEP_LINK = 16'h0000,
  parameter [31:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE = 32'h00000000,
  parameter [15:0] PF3_SRIOV_VF_DEVICE_ID = 16'h0000,
  parameter [11:0] PF3_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] PF3_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter PL_CFG_STATE_ROBUSTNESS_ENABLE = "TRUE",
  parameter PL_DEEMPH_SOURCE_SELECT = "TRUE",
  parameter PL_DESKEW_ON_SKIP_IN_GEN12 = "FALSE",
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE",
  parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 = "FALSE",
  parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE",
  parameter PL_DISABLE_DC_BALANCE = "FALSE",
  parameter PL_DISABLE_EI_INFER_IN_L0 = "FALSE",
  parameter PL_DISABLE_LANE_REVERSAL = "FALSE",
  parameter [1:0] PL_DISABLE_LFSR_UPDATE_ON_SKP = 2'h0,
  parameter PL_DISABLE_RETRAIN_ON_EB_ERROR = "FALSE",
  parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE",
  parameter [15:0] PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR = 16'h0000,
  parameter PL_DISABLE_UPCONFIG_CAPABLE = "FALSE",
  parameter [1:0] PL_EQ_ADAPT_DISABLE_COEFF_CHECK = 2'h0,
  parameter [1:0] PL_EQ_ADAPT_DISABLE_PRESET_CHECK = 2'h0,
  parameter [4:0] PL_EQ_ADAPT_ITER_COUNT = 5'h02,
  parameter [1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT = 2'h1,
  parameter [1:0] PL_EQ_BYPASS_PHASE23 = 2'h0,
  parameter [5:0] PL_EQ_DEFAULT_RX_PRESET_HINT = 6'h33,
  parameter [7:0] PL_EQ_DEFAULT_TX_PRESET = 8'h44,
  parameter PL_EQ_DISABLE_MISMATCH_CHECK = "TRUE",
  parameter [1:0] PL_EQ_RX_ADAPT_EQ_PHASE0 = 2'h0,
  parameter [1:0] PL_EQ_RX_ADAPT_EQ_PHASE1 = 2'h0,
  parameter PL_EQ_SHORT_ADAPT_PHASE = "FALSE",
  parameter PL_EQ_TX_8G_EQ_TS2_ENABLE = "FALSE",
  parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY = "TRUE",
  parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE = "TRUE",
  parameter PL_INFER_EI_DISABLE_REC_RC = "FALSE",
  parameter PL_INFER_EI_DISABLE_REC_SPD = "FALSE",
  parameter [31:0] PL_LANE0_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE10_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE11_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE12_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE13_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE14_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE15_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE1_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE2_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE3_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE4_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE5_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE6_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE7_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE8_EQ_CONTROL = 32'h00003F00,
  parameter [31:0] PL_LANE9_EQ_CONTROL = 32'h00003F00,
  parameter [3:0] PL_LINK_CAP_MAX_LINK_SPEED = 4'h4,
  parameter [4:0] PL_LINK_CAP_MAX_LINK_WIDTH = 5'h08,
  parameter integer PL_N_FTS = 255,
  parameter PL_QUIESCE_GUARANTEE_DISABLE = "FALSE",
  parameter PL_REDO_EQ_SOURCE_SELECT = "TRUE",
  parameter [7:0] PL_REPORT_ALL_PHY_ERRORS = 8'h00,
  parameter [1:0] PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS = 2'h0,
  parameter [3:0] PL_RX_ADAPT_TIMER_CLWS_GEN3 = 4'h0,
  parameter [3:0] PL_RX_ADAPT_TIMER_CLWS_GEN4 = 4'h0,
  parameter [1:0] PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS = 2'h0,
  parameter [3:0] PL_RX_ADAPT_TIMER_RRL_GEN3 = 4'h0,
  parameter [3:0] PL_RX_ADAPT_TIMER_RRL_GEN4 = 4'h0,
  parameter [1:0] PL_RX_L0S_EXIT_TO_RECOVERY = 2'h0,
  parameter [1:0] PL_SIM_FAST_LINK_TRAINING = 2'h0,
  parameter PL_SRIS_ENABLE = "FALSE",
  parameter [6:0] PL_SRIS_SKPOS_GEN_SPD_VEC = 7'h00,
  parameter [6:0] PL_SRIS_SKPOS_REC_SPD_VEC = 7'h00,
  parameter PL_UPSTREAM_FACING = "TRUE",
  parameter [15:0] PL_USER_SPARE = 16'h0000,
  parameter [15:0] PM_ASPML0S_TIMEOUT = 16'h1500,
  parameter [19:0] PM_ASPML1_ENTRY_DELAY = 20'h003E8,
  parameter PM_ENABLE_L23_ENTRY = "FALSE",
  parameter PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE",
  parameter [31:0] PM_L1_REENTRY_DELAY = 32'h00000100,
  parameter [19:0] PM_PME_SERVICE_TIMEOUT_DELAY = 20'h00000,
  parameter [15:0] PM_PME_TURNOFF_ACK_DELAY = 16'h0100,
  parameter SIM_DEVICE = "ULTRASCALE_PLUS",
  parameter [31:0] SIM_JTAG_IDCODE = 32'h00000000,
  parameter SIM_VERSION = "1.0",
  parameter SPARE_BIT0 = "FALSE",
  parameter integer SPARE_BIT1 = 0,
  parameter integer SPARE_BIT2 = 0,
  parameter SPARE_BIT3 = "FALSE",
  parameter integer SPARE_BIT4 = 0,
  parameter integer SPARE_BIT5 = 0,
  parameter integer SPARE_BIT6 = 0,
  parameter integer SPARE_BIT7 = 0,
  parameter integer SPARE_BIT8 = 0,
  parameter [7:0] SPARE_BYTE0 = 8'h00,
  parameter [7:0] SPARE_BYTE1 = 8'h00,
  parameter [7:0] SPARE_BYTE2 = 8'h00,
  parameter [7:0] SPARE_BYTE3 = 8'h00,
  parameter [31:0] SPARE_WORD0 = 32'h00000000,
  parameter [31:0] SPARE_WORD1 = 32'h00000000,
  parameter [31:0] SPARE_WORD2 = 32'h00000000,
  parameter [31:0] SPARE_WORD3 = 32'h00000000,
  parameter [3:0] SRIOV_CAP_ENABLE = 4'h0,
  parameter TL2CFG_IF_PARITY_CHK = "TRUE",
  parameter [1:0] TL_COMPLETION_RAM_NUM_TLPS = 2'h0,
  parameter [1:0] TL_COMPLETION_RAM_SIZE = 2'h1,
  parameter [11:0] TL_CREDITS_CD = 12'h000,
  parameter [7:0] TL_CREDITS_CH = 8'h00,
  parameter [11:0] TL_CREDITS_NPD = 12'h004,
  parameter [7:0] TL_CREDITS_NPH = 8'h20,
  parameter [11:0] TL_CREDITS_PD = 12'h0E0,
  parameter [7:0] TL_CREDITS_PH = 8'h20,
  parameter [4:0] TL_FC_UPDATE_MIN_INTERVAL_TIME = 5'h02,
  parameter [4:0] TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT = 5'h08,
  parameter [1:0] TL_PF_ENABLE_REG = 2'h0,
  parameter [0:0] TL_POSTED_RAM_SIZE = 1'h0,
  parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE = "FALSE",
  parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE = "FALSE",
  parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE = "FALSE",
  parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE = "FALSE",
  parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE = "FALSE",
  parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE = "FALSE",
  parameter TL_TX_MUX_STRICT_PRIORITY = "TRUE",
  parameter TL_TX_TLP_STRADDLE_ENABLE = "FALSE",
  parameter TL_TX_TLP_TERMINATE_PARITY = "FALSE",
  parameter [15:0] TL_USER_SPARE = 16'h0000,
  parameter TPH_FROM_RAM_PIPELINE = "FALSE",
  parameter TPH_TO_RAM_PIPELINE = "FALSE",
  parameter [7:0] VF0_CAPABILITY_POINTER = 8'h80,
  parameter [11:0] VFG0_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] VFG0_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer VFG0_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] VFG0_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer VFG0_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] VFG0_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] VFG0_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter [7:0] VFG0_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [11:0] VFG0_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] VFG0_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter [11:0] VFG1_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] VFG1_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer VFG1_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] VFG1_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer VFG1_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] VFG1_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] VFG1_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter [7:0] VFG1_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [11:0] VFG1_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] VFG1_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter [11:0] VFG2_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] VFG2_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer VFG2_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] VFG2_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer VFG2_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] VFG2_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] VFG2_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter [7:0] VFG2_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [11:0] VFG2_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] VFG2_TPHR_CAP_ST_MODE_SEL = 3'h0,
  parameter [11:0] VFG3_ARI_CAP_NEXTPTR = 12'h000,
  parameter [7:0] VFG3_MSIX_CAP_NEXTPTR = 8'h00,
  parameter integer VFG3_MSIX_CAP_PBA_BIR = 0,
  parameter [28:0] VFG3_MSIX_CAP_PBA_OFFSET = 29'h00000050,
  parameter integer VFG3_MSIX_CAP_TABLE_BIR = 0,
  parameter [28:0] VFG3_MSIX_CAP_TABLE_OFFSET = 29'h00000040,
  parameter [10:0] VFG3_MSIX_CAP_TABLE_SIZE = 11'h000,
  parameter [7:0] VFG3_PCIE_CAP_NEXTPTR = 8'h00,
  parameter [11:0] VFG3_TPHR_CAP_NEXTPTR = 12'h000,
  parameter [2:0] VFG3_TPHR_CAP_ST_MODE_SEL = 3'h0
)(
  output [7:0] AXIUSEROUT,
  output [7:0] CFGBUSNUMBER,
  output [1:0] CFGCURRENTSPEED,
  output CFGERRCOROUT,
  output CFGERRFATALOUT,
  output CFGERRNONFATALOUT,
  output [7:0] CFGEXTFUNCTIONNUMBER,
  output CFGEXTREADRECEIVED,
  output [9:0] CFGEXTREGISTERNUMBER,
  output [3:0] CFGEXTWRITEBYTEENABLE,
  output [31:0] CFGEXTWRITEDATA,
  output CFGEXTWRITERECEIVED,
  output [11:0] CFGFCCPLD,
  output [7:0] CFGFCCPLH,
  output [11:0] CFGFCNPD,
  output [7:0] CFGFCNPH,
  output [11:0] CFGFCPD,
  output [7:0] CFGFCPH,
  output [3:0] CFGFLRINPROCESS,
  output [11:0] CFGFUNCTIONPOWERSTATE,
  output [15:0] CFGFUNCTIONSTATUS,
  output CFGHOTRESETOUT,
  output [31:0] CFGINTERRUPTMSIDATA,
  output [3:0] CFGINTERRUPTMSIENABLE,
  output CFGINTERRUPTMSIFAIL,
  output CFGINTERRUPTMSIMASKUPDATE,
  output [11:0] CFGINTERRUPTMSIMMENABLE,
  output CFGINTERRUPTMSISENT,
  output [3:0] CFGINTERRUPTMSIXENABLE,
  output [3:0] CFGINTERRUPTMSIXMASK,
  output CFGINTERRUPTMSIXVECPENDINGSTATUS,
  output CFGINTERRUPTSENT,
  output [1:0] CFGLINKPOWERSTATE,
  output [4:0] CFGLOCALERROROUT,
  output CFGLOCALERRORVALID,
  output CFGLTRENABLE,
  output [5:0] CFGLTSSMSTATE,
  output [1:0] CFGMAXPAYLOAD,
  output [2:0] CFGMAXREADREQ,
  output [31:0] CFGMGMTREADDATA,
  output CFGMGMTREADWRITEDONE,
  output CFGMSGRECEIVED,
  output [7:0] CFGMSGRECEIVEDDATA,
  output [4:0] CFGMSGRECEIVEDTYPE,
  output CFGMSGTRANSMITDONE,
  output [12:0] CFGMSIXRAMADDRESS,
  output CFGMSIXRAMREADENABLE,
  output [3:0] CFGMSIXRAMWRITEBYTEENABLE,
  output [35:0] CFGMSIXRAMWRITEDATA,
  output [2:0] CFGNEGOTIATEDWIDTH,
  output [1:0] CFGOBFFENABLE,
  output CFGPHYLINKDOWN,
  output [1:0] CFGPHYLINKSTATUS,
  output CFGPLSTATUSCHANGE,
  output CFGPOWERSTATECHANGEINTERRUPT,
  output [3:0] CFGRCBSTATUS,
  output [1:0] CFGRXPMSTATE,
  output [11:0] CFGTPHRAMADDRESS,
  output CFGTPHRAMREADENABLE,
  output [3:0] CFGTPHRAMWRITEBYTEENABLE,
  output [35:0] CFGTPHRAMWRITEDATA,
  output [3:0] CFGTPHREQUESTERENABLE,
  output [11:0] CFGTPHSTMODE,
  output [1:0] CFGTXPMSTATE,
  output CONFMCAPDESIGNSWITCH,
  output CONFMCAPEOS,
  output CONFMCAPINUSEBYPCIE,
  output CONFREQREADY,
  output [31:0] CONFRESPRDATA,
  output CONFRESPVALID,
  output [31:0] DBGCTRL0OUT,
  output [31:0] DBGCTRL1OUT,
  output [255:0] DBGDATA0OUT,
  output [255:0] DBGDATA1OUT,
  output [15:0] DRPDO,
  output DRPRDY,
  output [255:0] MAXISCQTDATA,
  output [7:0] MAXISCQTKEEP,
  output MAXISCQTLAST,
  output [87:0] MAXISCQTUSER,
  output MAXISCQTVALID,
  output [255:0] MAXISRCTDATA,
  output [7:0] MAXISRCTKEEP,
  output MAXISRCTLAST,
  output [74:0] MAXISRCTUSER,
  output MAXISRCTVALID,
  output [8:0] MIREPLAYRAMADDRESS0,
  output [8:0] MIREPLAYRAMADDRESS1,
  output MIREPLAYRAMREADENABLE0,
  output MIREPLAYRAMREADENABLE1,
  output [127:0] MIREPLAYRAMWRITEDATA0,
  output [127:0] MIREPLAYRAMWRITEDATA1,
  output MIREPLAYRAMWRITEENABLE0,
  output MIREPLAYRAMWRITEENABLE1,
  output [8:0] MIRXCOMPLETIONRAMREADADDRESS0,
  output [8:0] MIRXCOMPLETIONRAMREADADDRESS1,
  output [1:0] MIRXCOMPLETIONRAMREADENABLE0,
  output [1:0] MIRXCOMPLETIONRAMREADENABLE1,
  output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS0,
  output [8:0] MIRXCOMPLETIONRAMWRITEADDRESS1,
  output [143:0] MIRXCOMPLETIONRAMWRITEDATA0,
  output [143:0] MIRXCOMPLETIONRAMWRITEDATA1,
  output [1:0] MIRXCOMPLETIONRAMWRITEENABLE0,
  output [1:0] MIRXCOMPLETIONRAMWRITEENABLE1,
  output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS0,
  output [8:0] MIRXPOSTEDREQUESTRAMREADADDRESS1,
  output MIRXPOSTEDREQUESTRAMREADENABLE0,
  output MIRXPOSTEDREQUESTRAMREADENABLE1,
  output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS0,
  output [8:0] MIRXPOSTEDREQUESTRAMWRITEADDRESS1,
  output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA0,
  output [143:0] MIRXPOSTEDREQUESTRAMWRITEDATA1,
  output MIRXPOSTEDREQUESTRAMWRITEENABLE0,
  output MIRXPOSTEDREQUESTRAMWRITEENABLE1,
  output [5:0] PCIECQNPREQCOUNT,
  output PCIEPERST0B,
  output PCIEPERST1B,
  output [5:0] PCIERQSEQNUM0,
  output [5:0] PCIERQSEQNUM1,
  output PCIERQSEQNUMVLD0,
  output PCIERQSEQNUMVLD1,
  output [7:0] PCIERQTAG0,
  output [7:0] PCIERQTAG1,
  output [3:0] PCIERQTAGAV,
  output PCIERQTAGVLD0,
  output PCIERQTAGVLD1,
  output [3:0] PCIETFCNPDAV,
  output [3:0] PCIETFCNPHAV,
  output [1:0] PIPERX00EQCONTROL,
  output PIPERX00POLARITY,
  output [1:0] PIPERX01EQCONTROL,
  output PIPERX01POLARITY,
  output [1:0] PIPERX02EQCONTROL,
  output PIPERX02POLARITY,
  output [1:0] PIPERX03EQCONTROL,
  output PIPERX03POLARITY,
  output [1:0] PIPERX04EQCONTROL,
  output PIPERX04POLARITY,
  output [1:0] PIPERX05EQCONTROL,
  output PIPERX05POLARITY,
  output [1:0] PIPERX06EQCONTROL,
  output PIPERX06POLARITY,
  output [1:0] PIPERX07EQCONTROL,
  output PIPERX07POLARITY,
  output [1:0] PIPERX08EQCONTROL,
  output PIPERX08POLARITY,
  output [1:0] PIPERX09EQCONTROL,
  output PIPERX09POLARITY,
  output [1:0] PIPERX10EQCONTROL,
  output PIPERX10POLARITY,
  output [1:0] PIPERX11EQCONTROL,
  output PIPERX11POLARITY,
  output [1:0] PIPERX12EQCONTROL,
  output PIPERX12POLARITY,
  output [1:0] PIPERX13EQCONTROL,
  output PIPERX13POLARITY,
  output [1:0] PIPERX14EQCONTROL,
  output PIPERX14POLARITY,
  output [1:0] PIPERX15EQCONTROL,
  output PIPERX15POLARITY,
  output [5:0] PIPERXEQLPLFFS,
  output [3:0] PIPERXEQLPTXPRESET,
  output [1:0] PIPETX00CHARISK,
  output PIPETX00COMPLIANCE,
  output [31:0] PIPETX00DATA,
  output PIPETX00DATAVALID,
  output PIPETX00ELECIDLE,
  output [1:0] PIPETX00EQCONTROL,
  output [5:0] PIPETX00EQDEEMPH,
  output [1:0] PIPETX00POWERDOWN,
  output PIPETX00STARTBLOCK,
  output [1:0] PIPETX00SYNCHEADER,
  output [1:0] PIPETX01CHARISK,
  output PIPETX01COMPLIANCE,
  output [31:0] PIPETX01DATA,
  output PIPETX01DATAVALID,
  output PIPETX01ELECIDLE,
  output [1:0] PIPETX01EQCONTROL,
  output [5:0] PIPETX01EQDEEMPH,
  output [1:0] PIPETX01POWERDOWN,
  output PIPETX01STARTBLOCK,
  output [1:0] PIPETX01SYNCHEADER,
  output [1:0] PIPETX02CHARISK,
  output PIPETX02COMPLIANCE,
  output [31:0] PIPETX02DATA,
  output PIPETX02DATAVALID,
  output PIPETX02ELECIDLE,
  output [1:0] PIPETX02EQCONTROL,
  output [5:0] PIPETX02EQDEEMPH,
  output [1:0] PIPETX02POWERDOWN,
  output PIPETX02STARTBLOCK,
  output [1:0] PIPETX02SYNCHEADER,
  output [1:0] PIPETX03CHARISK,
  output PIPETX03COMPLIANCE,
  output [31:0] PIPETX03DATA,
  output PIPETX03DATAVALID,
  output PIPETX03ELECIDLE,
  output [1:0] PIPETX03EQCONTROL,
  output [5:0] PIPETX03EQDEEMPH,
  output [1:0] PIPETX03POWERDOWN,
  output PIPETX03STARTBLOCK,
  output [1:0] PIPETX03SYNCHEADER,
  output [1:0] PIPETX04CHARISK,
  output PIPETX04COMPLIANCE,
  output [31:0] PIPETX04DATA,
  output PIPETX04DATAVALID,
  output PIPETX04ELECIDLE,
  output [1:0] PIPETX04EQCONTROL,
  output [5:0] PIPETX04EQDEEMPH,
  output [1:0] PIPETX04POWERDOWN,
  output PIPETX04STARTBLOCK,
  output [1:0] PIPETX04SYNCHEADER,
  output [1:0] PIPETX05CHARISK,
  output PIPETX05COMPLIANCE,
  output [31:0] PIPETX05DATA,
  output PIPETX05DATAVALID,
  output PIPETX05ELECIDLE,
  output [1:0] PIPETX05EQCONTROL,
  output [5:0] PIPETX05EQDEEMPH,
  output [1:0] PIPETX05POWERDOWN,
  output PIPETX05STARTBLOCK,
  output [1:0] PIPETX05SYNCHEADER,
  output [1:0] PIPETX06CHARISK,
  output PIPETX06COMPLIANCE,
  output [31:0] PIPETX06DATA,
  output PIPETX06DATAVALID,
  output PIPETX06ELECIDLE,
  output [1:0] PIPETX06EQCONTROL,
  output [5:0] PIPETX06EQDEEMPH,
  output [1:0] PIPETX06POWERDOWN,
  output PIPETX06STARTBLOCK,
  output [1:0] PIPETX06SYNCHEADER,
  output [1:0] PIPETX07CHARISK,
  output PIPETX07COMPLIANCE,
  output [31:0] PIPETX07DATA,
  output PIPETX07DATAVALID,
  output PIPETX07ELECIDLE,
  output [1:0] PIPETX07EQCONTROL,
  output [5:0] PIPETX07EQDEEMPH,
  output [1:0] PIPETX07POWERDOWN,
  output PIPETX07STARTBLOCK,
  output [1:0] PIPETX07SYNCHEADER,
  output [1:0] PIPETX08CHARISK,
  output PIPETX08COMPLIANCE,
  output [31:0] PIPETX08DATA,
  output PIPETX08DATAVALID,
  output PIPETX08ELECIDLE,
  output [1:0] PIPETX08EQCONTROL,
  output [5:0] PIPETX08EQDEEMPH,
  output [1:0] PIPETX08POWERDOWN,
  output PIPETX08STARTBLOCK,
  output [1:0] PIPETX08SYNCHEADER,
  output [1:0] PIPETX09CHARISK,
  output PIPETX09COMPLIANCE,
  output [31:0] PIPETX09DATA,
  output PIPETX09DATAVALID,
  output PIPETX09ELECIDLE,
  output [1:0] PIPETX09EQCONTROL,
  output [5:0] PIPETX09EQDEEMPH,
  output [1:0] PIPETX09POWERDOWN,
  output PIPETX09STARTBLOCK,
  output [1:0] PIPETX09SYNCHEADER,
  output [1:0] PIPETX10CHARISK,
  output PIPETX10COMPLIANCE,
  output [31:0] PIPETX10DATA,
  output PIPETX10DATAVALID,
  output PIPETX10ELECIDLE,
  output [1:0] PIPETX10EQCONTROL,
  output [5:0] PIPETX10EQDEEMPH,
  output [1:0] PIPETX10POWERDOWN,
  output PIPETX10STARTBLOCK,
  output [1:0] PIPETX10SYNCHEADER,
  output [1:0] PIPETX11CHARISK,
  output PIPETX11COMPLIANCE,
  output [31:0] PIPETX11DATA,
  output PIPETX11DATAVALID,
  output PIPETX11ELECIDLE,
  output [1:0] PIPETX11EQCONTROL,
  output [5:0] PIPETX11EQDEEMPH,
  output [1:0] PIPETX11POWERDOWN,
  output PIPETX11STARTBLOCK,
  output [1:0] PIPETX11SYNCHEADER,
  output [1:0] PIPETX12CHARISK,
  output PIPETX12COMPLIANCE,
  output [31:0] PIPETX12DATA,
  output PIPETX12DATAVALID,
  output PIPETX12ELECIDLE,
  output [1:0] PIPETX12EQCONTROL,
  output [5:0] PIPETX12EQDEEMPH,
  output [1:0] PIPETX12POWERDOWN,
  output PIPETX12STARTBLOCK,
  output [1:0] PIPETX12SYNCHEADER,
  output [1:0] PIPETX13CHARISK,
  output PIPETX13COMPLIANCE,
  output [31:0] PIPETX13DATA,
  output PIPETX13DATAVALID,
  output PIPETX13ELECIDLE,
  output [1:0] PIPETX13EQCONTROL,
  output [5:0] PIPETX13EQDEEMPH,
  output [1:0] PIPETX13POWERDOWN,
  output PIPETX13STARTBLOCK,
  output [1:0] PIPETX13SYNCHEADER,
  output [1:0] PIPETX14CHARISK,
  output PIPETX14COMPLIANCE,
  output [31:0] PIPETX14DATA,
  output PIPETX14DATAVALID,
  output PIPETX14ELECIDLE,
  output [1:0] PIPETX14EQCONTROL,
  output [5:0] PIPETX14EQDEEMPH,
  output [1:0] PIPETX14POWERDOWN,
  output PIPETX14STARTBLOCK,
  output [1:0] PIPETX14SYNCHEADER,
  output [1:0] PIPETX15CHARISK,
  output PIPETX15COMPLIANCE,
  output [31:0] PIPETX15DATA,
  output PIPETX15DATAVALID,
  output PIPETX15ELECIDLE,
  output [1:0] PIPETX15EQCONTROL,
  output [5:0] PIPETX15EQDEEMPH,
  output [1:0] PIPETX15POWERDOWN,
  output PIPETX15STARTBLOCK,
  output [1:0] PIPETX15SYNCHEADER,
  output PIPETXDEEMPH,
  output [2:0] PIPETXMARGIN,
  output [1:0] PIPETXRATE,
  output PIPETXRCVRDET,
  output PIPETXRESET,
  output PIPETXSWING,
  output PLEQINPROGRESS,
  output [1:0] PLEQPHASE,
  output PLGEN34EQMISMATCH,
  output [3:0] SAXISCCTREADY,
  output [3:0] SAXISRQTREADY,
  output [31:0] USERSPAREOUT,

  input [7:0] AXIUSERIN,
  input CFGCONFIGSPACEENABLE,
  input [15:0] CFGDEVIDPF0,
  input [15:0] CFGDEVIDPF1,
  input [15:0] CFGDEVIDPF2,
  input [15:0] CFGDEVIDPF3,
  input [7:0] CFGDSBUSNUMBER,
  input [4:0] CFGDSDEVICENUMBER,
  input [2:0] CFGDSFUNCTIONNUMBER,
  input [63:0] CFGDSN,
  input [7:0] CFGDSPORTNUMBER,
  input CFGERRCORIN,
  input CFGERRUNCORIN,
  input [31:0] CFGEXTREADDATA,
  input CFGEXTREADDATAVALID,
  input [2:0] CFGFCSEL,
  input [3:0] CFGFLRDONE,
  input CFGHOTRESETIN,
  input [3:0] CFGINTERRUPTINT,
  input [2:0] CFGINTERRUPTMSIATTR,
  input [7:0] CFGINTERRUPTMSIFUNCTIONNUMBER,
  input [31:0] CFGINTERRUPTMSIINT,
  input [31:0] CFGINTERRUPTMSIPENDINGSTATUS,
  input CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
  input [1:0] CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
  input [1:0] CFGINTERRUPTMSISELECT,
  input CFGINTERRUPTMSITPHPRESENT,
  input [7:0] CFGINTERRUPTMSITPHSTTAG,
  input [1:0] CFGINTERRUPTMSITPHTYPE,
  input [63:0] CFGINTERRUPTMSIXADDRESS,
  input [31:0] CFGINTERRUPTMSIXDATA,
  input CFGINTERRUPTMSIXINT,
  input [1:0] CFGINTERRUPTMSIXVECPENDING,
  input [3:0] CFGINTERRUPTPENDING,
  input CFGLINKTRAININGENABLE,
  input [9:0] CFGMGMTADDR,
  input [3:0] CFGMGMTBYTEENABLE,
  input CFGMGMTDEBUGACCESS,
  input [7:0] CFGMGMTFUNCTIONNUMBER,
  input CFGMGMTREAD,
  input CFGMGMTWRITE,
  input [31:0] CFGMGMTWRITEDATA,
  input CFGMSGTRANSMIT,
  input [31:0] CFGMSGTRANSMITDATA,
  input [2:0] CFGMSGTRANSMITTYPE,
  input [35:0] CFGMSIXRAMREADDATA,
  input CFGPMASPML1ENTRYREJECT,
  input CFGPMASPMTXL0SENTRYDISABLE,
  input CFGPOWERSTATECHANGEACK,
  input CFGREQPMTRANSITIONL23READY,
  input [7:0] CFGREVIDPF0,
  input [7:0] CFGREVIDPF1,
  input [7:0] CFGREVIDPF2,
  input [7:0] CFGREVIDPF3,
  input [15:0] CFGSUBSYSIDPF0,
  input [15:0] CFGSUBSYSIDPF1,
  input [15:0] CFGSUBSYSIDPF2,
  input [15:0] CFGSUBSYSIDPF3,
  input [15:0] CFGSUBSYSVENDID,
  input [35:0] CFGTPHRAMREADDATA,
  input [15:0] CFGVENDID,
  input CFGVFFLRDONE,
  input [7:0] CFGVFFLRFUNCNUM,
  input CONFMCAPREQUESTBYCONF,
  input [31:0] CONFREQDATA,
  input [3:0] CONFREQREGNUM,
  input [1:0] CONFREQTYPE,
  input CONFREQVALID,
  input CORECLK,
  input CORECLKMIREPLAYRAM0,
  input CORECLKMIREPLAYRAM1,
  input CORECLKMIRXCOMPLETIONRAM0,
  input CORECLKMIRXCOMPLETIONRAM1,
  input CORECLKMIRXPOSTEDREQUESTRAM0,
  input CORECLKMIRXPOSTEDREQUESTRAM1,
  input [5:0] DBGSEL0,
  input [5:0] DBGSEL1,
  input [9:0] DRPADDR,
  input DRPCLK,
  input [15:0] DRPDI,
  input DRPEN,
  input DRPWE,
  input [21:0] MAXISCQTREADY,
  input [21:0] MAXISRCTREADY,
  input MCAPCLK,
  input MCAPPERST0B,
  input MCAPPERST1B,
  input MGMTRESETN,
  input MGMTSTICKYRESETN,
  input [5:0] MIREPLAYRAMERRCOR,
  input [5:0] MIREPLAYRAMERRUNCOR,
  input [127:0] MIREPLAYRAMREADDATA0,
  input [127:0] MIREPLAYRAMREADDATA1,
  input [11:0] MIRXCOMPLETIONRAMERRCOR,
  input [11:0] MIRXCOMPLETIONRAMERRUNCOR,
  input [143:0] MIRXCOMPLETIONRAMREADDATA0,
  input [143:0] MIRXCOMPLETIONRAMREADDATA1,
  input [5:0] MIRXPOSTEDREQUESTRAMERRCOR,
  input [5:0] MIRXPOSTEDREQUESTRAMERRUNCOR,
  input [143:0] MIRXPOSTEDREQUESTRAMREADDATA0,
  input [143:0] MIRXPOSTEDREQUESTRAMREADDATA1,
  input [1:0] PCIECOMPLDELIVERED,
  input [7:0] PCIECOMPLDELIVEREDTAG0,
  input [7:0] PCIECOMPLDELIVEREDTAG1,
  input [1:0] PCIECQNPREQ,
  input PCIECQNPUSERCREDITRCVD,
  input PCIECQPIPELINEEMPTY,
  input PCIEPOSTEDREQDELIVERED,
  input PIPECLK,
  input PIPECLKEN,
  input [5:0] PIPEEQFS,
  input [5:0] PIPEEQLF,
  input PIPERESETN,
  input [1:0] PIPERX00CHARISK,
  input [31:0] PIPERX00DATA,
  input PIPERX00DATAVALID,
  input PIPERX00ELECIDLE,
  input PIPERX00EQDONE,
  input PIPERX00EQLPADAPTDONE,
  input PIPERX00EQLPLFFSSEL,
  input [17:0] PIPERX00EQLPNEWTXCOEFFORPRESET,
  input PIPERX00PHYSTATUS,
  input [1:0] PIPERX00STARTBLOCK,
  input [2:0] PIPERX00STATUS,
  input [1:0] PIPERX00SYNCHEADER,
  input PIPERX00VALID,
  input [1:0] PIPERX01CHARISK,
  input [31:0] PIPERX01DATA,
  input PIPERX01DATAVALID,
  input PIPERX01ELECIDLE,
  input PIPERX01EQDONE,
  input PIPERX01EQLPADAPTDONE,
  input PIPERX01EQLPLFFSSEL,
  input [17:0] PIPERX01EQLPNEWTXCOEFFORPRESET,
  input PIPERX01PHYSTATUS,
  input [1:0] PIPERX01STARTBLOCK,
  input [2:0] PIPERX01STATUS,
  input [1:0] PIPERX01SYNCHEADER,
  input PIPERX01VALID,
  input [1:0] PIPERX02CHARISK,
  input [31:0] PIPERX02DATA,
  input PIPERX02DATAVALID,
  input PIPERX02ELECIDLE,
  input PIPERX02EQDONE,
  input PIPERX02EQLPADAPTDONE,
  input PIPERX02EQLPLFFSSEL,
  input [17:0] PIPERX02EQLPNEWTXCOEFFORPRESET,
  input PIPERX02PHYSTATUS,
  input [1:0] PIPERX02STARTBLOCK,
  input [2:0] PIPERX02STATUS,
  input [1:0] PIPERX02SYNCHEADER,
  input PIPERX02VALID,
  input [1:0] PIPERX03CHARISK,
  input [31:0] PIPERX03DATA,
  input PIPERX03DATAVALID,
  input PIPERX03ELECIDLE,
  input PIPERX03EQDONE,
  input PIPERX03EQLPADAPTDONE,
  input PIPERX03EQLPLFFSSEL,
  input [17:0] PIPERX03EQLPNEWTXCOEFFORPRESET,
  input PIPERX03PHYSTATUS,
  input [1:0] PIPERX03STARTBLOCK,
  input [2:0] PIPERX03STATUS,
  input [1:0] PIPERX03SYNCHEADER,
  input PIPERX03VALID,
  input [1:0] PIPERX04CHARISK,
  input [31:0] PIPERX04DATA,
  input PIPERX04DATAVALID,
  input PIPERX04ELECIDLE,
  input PIPERX04EQDONE,
  input PIPERX04EQLPADAPTDONE,
  input PIPERX04EQLPLFFSSEL,
  input [17:0] PIPERX04EQLPNEWTXCOEFFORPRESET,
  input PIPERX04PHYSTATUS,
  input [1:0] PIPERX04STARTBLOCK,
  input [2:0] PIPERX04STATUS,
  input [1:0] PIPERX04SYNCHEADER,
  input PIPERX04VALID,
  input [1:0] PIPERX05CHARISK,
  input [31:0] PIPERX05DATA,
  input PIPERX05DATAVALID,
  input PIPERX05ELECIDLE,
  input PIPERX05EQDONE,
  input PIPERX05EQLPADAPTDONE,
  input PIPERX05EQLPLFFSSEL,
  input [17:0] PIPERX05EQLPNEWTXCOEFFORPRESET,
  input PIPERX05PHYSTATUS,
  input [1:0] PIPERX05STARTBLOCK,
  input [2:0] PIPERX05STATUS,
  input [1:0] PIPERX05SYNCHEADER,
  input PIPERX05VALID,
  input [1:0] PIPERX06CHARISK,
  input [31:0] PIPERX06DATA,
  input PIPERX06DATAVALID,
  input PIPERX06ELECIDLE,
  input PIPERX06EQDONE,
  input PIPERX06EQLPADAPTDONE,
  input PIPERX06EQLPLFFSSEL,
  input [17:0] PIPERX06EQLPNEWTXCOEFFORPRESET,
  input PIPERX06PHYSTATUS,
  input [1:0] PIPERX06STARTBLOCK,
  input [2:0] PIPERX06STATUS,
  input [1:0] PIPERX06SYNCHEADER,
  input PIPERX06VALID,
  input [1:0] PIPERX07CHARISK,
  input [31:0] PIPERX07DATA,
  input PIPERX07DATAVALID,
  input PIPERX07ELECIDLE,
  input PIPERX07EQDONE,
  input PIPERX07EQLPADAPTDONE,
  input PIPERX07EQLPLFFSSEL,
  input [17:0] PIPERX07EQLPNEWTXCOEFFORPRESET,
  input PIPERX07PHYSTATUS,
  input [1:0] PIPERX07STARTBLOCK,
  input [2:0] PIPERX07STATUS,
  input [1:0] PIPERX07SYNCHEADER,
  input PIPERX07VALID,
  input [1:0] PIPERX08CHARISK,
  input [31:0] PIPERX08DATA,
  input PIPERX08DATAVALID,
  input PIPERX08ELECIDLE,
  input PIPERX08EQDONE,
  input PIPERX08EQLPADAPTDONE,
  input PIPERX08EQLPLFFSSEL,
  input [17:0] PIPERX08EQLPNEWTXCOEFFORPRESET,
  input PIPERX08PHYSTATUS,
  input [1:0] PIPERX08STARTBLOCK,
  input [2:0] PIPERX08STATUS,
  input [1:0] PIPERX08SYNCHEADER,
  input PIPERX08VALID,
  input [1:0] PIPERX09CHARISK,
  input [31:0] PIPERX09DATA,
  input PIPERX09DATAVALID,
  input PIPERX09ELECIDLE,
  input PIPERX09EQDONE,
  input PIPERX09EQLPADAPTDONE,
  input PIPERX09EQLPLFFSSEL,
  input [17:0] PIPERX09EQLPNEWTXCOEFFORPRESET,
  input PIPERX09PHYSTATUS,
  input [1:0] PIPERX09STARTBLOCK,
  input [2:0] PIPERX09STATUS,
  input [1:0] PIPERX09SYNCHEADER,
  input PIPERX09VALID,
  input [1:0] PIPERX10CHARISK,
  input [31:0] PIPERX10DATA,
  input PIPERX10DATAVALID,
  input PIPERX10ELECIDLE,
  input PIPERX10EQDONE,
  input PIPERX10EQLPADAPTDONE,
  input PIPERX10EQLPLFFSSEL,
  input [17:0] PIPERX10EQLPNEWTXCOEFFORPRESET,
  input PIPERX10PHYSTATUS,
  input [1:0] PIPERX10STARTBLOCK,
  input [2:0] PIPERX10STATUS,
  input [1:0] PIPERX10SYNCHEADER,
  input PIPERX10VALID,
  input [1:0] PIPERX11CHARISK,
  input [31:0] PIPERX11DATA,
  input PIPERX11DATAVALID,
  input PIPERX11ELECIDLE,
  input PIPERX11EQDONE,
  input PIPERX11EQLPADAPTDONE,
  input PIPERX11EQLPLFFSSEL,
  input [17:0] PIPERX11EQLPNEWTXCOEFFORPRESET,
  input PIPERX11PHYSTATUS,
  input [1:0] PIPERX11STARTBLOCK,
  input [2:0] PIPERX11STATUS,
  input [1:0] PIPERX11SYNCHEADER,
  input PIPERX11VALID,
  input [1:0] PIPERX12CHARISK,
  input [31:0] PIPERX12DATA,
  input PIPERX12DATAVALID,
  input PIPERX12ELECIDLE,
  input PIPERX12EQDONE,
  input PIPERX12EQLPADAPTDONE,
  input PIPERX12EQLPLFFSSEL,
  input [17:0] PIPERX12EQLPNEWTXCOEFFORPRESET,
  input PIPERX12PHYSTATUS,
  input [1:0] PIPERX12STARTBLOCK,
  input [2:0] PIPERX12STATUS,
  input [1:0] PIPERX12SYNCHEADER,
  input PIPERX12VALID,
  input [1:0] PIPERX13CHARISK,
  input [31:0] PIPERX13DATA,
  input PIPERX13DATAVALID,
  input PIPERX13ELECIDLE,
  input PIPERX13EQDONE,
  input PIPERX13EQLPADAPTDONE,
  input PIPERX13EQLPLFFSSEL,
  input [17:0] PIPERX13EQLPNEWTXCOEFFORPRESET,
  input PIPERX13PHYSTATUS,
  input [1:0] PIPERX13STARTBLOCK,
  input [2:0] PIPERX13STATUS,
  input [1:0] PIPERX13SYNCHEADER,
  input PIPERX13VALID,
  input [1:0] PIPERX14CHARISK,
  input [31:0] PIPERX14DATA,
  input PIPERX14DATAVALID,
  input PIPERX14ELECIDLE,
  input PIPERX14EQDONE,
  input PIPERX14EQLPADAPTDONE,
  input PIPERX14EQLPLFFSSEL,
  input [17:0] PIPERX14EQLPNEWTXCOEFFORPRESET,
  input PIPERX14PHYSTATUS,
  input [1:0] PIPERX14STARTBLOCK,
  input [2:0] PIPERX14STATUS,
  input [1:0] PIPERX14SYNCHEADER,
  input PIPERX14VALID,
  input [1:0] PIPERX15CHARISK,
  input [31:0] PIPERX15DATA,
  input PIPERX15DATAVALID,
  input PIPERX15ELECIDLE,
  input PIPERX15EQDONE,
  input PIPERX15EQLPADAPTDONE,
  input PIPERX15EQLPLFFSSEL,
  input [17:0] PIPERX15EQLPNEWTXCOEFFORPRESET,
  input PIPERX15PHYSTATUS,
  input [1:0] PIPERX15STARTBLOCK,
  input [2:0] PIPERX15STATUS,
  input [1:0] PIPERX15SYNCHEADER,
  input PIPERX15VALID,
  input [17:0] PIPETX00EQCOEFF,
  input PIPETX00EQDONE,
  input [17:0] PIPETX01EQCOEFF,
  input PIPETX01EQDONE,
  input [17:0] PIPETX02EQCOEFF,
  input PIPETX02EQDONE,
  input [17:0] PIPETX03EQCOEFF,
  input PIPETX03EQDONE,
  input [17:0] PIPETX04EQCOEFF,
  input PIPETX04EQDONE,
  input [17:0] PIPETX05EQCOEFF,
  input PIPETX05EQDONE,
  input [17:0] PIPETX06EQCOEFF,
  input PIPETX06EQDONE,
  input [17:0] PIPETX07EQCOEFF,
  input PIPETX07EQDONE,
  input [17:0] PIPETX08EQCOEFF,
  input PIPETX08EQDONE,
  input [17:0] PIPETX09EQCOEFF,
  input PIPETX09EQDONE,
  input [17:0] PIPETX10EQCOEFF,
  input PIPETX10EQDONE,
  input [17:0] PIPETX11EQCOEFF,
  input PIPETX11EQDONE,
  input [17:0] PIPETX12EQCOEFF,
  input PIPETX12EQDONE,
  input [17:0] PIPETX13EQCOEFF,
  input PIPETX13EQDONE,
  input [17:0] PIPETX14EQCOEFF,
  input PIPETX14EQDONE,
  input [17:0] PIPETX15EQCOEFF,
  input PIPETX15EQDONE,
  input PLEQRESETEIEOSCOUNT,
  input PLGEN2UPSTREAMPREFERDEEMPH,
  input PLGEN34REDOEQSPEED,
  input PLGEN34REDOEQUALIZATION,
  input RESETN,
  input [255:0] SAXISCCTDATA,
  input [7:0] SAXISCCTKEEP,
  input SAXISCCTLAST,
  input [32:0] SAXISCCTUSER,
  input SAXISCCTVALID,
  input [255:0] SAXISRQTDATA,
  input [7:0] SAXISRQTKEEP,
  input SAXISRQTLAST,
  input [61:0] SAXISRQTUSER,
  input SAXISRQTVALID,
  input USERCLK,
  input USERCLK2,
  input USERCLKEN,
  input [31:0] USERSPAREIN
);

endmodule

`endcelldefine
