# advanced_openlane_workshop-documentation
Its a workshop conducted by VSD team
**DAY-1**

Opening the terminal/
![](day_1/Terminal.PNG)







**DAY-2(Floor plan)**

Width and height of core and die\
Netlist-Defines the connectivity of gates\
Utilization Faztor=Area occupied by netlist/Area of the core\
Aspect Ratio=height/width

Next Step-Define locations of preplaced cells


