SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/sajjad/course/term6/fpga/hws/hw5/slp/slp/ipcore_dir/
SET_PREFERENCE workingdirectory D:/sajjad/course/term6/fpga/hws/hw5/slp/slp/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/sajjad/course/term6/fpga/hws/hw5/slp/slp/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/sajjad/course/term6/fpga/hws/hw5/slp/slp/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name mulladd
SET_PARAMETER Implementation DSP48
SET_PARAMETER A_Input_Type Signed
SET_PARAMETER B_Input_Type Signed
SET_PARAMETER A_Input_Width 8
SET_PARAMETER B_Input_Width 8
SET_PARAMETER Accum_Width 16
SET_PARAMETER Output_Width 16
SET_PARAMETER Accum_Mode Add
SET_PARAMETER Bypass true
SET_PARAMETER Bypass_Sense Active_High
SET_PARAMETER Sync_CE_Priority Sync_Overrides_CE
SET_PARAMETER Latency_Configuration Manual
SET_PARAMETER Latency 1
SET_CORE_NAME Multiply Accumulator
SET_CORE_VERSION 2.0
SET_CORE_VLNV xilinx.com:ip:xbip_multaccum:2.0
SET_CORE_CLASS com.xilinx.ip.xbip_multaccum_v2_0.xbip_multaccum_v2_0
SET_CORE_PATH E:/software.engineer/ISE/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_multaccum_v2_0
SET_CORE_GUIPATH E:/software.engineer/ISE/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/xbip_multaccum_v2_0/gui/xbip_multaccum_v2_0.tcl
SET_CORE_DATASHEET E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_multaccum_v2_0\doc\xbip_multaccum_ds716.pdf
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_multaccum_v2_0\doc\xbip_multaccum_v2_0_readme.txt><xbip_multaccum_v2_0_readme.txt>
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_multaccum_v2_0\doc\xbip_multaccum_v2_0_vinfo.html><xbip_multaccum_v2_0_vinfo.html>
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\xbip_multaccum_v2_0\doc\xbip_multaccum_ds716.pdf><xbip_multaccum_ds716.pdf>
