Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_18_mk2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a80c4fbcbe7d491e84f4ca17c8196fc5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nlms_big_test_TB_behav xil_defaultlib.nlms_big_test_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'x_fifo_buff_wdata' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_top.sv:102]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1024 for port 'h_buff_reset_val' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_top.sv:136]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1024 for port 'x_fifo_buff_reset_val' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_top.sv:137]
WARNING: [VRFC 10-3091] actual bit length 1024 differs from formal bit length 256 for port 'reset_val' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv:91]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'wdata' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1024 differs from formal bit length 256 for port 'reset_val' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv:186]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'waddr' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv:191]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'raddr' [D:/fpga_projects/SDUP/projekt/nlms_accelerator_ip/nlms_accelerator_ip.srcs/sources_1/new/nlms_int_buffers.sv:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nlms_bram(LOG2_HEIGHT=4,WORD_WID...
Compiling module xil_defaultlib.nlms_bram(LOG2_HEIGHT=4,WORD_WID...
Compiling module xil_defaultlib.nlms_bram(LOG2_HEIGHT=2,WORD_WID...
Compiling module xil_defaultlib.nlms_int_buffers(LOG2_H_BUFF_HEI...
Compiling module xil_defaultlib.nlms_x_fifo_buff(LOG2_H_BUFF_HEI...
Compiling module xil_defaultlib.nlms_h_fetch_manager(LOG2_H_BUFF...
Compiling module xil_defaultlib.nlms_int_buff_control(LOG2_H_BUF...
Compiling module xil_defaultlib.nlms_mul(INPUT_WIDTH=16,Q_FORMAT...
Compiling module xil_defaultlib.nlms_multipliers(SAMPLE_WIDTH=16...
Compiling module xil_defaultlib.nlms_datapath(SAMPLE_WIDTH=16,SA...
Compiling module xil_defaultlib.nlms_top(LOG2_H_BUFF_HEIGHT=4,LO...
Compiling module xil_defaultlib.nlms_big_test_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot nlms_big_test_TB_behav
