/*
 *  x86 integer helpers
 *
 *  Copyright (c) 2003 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "cpu.h"
#include "qemu/host-utils.h"
#include "exec/helper-proto.h"
#include "qapi/error.h"
#include "qemu/guest-random.h"
#include "helper-tcg.h"

//#define DEBUG_MULDIV

/* division, flags are undefined */

void helper_divb_AL(CPUX86State *env, uint64_t t0)
{
    unsigned int num, den, q, r;

    num = (target_ulong_array_val(&env->regs.rec, R_EAX) & 0xffff);
    den = (t0 & 0xff);
    if (den == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q = (num / den);
    if (q > 0xff) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q &= 0xff;
    r = (num % den) & 0xff;
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xffff) | (r << 8) | q);
}

void helper_idivb_AL(CPUX86State *env, uint64_t t0)
{
    int num, den, q, r;

    num = (int16_t)target_ulong_array_val(&env->regs.rec, R_EAX);
    den = (int8_t)t0;
    if (den == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q = (num / den);
    if (q != (int8_t)q) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q &= 0xff;
    r = (num % den) & 0xff;
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xffff) | (r << 8) | q);
}

void helper_divw_AX(CPUX86State *env, uint64_t t0)
{
    unsigned int num, den, q, r;

    num = (target_ulong_array_val(&env->regs.rec, R_EAX) & 0xffff) | ((target_ulong_array_val(&env->regs.rec, R_EDX) & 0xffff) << 16);
    den = (t0 & 0xffff);
    if (den == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q = (num / den);
    if (q > 0xffff) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q &= 0xffff;
    r = (num % den) & 0xffff;
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xffff) | q);
    target_ulong_array_set(&env->regs.rec, R_EDX, (target_ulong_array_val(&env->regs.rec, R_EDX) & ~0xffff) | r);
}

void helper_idivw_AX(CPUX86State *env, uint64_t t0)
{
    int num, den, q, r;

    num = (target_ulong_array_val(&env->regs.rec, R_EAX) & 0xffff) | ((target_ulong_array_val(&env->regs.rec, R_EDX) & 0xffff) << 16);
    den = (int16_t)t0;
    if (den == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q = (num / den);
    if (q != (int16_t)q) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q &= 0xffff;
    r = (num % den) & 0xffff;
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xffff) | q);
    target_ulong_array_set(&env->regs.rec, R_EDX, (target_ulong_array_val(&env->regs.rec, R_EDX) & ~0xffff) | r);
}

void helper_divl_EAX(CPUX86State *env, uint64_t t0)
{
    unsigned int den, r;
    uint64_t num, q;

    num = ((uint32_t)target_ulong_array_val(&env->regs.rec, R_EAX)) | ((uint64_t)((uint32_t)target_ulong_array_val(&env->regs.rec, R_EDX)) << 32);
    den = t0;
    if (den == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q = (num / den);
    r = (num % den);
    if (q > 0xffffffff) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, (uint32_t)q);
    target_ulong_array_set(&env->regs.rec, R_EDX, (uint32_t)r);
}

void helper_idivl_EAX(CPUX86State *env, uint64_t t0)
{
    int den, r;
    int64_t num, q;

    num = ((uint32_t)target_ulong_array_val(&env->regs.rec, R_EAX)) | ((uint64_t)((uint32_t)target_ulong_array_val(&env->regs.rec, R_EDX)) << 32);
    den = t0;
    if (den == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    q = (num / den);
    r = (num % den);
    if (q != (int32_t)q) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, (uint32_t)q);
    target_ulong_array_set(&env->regs.rec, R_EDX, (uint32_t)r);
}

/* bcd */

uint64_t helper_aam(uint64_t al, uint64_t base)
{
    int ah;

    al &= 0xff;
    ah = al / base;
    al = al % base;
    return al | (ah << 8);
}

uint64_t helper_aad(uint64_t ax, uint64_t base)
{
    int al, ah;

    al = ax & 0xff;
    ah = (ax >> 8) & 0xff;
    al = ((ah * base) + al) & 0xff;
    return al;
}

void helper_aaa(CPUX86State *env)
{
    int icarry;
    int al, ah, af;
    int eflags;

    eflags = cpu_cc_compute_all(env);
    af = eflags & CC_A;
    al = target_ulong_array_val(&env->regs.rec, R_EAX) & 0xff;
    ah = (target_ulong_array_val(&env->regs.rec, R_EAX) >> 8) & 0xff;

    icarry = (al > 0xf9);
    if (((al & 0x0f) > 9) || af) {
        al = (al + 6) & 0x0f;
        ah = (ah + 1 + icarry) & 0xff;
        eflags |= CC_C | CC_A;
    } else {
        eflags &= ~(CC_C | CC_A);
        al &= 0x0f;
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xffff) | al | (ah << 8));
    CC_SRC = eflags;
    CC_OP = CC_OP_EFLAGS;
}

void helper_aas(CPUX86State *env)
{
    int icarry;
    int al, ah, af;
    int eflags;

    eflags = cpu_cc_compute_all(env);
    af = eflags & CC_A;
    al = target_ulong_array_val(&env->regs.rec, R_EAX) & 0xff;
    ah = (target_ulong_array_val(&env->regs.rec, R_EAX) >> 8) & 0xff;

    icarry = (al < 6);
    if (((al & 0x0f) > 9) || af) {
        al = (al - 6) & 0x0f;
        ah = (ah - 1 - icarry) & 0xff;
        eflags |= CC_C | CC_A;
    } else {
        eflags &= ~(CC_C | CC_A);
        al &= 0x0f;
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xffff) | al | (ah << 8));
    CC_SRC = eflags;
    CC_OP = CC_OP_EFLAGS;
}

void helper_daa(CPUX86State *env)
{
    int old_al, al, af, cf;
    int eflags;

    eflags = cpu_cc_compute_all(env);
    cf = eflags & CC_C;
    af = eflags & CC_A;
    old_al = al = target_ulong_array_val(&env->regs.rec, R_EAX) & 0xff;

    eflags = 0;
    if (((al & 0x0f) > 9) || af) {
        al = (al + 6) & 0xff;
        eflags |= CC_A;
    }
    if ((old_al > 0x99) || cf) {
        al = (al + 0x60) & 0xff;
        eflags |= CC_C;
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xff) | al);
    /* well, speed is not an issue here, so we compute the flags by hand */
    eflags |= (al == 0) << 6; /* zf */
    eflags |= compute_pf(al);
    eflags |= (al & 0x80); /* sf */
    CC_SRC = eflags;
    CC_OP = CC_OP_EFLAGS;
}

void helper_das(CPUX86State *env)
{
    int al, al1, af, cf;
    int eflags;

    eflags = cpu_cc_compute_all(env);
    cf = eflags & CC_C;
    af = eflags & CC_A;
    al = target_ulong_array_val(&env->regs.rec, R_EAX) & 0xff;

    eflags = 0;
    al1 = al;
    if (((al & 0x0f) > 9) || af) {
        eflags |= CC_A;
        if (al < 6 || cf) {
            eflags |= CC_C;
        }
        al = (al - 6) & 0xff;
    }
    if ((al1 > 0x99) || cf) {
        al = (al - 0x60) & 0xff;
        eflags |= CC_C;
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, (target_ulong_array_val(&env->regs.rec, R_EAX) & ~0xff) | al);
    /* well, speed is not an issue here, so we compute the flags by hand */
    eflags |= (al == 0) << 6; /* zf */
    eflags |= compute_pf(al);
    eflags |= (al & 0x80); /* sf */
    CC_SRC = eflags;
    CC_OP = CC_OP_EFLAGS;
}

static void add128(uint64_t *plow, uint64_t *phigh, uint64_t a, uint64_t b)
{
    *plow += a;
    /* carry test */
    if (*plow < a) {
        (*phigh)++;
    }
    *phigh += b;
}

static void neg128(uint64_t *plow, uint64_t *phigh)
{
    *plow = ~*plow;
    *phigh = ~*phigh;
    add128(plow, phigh, 1, 0);
}

/* return TRUE if overflow */
static int div64(uint64_t *plow, uint64_t *phigh, uint64_t b)
{
    uint64_t q, r, a1, a0;
    int i, qb, ab;

    a0 = *plow;
    a1 = *phigh;
    if (a1 == 0) {
        q = a0 / b;
        r = a0 % b;
        *plow = q;
        *phigh = r;
    } else {
        if (a1 >= b) {
            return 1;
        }
        /* XXX: use a better algorithm */
        for (i = 0; i < 64; i++) {
            ab = a1 >> 63;
            a1 = (a1 << 1) | (a0 >> 63);
            if (ab || a1 >= b) {
                a1 -= b;
                qb = 1;
            } else {
                qb = 0;
            }
            a0 = (a0 << 1) | qb;
        }
#if defined(DEBUG_MULDIV)
        printf("div: 0x%016" PRIx64 "%016" PRIx64 " / 0x%016" PRIx64
               ": q=0x%016" PRIx64 " r=0x%016" PRIx64 "\n",
               *phigh, *plow, b, a0, a1);
#endif
        *plow = a0;
        *phigh = a1;
    }
    return 0;
}

/* return TRUE if overflow */
static int idiv64(uint64_t *plow, uint64_t *phigh, int64_t b)
{
    int sa, sb;

    sa = ((int64_t)*phigh < 0);
    if (sa) {
        neg128(plow, phigh);
    }
    sb = (b < 0);
    if (sb) {
        b = -b;
    }
    if (div64(plow, phigh, b) != 0) {
        return 1;
    }
    if (sa ^ sb) {
        if (*plow > (1ULL << 63)) {
            return 1;
        }
        *plow = -*plow;
    } else {
        if (*plow >= (1ULL << 63)) {
            return 1;
        }
    }
    if (sa) {
        *phigh = -*phigh;
    }
    return 0;
}

void helper_divq_EAX(CPUX86State *env, uint64_t t0)
{
    uint64_t r0, r1;

    if (t0 == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    r0 = target_ulong_array_val(&env->regs.rec, R_EAX);
    r1 = target_ulong_array_val(&env->regs.rec, R_EDX);
    if (div64(&r0, &r1, t0)) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, r0);
    target_ulong_array_set(&env->regs.rec, R_EDX, r1);
}

void helper_idivq_EAX(CPUX86State *env, uint64_t t0)
{
    uint64_t r0, r1;

    if (t0 == 0) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    r0 = target_ulong_array_val(&env->regs.rec, R_EAX);
    r1 = target_ulong_array_val(&env->regs.rec, R_EDX);
    if (idiv64(&r0, &r1, t0)) {
        raise_exception_ra(env, EXCP00_DIVZ, GETPC());
    }
    target_ulong_array_set(&env->regs.rec, R_EAX, r0);
    target_ulong_array_set(&env->regs.rec, R_EDX, r1);
}

# define ctztl  ctz64
# define clztl  clz64

uint64_t helper_pdep(uint64_t src, uint64_t mask)
{
    uint64_t dest = 0;
    int i, o;

    for (i = 0; mask != 0; i++) {
        o = ctztl(mask);
        mask &= mask - 1;
        dest |= ((src >> i) & 1) << o;
    }
    return dest;
}

uint64_t helper_i386_pext(uint64_t src, uint64_t mask)
{
    uint64_t dest = 0;
    int i, o;

    for (o = 0; mask != 0; o++) {
        i = ctztl(mask);
        mask &= mask - 1;
        dest |= ((src >> i) & 1) << o;
    }
    return dest;
}

/* Test that BIT is enabled in CR4.  If not, raise an illegal opcode
   exception.  This reduces the requirements for rare CR4 bits being
   mapped into HFLAGS.  */
void helper_cr4_testbit(CPUX86State *env, uint32_t bit)
{
    if (unlikely((target_ulong_array_val(&env->cr.rec, 4) & bit) == 0)) {
        raise_exception_ra(env, EXCP06_ILLOP, GETPC());
    }
}

uint64_t HELPER(rdrand)(CPUX86State *env)
{
    Error *err = NULL;
    uint64_t ret;

    if (qemu_guest_getrandom(&ret, sizeof(ret), &err) < 0) {
        qemu_log_mask(LOG_UNIMP, "rdrand: Crypto failure: %s",
                      error_get_pretty(err));
        error_free(err);
        /* Failure clears CF and all other flags, and returns 0.  */
        env->cc_src = 0;
        ret = 0;
    } else {
        /* Success sets CF and clears all others.  */
        env->cc_src = CC_C;
    }
    env->cc_op = CC_OP_EFLAGS;
    return ret;
}
