                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.4.0 #14620 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk_CLK_SYSCLKConfig
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLK_SYSCLKConfig
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 
                                     25 ; default segment ordering for linker
                                     26 	.area HOME
                                     27 	.area GSINIT
                                     28 	.area GSFINAL
                                     29 	.area CONST
                                     30 	.area INITIALIZER
                                     31 	.area CODE
                                     32 
                                     33 ;--------------------------------------------------------
                                     34 ; global & static initialisations
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
                                     37 	.area GSINIT
                                     38 	.area GSFINAL
                                     39 	.area GSINIT
                                     40 ;--------------------------------------------------------
                                     41 ; Home
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
                                     44 	.area HOME
                                     45 ;--------------------------------------------------------
                                     46 ; code
                                     47 ;--------------------------------------------------------
                                     48 	.area CODE
                                     49 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 36: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                     50 ; genLabel
                                     51 ;	-----------------------------------------
                                     52 ;	 function CLK_SYSCLKConfig
                                     53 ;	-----------------------------------------
                                     54 ;	Register assignment might be sub-optimal.
                                     55 ;	Stack space usage: 1 bytes.
      000000                         56 _CLK_SYSCLKConfig:
      000000 88               [ 1]   57 	push	a
                                     58 ; genReceive
      000001 95               [ 1]   59 	ld	xh, a
                                     60 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 43: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                     61 ; genPointerGet
      000002 C6 50 C6         [ 1]   62 	ld	a, 0x50c6
                                     63 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 41: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
                                     64 ; genAnd
      000005 5D               [ 2]   65 	tnzw	x
      000006 2A 03            [ 1]   66 	jrpl	00113$
      000008 CCr00r20         [ 2]   67 	jp	00102$
      00000B                         68 00113$:
                                     69 ; skipping generated iCode
                                     70 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 43: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
                                     71 ; genAnd
      00000B A4 E7            [ 1]   72 	and	a, #0xe7
                                     73 ; genPointerSet
      00000D C7 50 C6         [ 1]   74 	ld	0x50c6, a
                                     75 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 44: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
                                     76 ; genPointerGet
      000010 C6 50 C6         [ 1]   77 	ld	a, 0x50c6
      000013 6B 01            [ 1]   78 	ld	(0x01, sp), a
                                     79 ; genAnd
      000015 9E               [ 1]   80 	ld	a, xh
      000016 A4 18            [ 1]   81 	and	a, #0x18
                                     82 ; genOr
      000018 1A 01            [ 1]   83 	or	a, (0x01, sp)
                                     84 ; genPointerSet
      00001A C7 50 C6         [ 1]   85 	ld	0x50c6, a
                                     86 ; genGoto
      00001D CCr00r32         [ 2]   87 	jp	00104$
                                     88 ; genLabel
      000020                         89 00102$:
                                     90 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 48: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
                                     91 ; genAnd
      000020 A4 F8            [ 1]   92 	and	a, #0xf8
                                     93 ; genPointerSet
      000022 C7 50 C6         [ 1]   94 	ld	0x50c6, a
                                     95 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 49: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
                                     96 ; genPointerGet
      000025 C6 50 C6         [ 1]   97 	ld	a, 0x50c6
      000028 6B 01            [ 1]   98 	ld	(0x01, sp), a
                                     99 ; genAnd
      00002A 9E               [ 1]  100 	ld	a, xh
      00002B A4 07            [ 1]  101 	and	a, #0x07
                                    102 ; genOr
      00002D 1A 01            [ 1]  103 	or	a, (0x01, sp)
                                    104 ; genPointerSet
      00002F C7 50 C6         [ 1]  105 	ld	0x50c6, a
                                    106 ; genLabel
      000032                        107 00104$:
                                    108 ;	../SPLSPL/src/stm8s_clk_CLK_SYSCLKConfig.c: 51: }
                                    109 ; genEndFunction
      000032 84               [ 1]  110 	pop	a
      000033 81               [ 4]  111 	ret
                                    112 	.area CODE
                                    113 	.area CONST
                                    114 	.area INITIALIZER
                                    115 	.area CABS (ABS)
