// Seed: 986188931
macromodule module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2
);
  assign id_0 = id_1;
  wire id_4;
  ;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    input wand id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11,
    input tri1 id_12,
    output wor id_13,
    input tri id_14,
    output tri1 id_15,
    output tri1 id_16,
    output uwire id_17,
    output wor id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wand id_21,
    output tri0 id_22#(.id_36(1 !== -1)),
    input tri0 id_23,
    input wand id_24,
    input wand id_25,
    output supply0 id_26,
    input wor id_27,
    input wor id_28,
    input tri0 id_29,
    input supply0 id_30
    , id_37,
    input tri id_31,
    input tri0 id_32,
    input supply0 id_33
    , id_38,
    input supply1 id_34
);
  supply0 id_39 = -1 == ~id_30;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_19
  );
  assign modCall_1.id_0 = 0;
endmodule
