# VeriSimpleO3
Simple out of order processor based on P6 micro architecture

## Announcement!!
- Next Meeting Schedule: 6/22 1pm. (Online)
    - Please tell me if you cannot make it
- Please **update** specification.md file after each work.
    - Milestone1\specification.md
- If you have any suggestions, please feel free to do so.

## Milestone 1
### TODO 1: Implement core components (ROB, RS, Map Table)
Please refer to Milestone1\High-Level_Architecture.md file.
- Yiting, Hu: Reservation Stations
- Yannis, Jinlock: Reorder Buffer
- Letian: Map Table
