
*** Running vivado
    with args -log system_mySPIRxTx_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mySPIRxTx_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mySPIRxTx_1_0.tcl -notrace
Command: synth_design -top system_mySPIRxTx_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 407.789 ; gain = 96.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mySPIRxTx_1_0' [d:/ZLab2021/lab14OLED/SPIRxTx.srcs/sources_1/bd/system/ip/system_mySPIRxTx_1_0/synth/system_mySPIRxTx_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mySPIRxTx_v1_0' [d:/ZLab2021/lab14OLED/SPIRxTx.srcs/sources_1/bd/system/ipshared/daf9/hdl/mySPIRxTx_v1_0.v:7]
	Parameter width bound to: 8 - type: integer 
	Parameter clkdiv bound to: 4 - type: integer 
	Parameter sspol bound to: 0 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/ZLab2021/lab14OLED/SPIRxTx.srcs/sources_1/bd/system/ipshared/daf9/hdl/mySPIRxTx_v1_0.v:104]
INFO: [Synth 8-6155] done synthesizing module 'mySPIRxTx_v1_0' (1#1) [d:/ZLab2021/lab14OLED/SPIRxTx.srcs/sources_1/bd/system/ipshared/daf9/hdl/mySPIRxTx_v1_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_mySPIRxTx_1_0' (2#1) [d:/ZLab2021/lab14OLED/SPIRxTx.srcs/sources_1/bd/system/ip/system_mySPIRxTx_1_0/synth/system_mySPIRxTx_1_0.v:57]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port axis_aresetn
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design mySPIRxTx_v1_0 has unconnected port m00_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 462.512 ; gain = 151.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 462.512 ; gain = 151.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 462.512 ; gain = 151.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 808.871 ; gain = 1.117
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 808.871 ; gain = 497.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 808.871 ; gain = 497.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 808.871 ; gain = 497.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mySPIRxTx_v1_0'
INFO: [Synth 8-5544] ROM "m00_axis_tdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxbuffer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxbuffer_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                      S1 |                             0010 |                               01
                      S3 |                             0100 |                               11
                      S2 |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mySPIRxTx_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 808.871 ; gain = 497.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mySPIRxTx_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_mySPIRxTx_1_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design system_mySPIRxTx_1_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design system_mySPIRxTx_1_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design system_mySPIRxTx_1_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design system_mySPIRxTx_1_0 has port m00_axis_tlast driven by constant 1
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port axis_aresetn
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design system_mySPIRxTx_1_0 has unconnected port m00_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 808.871 ; gain = 497.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.809 ; gain = 499.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.809 ; gain = 499.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     7|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |     6|
|6     |LUT6 |    16|
|7     |FDRE |    45|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    88|
|2     |  inst   |mySPIRxTx_v1_0 |    88|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 830.664 ; gain = 173.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 830.664 ; gain = 519.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 833.828 ; gain = 532.973
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/ZLab2021/lab14OLED/SPIRxTx.runs/system_mySPIRxTx_1_0_synth_1/system_mySPIRxTx_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/ZLab2021/lab14OLED/SPIRxTx.srcs/sources_1/bd/system/ip/system_mySPIRxTx_1_0/system_mySPIRxTx_1_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/ZLab2021/lab14OLED/SPIRxTx.runs/system_mySPIRxTx_1_0_synth_1/system_mySPIRxTx_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_mySPIRxTx_1_0_utilization_synth.rpt -pb system_mySPIRxTx_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 833.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  4 17:43:15 2021...
