-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x22_SubBytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    state : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GCM_AE_HW_1x22_SubBytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal sboxhw_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce0 : STD_LOGIC;
    signal sboxhw_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce1 : STD_LOGIC;
    signal sboxhw_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce2 : STD_LOGIC;
    signal sboxhw_V_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce3 : STD_LOGIC;
    signal sboxhw_V_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce4 : STD_LOGIC;
    signal sboxhw_V_q4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address5 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce5 : STD_LOGIC;
    signal sboxhw_V_q5 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce6 : STD_LOGIC;
    signal sboxhw_V_q6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address7 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce7 : STD_LOGIC;
    signal sboxhw_V_q7 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce8 : STD_LOGIC;
    signal sboxhw_V_q8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address9 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce9 : STD_LOGIC;
    signal sboxhw_V_q9 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address10 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce10 : STD_LOGIC;
    signal sboxhw_V_q10 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address11 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce11 : STD_LOGIC;
    signal sboxhw_V_q11 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address12 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce12 : STD_LOGIC;
    signal sboxhw_V_q12 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address13 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce13 : STD_LOGIC;
    signal sboxhw_V_q13 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address14 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce14 : STD_LOGIC;
    signal sboxhw_V_q14 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_address15 : STD_LOGIC_VECTOR (7 downto 0);
    signal sboxhw_V_ce15 : STD_LOGIC;
    signal sboxhw_V_q15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln668_fu_275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln668_8_fu_290_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_9_fu_305_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_10_fu_320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_11_fu_335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_12_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_13_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_14_fu_380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_15_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_16_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_17_fu_425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_18_fu_440_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_19_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_20_fu_470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_21_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln668_22_fu_500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln668_fu_271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_280_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_295_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_310_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_325_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_340_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_355_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_370_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_385_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_400_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_415_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_430_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_445_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_460_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_475_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_490_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GCM_AE_HW_1x22_SubBytes_sboxhw_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address3 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address4 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address5 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address6 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address7 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address8 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address9 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address10 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address11 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address12 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address13 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address14 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address15 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    sboxhw_V_U : component GCM_AE_HW_1x22_SubBytes_sboxhw_V_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sboxhw_V_address0,
        ce0 => sboxhw_V_ce0,
        q0 => sboxhw_V_q0,
        address1 => sboxhw_V_address1,
        ce1 => sboxhw_V_ce1,
        q1 => sboxhw_V_q1,
        address2 => sboxhw_V_address2,
        ce2 => sboxhw_V_ce2,
        q2 => sboxhw_V_q2,
        address3 => sboxhw_V_address3,
        ce3 => sboxhw_V_ce3,
        q3 => sboxhw_V_q3,
        address4 => sboxhw_V_address4,
        ce4 => sboxhw_V_ce4,
        q4 => sboxhw_V_q4,
        address5 => sboxhw_V_address5,
        ce5 => sboxhw_V_ce5,
        q5 => sboxhw_V_q5,
        address6 => sboxhw_V_address6,
        ce6 => sboxhw_V_ce6,
        q6 => sboxhw_V_q6,
        address7 => sboxhw_V_address7,
        ce7 => sboxhw_V_ce7,
        q7 => sboxhw_V_q7,
        address8 => sboxhw_V_address8,
        ce8 => sboxhw_V_ce8,
        q8 => sboxhw_V_q8,
        address9 => sboxhw_V_address9,
        ce9 => sboxhw_V_ce9,
        q9 => sboxhw_V_q9,
        address10 => sboxhw_V_address10,
        ce10 => sboxhw_V_ce10,
        q10 => sboxhw_V_q10,
        address11 => sboxhw_V_address11,
        ce11 => sboxhw_V_ce11,
        q11 => sboxhw_V_q11,
        address12 => sboxhw_V_address12,
        ce12 => sboxhw_V_ce12,
        q12 => sboxhw_V_q12,
        address13 => sboxhw_V_address13,
        ce13 => sboxhw_V_ce13,
        q13 => sboxhw_V_q13,
        address14 => sboxhw_V_address14,
        ce14 => sboxhw_V_ce14,
        q14 => sboxhw_V_q14,
        address15 => sboxhw_V_address15,
        ce15 => sboxhw_V_ce15,
        q15 => sboxhw_V_q15);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((((((((((((((sboxhw_V_q0 & sboxhw_V_q1) & sboxhw_V_q2) & sboxhw_V_q3) & sboxhw_V_q4) & sboxhw_V_q5) & sboxhw_V_q6) & sboxhw_V_q7) & sboxhw_V_q8) & sboxhw_V_q9) & sboxhw_V_q10) & sboxhw_V_q11) & sboxhw_V_q12) & sboxhw_V_q13) & sboxhw_V_q14) & sboxhw_V_q15);
    sboxhw_V_address0 <= zext_ln668_22_fu_500_p1(8 - 1 downto 0);
    sboxhw_V_address1 <= zext_ln668_21_fu_485_p1(8 - 1 downto 0);
    sboxhw_V_address10 <= zext_ln668_12_fu_350_p1(8 - 1 downto 0);
    sboxhw_V_address11 <= zext_ln668_11_fu_335_p1(8 - 1 downto 0);
    sboxhw_V_address12 <= zext_ln668_10_fu_320_p1(8 - 1 downto 0);
    sboxhw_V_address13 <= zext_ln668_9_fu_305_p1(8 - 1 downto 0);
    sboxhw_V_address14 <= zext_ln668_8_fu_290_p1(8 - 1 downto 0);
    sboxhw_V_address15 <= zext_ln668_fu_275_p1(8 - 1 downto 0);
    sboxhw_V_address2 <= zext_ln668_20_fu_470_p1(8 - 1 downto 0);
    sboxhw_V_address3 <= zext_ln668_19_fu_455_p1(8 - 1 downto 0);
    sboxhw_V_address4 <= zext_ln668_18_fu_440_p1(8 - 1 downto 0);
    sboxhw_V_address5 <= zext_ln668_17_fu_425_p1(8 - 1 downto 0);
    sboxhw_V_address6 <= zext_ln668_16_fu_410_p1(8 - 1 downto 0);
    sboxhw_V_address7 <= zext_ln668_15_fu_395_p1(8 - 1 downto 0);
    sboxhw_V_address8 <= zext_ln668_14_fu_380_p1(8 - 1 downto 0);
    sboxhw_V_address9 <= zext_ln668_13_fu_365_p1(8 - 1 downto 0);

    sboxhw_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce0 <= ap_const_logic_1;
        else 
            sboxhw_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce1 <= ap_const_logic_1;
        else 
            sboxhw_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce10 <= ap_const_logic_1;
        else 
            sboxhw_V_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce11 <= ap_const_logic_1;
        else 
            sboxhw_V_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce12_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce12 <= ap_const_logic_1;
        else 
            sboxhw_V_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce13_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce13 <= ap_const_logic_1;
        else 
            sboxhw_V_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce14_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce14 <= ap_const_logic_1;
        else 
            sboxhw_V_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce15_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce15 <= ap_const_logic_1;
        else 
            sboxhw_V_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce2 <= ap_const_logic_1;
        else 
            sboxhw_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce3 <= ap_const_logic_1;
        else 
            sboxhw_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce4 <= ap_const_logic_1;
        else 
            sboxhw_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce5 <= ap_const_logic_1;
        else 
            sboxhw_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce6 <= ap_const_logic_1;
        else 
            sboxhw_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce7 <= ap_const_logic_1;
        else 
            sboxhw_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce8 <= ap_const_logic_1;
        else 
            sboxhw_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sboxhw_V_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sboxhw_V_ce9 <= ap_const_logic_1;
        else 
            sboxhw_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_49_fu_295_p4 <= state(23 downto 16);
    tmp_50_fu_310_p4 <= state(31 downto 24);
    tmp_51_fu_325_p4 <= state(39 downto 32);
    tmp_52_fu_340_p4 <= state(47 downto 40);
    tmp_53_fu_355_p4 <= state(55 downto 48);
    tmp_54_fu_370_p4 <= state(63 downto 56);
    tmp_55_fu_385_p4 <= state(71 downto 64);
    tmp_56_fu_400_p4 <= state(79 downto 72);
    tmp_57_fu_415_p4 <= state(87 downto 80);
    tmp_58_fu_430_p4 <= state(95 downto 88);
    tmp_59_fu_445_p4 <= state(103 downto 96);
    tmp_60_fu_460_p4 <= state(111 downto 104);
    tmp_61_fu_475_p4 <= state(119 downto 112);
    tmp_62_fu_490_p4 <= state(127 downto 120);
    tmp_s_fu_280_p4 <= state(15 downto 8);
    trunc_ln668_fu_271_p1 <= state(8 - 1 downto 0);
    zext_ln668_10_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_310_p4),64));
    zext_ln668_11_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_325_p4),64));
    zext_ln668_12_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_340_p4),64));
    zext_ln668_13_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_355_p4),64));
    zext_ln668_14_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_370_p4),64));
    zext_ln668_15_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_385_p4),64));
    zext_ln668_16_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_400_p4),64));
    zext_ln668_17_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_415_p4),64));
    zext_ln668_18_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_430_p4),64));
    zext_ln668_19_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_445_p4),64));
    zext_ln668_20_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_460_p4),64));
    zext_ln668_21_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_475_p4),64));
    zext_ln668_22_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_490_p4),64));
    zext_ln668_8_fu_290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_280_p4),64));
    zext_ln668_9_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_295_p4),64));
    zext_ln668_fu_275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln668_fu_271_p1),64));
end behav;
