{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735883878488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735883878488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  3 12:57:57 2025 " "Processing started: Fri Jan  3 12:57:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735883878488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1735883878488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Thesis_Project -c Thesis_Project " "Command: quartus_sta Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1735883878488 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1735883878532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1735883879063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1735883879063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883879088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883879088 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "107 " "The Timing Analyzer is analyzing 107 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1735883879528 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1735883879646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883879647 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " "create_clock -period 1.000 -name Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735883879684 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883879684 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1735883879723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883879962 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1735883879964 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1735883879980 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735883880435 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735883880435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.084 " "Worst-case setup slack is -10.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.084          -20073.929 CLOCK_50  " "  -10.084          -20073.929 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.683            -286.457 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -9.683            -286.457 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661             -29.362 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -6.661             -29.362 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.653             -29.600 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -6.653             -29.600 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295           -1122.187 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -5.295           -1122.187 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.285            -141.749 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -5.285            -141.749 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.012              -8.918 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -5.012              -8.918 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.610             -33.708 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -4.610             -33.708 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.672              -7.281 KEY\[0\]  " "   -3.672              -7.281 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.391            -124.329 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -3.391            -124.329 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927             -34.418 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -2.927             -34.418 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668              -1.668 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "   -1.668              -1.668 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883880437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.795 " "Worst-case hold slack is -2.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795             -74.746 CLOCK_50  " "   -2.795             -74.746 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.287 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.287              -0.287 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.096               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.436               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.635               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.755               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.755               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 KEY\[0\]  " "    1.198               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.352               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    2.352               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.502               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    2.502               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.585               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    2.585               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.034               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    3.034               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883880475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.211 " "Worst-case recovery slack is -7.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.211           -2450.061 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -7.211           -2450.061 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.046            -318.495 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -7.046            -318.495 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.785          -15830.090 CLOCK_50  " "   -5.785          -15830.090 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171             -84.697 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -3.171             -84.697 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883880489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.824 " "Worst-case removal slack is 0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 CLOCK_50  " "    0.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.834               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    2.018               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.567               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "    3.567               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883880503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.416 " "Worst-case minimum pulse width slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416            -250.522 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.416            -250.522 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -1817.333 CLOCK_50  " "   -0.394           -1817.333 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.976 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -0.394             -26.976 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.075               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.202               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.215               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.306               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 KEY\[0\]  " "    0.308               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.329               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.365               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.417               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.431               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883880507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883880507 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735883880577 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883880577 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1735883880580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735883880609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735883882086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883882583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735883882669 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735883882669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.776 " "Worst-case setup slack is -9.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.776          -19340.099 CLOCK_50  " "   -9.776          -19340.099 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.680            -285.831 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -9.680            -285.831 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.700             -30.238 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -6.700             -30.238 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.384             -28.459 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -6.384             -28.459 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.341            -143.133 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -5.341            -143.133 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.182           -1140.805 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -5.182           -1140.805 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.072              -9.004 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -5.072              -9.004 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702             -34.467 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -4.702             -34.467 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.487              -6.880 KEY\[0\]  " "   -3.487              -6.880 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.363            -122.508 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -3.363            -122.508 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877             -33.343 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -2.877             -33.343 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585              -1.585 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "   -1.585              -1.585 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883882670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.835 " "Worst-case hold slack is -2.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.835             -77.509 CLOCK_50  " "   -2.835             -77.509 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.174 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.174              -0.174 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.036               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.451               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.535               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.674               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.813               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 KEY\[0\]  " "    0.896               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.375               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    2.375               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.548               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    2.548               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.694               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    2.694               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.095               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    3.095               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883882703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.126 " "Worst-case recovery slack is -7.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.126           -2425.162 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -7.126           -2425.162 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.967            -315.195 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -6.967            -315.195 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.597          -15064.067 CLOCK_50  " "   -5.597          -15064.067 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.148             -83.705 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -3.148             -83.705 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883882715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.605 " "Worst-case removal slack is 0.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 CLOCK_50  " "    0.605               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.701               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.960               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    1.960               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.608               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "    3.608               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883882728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.403 " "Worst-case minimum pulse width slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403           -1973.855 CLOCK_50  " "   -0.403           -1973.855 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -241.566 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.394            -241.566 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.427 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -0.394             -26.427 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.100               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.213               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.243               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 KEY\[0\]  " "    0.281               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.321               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.323               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.339               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.404               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.448               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883882730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883882730 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735883882793 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883882793 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1735883882797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735883882880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735883884320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883884827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735883884866 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735883884866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.195 " "Worst-case setup slack is -6.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.195          -11558.923 CLOCK_50  " "   -6.195          -11558.923 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.340            -157.588 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -5.340            -157.588 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.348             -15.624 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -4.348             -15.624 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.671            -574.272 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -3.671            -574.272 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.537             -15.149 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -3.537             -15.149 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622              -4.412 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -2.622              -4.412 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533             -66.233 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -2.533             -66.233 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390              -4.694 KEY\[0\]  " "   -2.390              -4.694 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315             -16.686 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -2.315             -16.686 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760             -57.180 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -1.760             -57.180 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742             -18.530 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -1.742             -18.530 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -0.624 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "   -0.624              -0.624 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883884869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.654 " "Worst-case hold slack is -1.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.654             -43.477 CLOCK_50  " "   -1.654             -43.477 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -0.561 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.278              -0.561 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.091               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.132               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.296               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.372               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.414               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 KEY\[0\]  " "    0.733               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    1.218               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    1.260               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    1.425               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    1.589               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883884903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.306 " "Worst-case recovery slack is -4.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.306           -1454.679 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -4.306           -1454.679 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.188            -189.606 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -4.188            -189.606 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.127           -9591.318 CLOCK_50  " "   -3.127           -9591.318 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.881             -49.653 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.881             -49.653 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883884919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.339               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 CLOCK_50  " "    0.463               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.959               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.793               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "    1.793               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883884931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.432 " "Worst-case minimum pulse width slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432            -282.934 CLOCK_50  " "   -0.432            -282.934 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172             -25.303 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.172             -25.303 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.038 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -0.003              -0.038 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 KEY\[0\]  " "    0.010               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.194               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.206               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.246               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.288               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.338               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.357               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.447               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.462               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883884937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883884937 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735883885007 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883885007 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1735883885011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883885460 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735883885505 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735883885505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.423 " "Worst-case setup slack is -5.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.423           -9998.791 CLOCK_50  " "   -5.423           -9998.791 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.896            -144.084 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -4.896            -144.084 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829             -14.119 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -3.829             -14.119 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.353             -14.551 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -3.353             -14.551 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220            -534.761 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -3.220            -534.761 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500              -4.184 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -2.500              -4.184 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360             -62.218 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -2.360             -62.218 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247             -16.266 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -2.247             -16.266 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879              -3.703 KEY\[0\]  " "   -1.879              -3.703 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550             -50.670 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -1.550             -50.670 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513             -16.390 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -1.513             -16.390 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -0.500 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "   -0.500              -0.500 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883885507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.643 " "Worst-case hold slack is -1.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643             -51.518 CLOCK_50  " "   -1.643             -51.518 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -0.520 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.240              -0.520 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.088               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.093               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.216               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.348               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.402               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 KEY\[0\]  " "    0.437               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    1.232               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    1.258               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    1.483               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    1.563               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883885541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.246 " "Worst-case recovery slack is -4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246           -1442.349 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -4.246           -1442.349 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137            -187.388 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "   -4.137            -187.388 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831           -9208.606 CLOCK_50  " "   -2.831           -9208.606 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835             -48.998 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.835             -48.998 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883885556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CLOCK_50  " "    0.324               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.377               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.945               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.807               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "    1.807               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883885568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.446 " "Worst-case minimum pulse width slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -285.448 CLOCK_50  " "   -0.446            -285.448 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -8.201 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel  " "   -0.093              -8.201 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|clk_sel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 KEY\[0\]  " "   -0.002              -0.002 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out  " "    0.036               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.242               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.244               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.306               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.335               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.370               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.386               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE  " "    0.444               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.475               0.000 Thesis_Project:THESIS_PROJECT_BLOCK\|AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735883885571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735883885571 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735883885643 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735883885643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735883887331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735883887333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5465 " "Peak virtual memory: 5465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735883887490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  3 12:58:07 2025 " "Processing ended: Fri Jan  3 12:58:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735883887490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735883887490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735883887490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1735883887490 ""}
