name: DBG
description: DBG register block
groupName: DBG
baseAddress: 1073829888
registers:
- name: DBG_IDCODE
  displayName: DBG_IDCODE
  description: DBG device ID code register
  addressOffset: 0
  size: 32
  resetValue: 268436547
  resetMask: 4294967295
  fields:
  - name: DEV_ID
    description: "Device identifier\nThis bitfield indicates the device ID."
    bitOffset: 0
    bitWidth: 12
    access: read-only
  - name: REV_ID
    description: "Revision identifier\nThis bitfield indicates the revision of the
      device."
    bitOffset: 16
    bitWidth: 16
    access: read-only
- name: DBG_CR
  displayName: DBG_CR
  description: DBG configuration register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DBG_STOP
    description: Debug Stop mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: DBG_STANDBY
    description: Debug Standby and Shutdown modes
    bitOffset: 2
    bitWidth: 1
    access: read-write
- name: DBG_APB_FZ1
  displayName: DBG_APB_FZ1
  description: DBG APB freeze register 1
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DBG_TIM3_STOP
    description: "Clocking of TIM3 counter when the core is halted\nThis bit enables/disables
      the clock to the counter of TIM3 when the core is halted:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_RTC_STOP
    description: "Clocking of RTC counter when the core is halted\nThis bit enables/disables
      the clock to the counter of RTC when the core is halted:"
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_WWDG_STOP
    description: "Clocking of WWDG counter when the core is halted\nThis bit enables/disables
      the clock to the counter of WWDG when the core is halted:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_IWDG_STOP
    description: "Clocking of IWDG counter when the core is halted\nThis bit enables/disables
      the clock to the counter of IWDG when the core is halted:"
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_I2C1_SMBUS_TIMEOUT
    description: SMBUS timeout when core is halted
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Same behavior as in normal mode
      value: 0
    - name: B_0x1
      description: The SMBUS timeout is frozen
      value: 1
- name: DBG_APB_FZ2
  displayName: DBG_APB_FZ2
  description: DBG APB freeze register 2
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DBG_TIM1_STOP
    description: "Clocking of TIM1 counter when the core is halted\nThis bit enables/disables
      the clock to the counter of TIM1 when the core is halted:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM14_STOP
    description: "Clocking of TIM14 counter when the core is halted\nThis bit enables/disables
      the clock to the counter of TIM14 when the core is halted:"
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM16_STOP
    description: "Clocking of TIM16 counter when the core is halted\nThis bit enables/disables
      the clock to the counter of TIM16 when the core is halted:"
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
  - name: DBG_TIM17_STOP
    description: "Clocking of TIM17 counter when the core is halted\nThis bit enables/disables
      the clock to the counter of TIM17 when the core is halted:"
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Enable
      value: 0
    - name: B_0x1
      description: Disable
      value: 1
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
