ARM GAS  /tmp/ccLklUPL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /tmp/ccLklUPL.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 0D48     		ldr	r0, .L5
  41 0004 0D4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 23 is_stmt 0 view .LVU12
  59 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 0018 4FF40072 		mov	r2, #512
  63 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 001e C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccLklUPL.s 			page 3


  68              		.loc 1 48 23 is_stmt 0 view .LVU18
  69 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 21 is_stmt 0 view .LVU20
  72 0022 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU21
  74              		.loc 1 50 29 is_stmt 0 view .LVU22
  75 0024 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  76              		.loc 1 51 3 is_stmt 1 view .LVU23
  77              		.loc 1 51 28 is_stmt 0 view .LVU24
  78 0026 0A23     		movs	r3, #10
  79 0028 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 7 is_stmt 0 view .LVU26
  82 002a FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 52 6 view .LVU27
  85 002e 00B9     		cbnz	r0, .L4
  86              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  87              		.loc 1 60 1 view .LVU28
  88 0030 08BD     		pop	{r3, pc}
  89              	.L4:
  54:Core/Src/spi.c ****   }
  90              		.loc 1 54 5 is_stmt 1 view .LVU29
  91 0032 FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 60 1 is_stmt 0 view .LVU30
  94 0036 FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0038 00000000 		.word	.LANCHOR0
  99 003c 00300140 		.word	1073819648
 100              		.cfi_endproc
 101              	.LFE130:
 103              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_SPI_MspInit
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	HAL_SPI_MspInit:
 111              	.LVL2:
 112              	.LFB131:
  61:Core/Src/spi.c **** 
ARM GAS  /tmp/ccLklUPL.s 			page 4


  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 113              		.loc 1 63 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 32
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 63 1 is_stmt 0 view .LVU32
 118 0000 00B5     		push	{lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 14, -4
 122 0002 89B0     		sub	sp, sp, #36
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 40
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 125              		.loc 1 65 3 is_stmt 1 view .LVU33
 126              		.loc 1 65 20 is_stmt 0 view .LVU34
 127 0004 0023     		movs	r3, #0
 128 0006 0393     		str	r3, [sp, #12]
 129 0008 0493     		str	r3, [sp, #16]
 130 000a 0593     		str	r3, [sp, #20]
 131 000c 0693     		str	r3, [sp, #24]
 132 000e 0793     		str	r3, [sp, #28]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 133              		.loc 1 66 3 is_stmt 1 view .LVU35
 134              		.loc 1 66 15 is_stmt 0 view .LVU36
 135 0010 0268     		ldr	r2, [r0]
 136              		.loc 1 66 5 view .LVU37
 137 0012 144B     		ldr	r3, .L11
 138 0014 9A42     		cmp	r2, r3
 139 0016 02D0     		beq	.L10
 140              	.LVL3:
 141              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI1 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  76:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  77:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  78:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
ARM GAS  /tmp/ccLklUPL.s 			page 5


  90:Core/Src/spi.c ****   }
  91:Core/Src/spi.c **** }
 142              		.loc 1 91 1 view .LVU38
 143 0018 09B0     		add	sp, sp, #36
 144              	.LCFI3:
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 4
 147              		@ sp needed
 148 001a 5DF804FB 		ldr	pc, [sp], #4
 149              	.LVL4:
 150              	.L10:
 151              	.LCFI4:
 152              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 153              		.loc 1 72 5 is_stmt 1 view .LVU39
 154              	.LBB2:
  72:Core/Src/spi.c **** 
 155              		.loc 1 72 5 view .LVU40
 156 001e 0021     		movs	r1, #0
 157 0020 0191     		str	r1, [sp, #4]
  72:Core/Src/spi.c **** 
 158              		.loc 1 72 5 view .LVU41
 159 0022 03F58433 		add	r3, r3, #67584
 160 0026 5A6C     		ldr	r2, [r3, #68]
 161 0028 42F48052 		orr	r2, r2, #4096
 162 002c 5A64     		str	r2, [r3, #68]
  72:Core/Src/spi.c **** 
 163              		.loc 1 72 5 view .LVU42
 164 002e 5A6C     		ldr	r2, [r3, #68]
 165 0030 02F48052 		and	r2, r2, #4096
 166 0034 0192     		str	r2, [sp, #4]
  72:Core/Src/spi.c **** 
 167              		.loc 1 72 5 view .LVU43
 168 0036 019A     		ldr	r2, [sp, #4]
 169              	.LBE2:
  72:Core/Src/spi.c **** 
 170              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 171              		.loc 1 74 5 view .LVU45
 172              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 173              		.loc 1 74 5 view .LVU46
 174 0038 0291     		str	r1, [sp, #8]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 175              		.loc 1 74 5 view .LVU47
 176 003a 1A6B     		ldr	r2, [r3, #48]
 177 003c 42F00102 		orr	r2, r2, #1
 178 0040 1A63     		str	r2, [r3, #48]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 179              		.loc 1 74 5 view .LVU48
 180 0042 1B6B     		ldr	r3, [r3, #48]
 181 0044 03F00103 		and	r3, r3, #1
 182 0048 0293     		str	r3, [sp, #8]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 183              		.loc 1 74 5 view .LVU49
 184 004a 029B     		ldr	r3, [sp, #8]
 185              	.LBE3:
ARM GAS  /tmp/ccLklUPL.s 			page 6


  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 186              		.loc 1 74 5 view .LVU50
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 80 5 view .LVU51
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 80 25 is_stmt 0 view .LVU52
 189 004c E023     		movs	r3, #224
 190 004e 0393     		str	r3, [sp, #12]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 81 5 is_stmt 1 view .LVU53
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 81 26 is_stmt 0 view .LVU54
 193 0050 0223     		movs	r3, #2
 194 0052 0493     		str	r3, [sp, #16]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195              		.loc 1 82 5 is_stmt 1 view .LVU55
  83:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 196              		.loc 1 83 5 view .LVU56
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197              		.loc 1 84 5 view .LVU57
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 198              		.loc 1 84 31 is_stmt 0 view .LVU58
 199 0054 0523     		movs	r3, #5
 200 0056 0793     		str	r3, [sp, #28]
  85:Core/Src/spi.c **** 
 201              		.loc 1 85 5 is_stmt 1 view .LVU59
 202 0058 03A9     		add	r1, sp, #12
 203 005a 0348     		ldr	r0, .L11+4
 204              	.LVL5:
  85:Core/Src/spi.c **** 
 205              		.loc 1 85 5 is_stmt 0 view .LVU60
 206 005c FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL6:
 208              		.loc 1 91 1 view .LVU61
 209 0060 DAE7     		b	.L7
 210              	.L12:
 211 0062 00BF     		.align	2
 212              	.L11:
 213 0064 00300140 		.word	1073819648
 214 0068 00000240 		.word	1073872896
 215              		.cfi_endproc
 216              	.LFE131:
 218              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_SPI_MspDeInit
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	HAL_SPI_MspDeInit:
 226              	.LVL7:
 227              	.LFB132:
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  94:Core/Src/spi.c **** {
 228              		.loc 1 94 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccLklUPL.s 			page 7


 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		.loc 1 94 1 is_stmt 0 view .LVU63
 233 0000 08B5     		push	{r3, lr}
 234              	.LCFI5:
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 3, -8
 237              		.cfi_offset 14, -4
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 238              		.loc 1 96 3 is_stmt 1 view .LVU64
 239              		.loc 1 96 15 is_stmt 0 view .LVU65
 240 0002 0268     		ldr	r2, [r0]
 241              		.loc 1 96 5 view .LVU66
 242 0004 064B     		ldr	r3, .L17
 243 0006 9A42     		cmp	r2, r3
 244 0008 00D0     		beq	.L16
 245              	.LVL8:
 246              	.L13:
  97:Core/Src/spi.c ****   {
  98:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 101:Core/Src/spi.c ****     /* Peripheral clock disable */
 102:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 105:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 106:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 107:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 108:Core/Src/spi.c ****     */
 109:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 114:Core/Src/spi.c ****   }
 115:Core/Src/spi.c **** }
 247              		.loc 1 115 1 view .LVU67
 248 000a 08BD     		pop	{r3, pc}
 249              	.LVL9:
 250              	.L16:
 102:Core/Src/spi.c **** 
 251              		.loc 1 102 5 is_stmt 1 view .LVU68
 252 000c 054A     		ldr	r2, .L17+4
 253 000e 536C     		ldr	r3, [r2, #68]
 254 0010 23F48053 		bic	r3, r3, #4096
 255 0014 5364     		str	r3, [r2, #68]
 109:Core/Src/spi.c **** 
 256              		.loc 1 109 5 view .LVU69
 257 0016 E021     		movs	r1, #224
 258 0018 0348     		ldr	r0, .L17+8
 259              	.LVL10:
 109:Core/Src/spi.c **** 
 260              		.loc 1 109 5 is_stmt 0 view .LVU70
 261 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL11:
 263              		.loc 1 115 1 view .LVU71
ARM GAS  /tmp/ccLklUPL.s 			page 8


 264 001e F4E7     		b	.L13
 265              	.L18:
 266              		.align	2
 267              	.L17:
 268 0020 00300140 		.word	1073819648
 269 0024 00380240 		.word	1073887232
 270 0028 00000240 		.word	1073872896
 271              		.cfi_endproc
 272              	.LFE132:
 274              		.global	hspi1
 275              		.section	.bss.hspi1,"aw",%nobits
 276              		.align	2
 277              		.set	.LANCHOR0,. + 0
 280              	hspi1:
 281 0000 00000000 		.space	88
 281      00000000 
 281      00000000 
 281      00000000 
 281      00000000 
 282              		.text
 283              	.Letext0:
 284              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 285              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 286              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 287              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 288              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 289              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 290              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 291              		.file 9 "Core/Inc/main.h"
 292              		.file 10 "Core/Inc/spi.h"
ARM GAS  /tmp/ccLklUPL.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccLklUPL.s:20     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccLklUPL.s:26     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccLklUPL.s:98     .text.MX_SPI1_Init:0000000000000038 $d
     /tmp/ccLklUPL.s:104    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccLklUPL.s:110    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccLklUPL.s:213    .text.HAL_SPI_MspInit:0000000000000064 $d
     /tmp/ccLklUPL.s:219    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccLklUPL.s:225    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccLklUPL.s:268    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/ccLklUPL.s:280    .bss.hspi1:0000000000000000 hspi1
     /tmp/ccLklUPL.s:276    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
