{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 16:09:35 2019 " "Info: Processing started: Wed Feb 27 16:09:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_F-STRUCTURAL " "Info: Found design unit 1: I_F-STRUCTURAL" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F " "Info: Found entity 1: I_F" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_f_ram-SYN " "Info: Found design unit 1: i_f_ram-SYN" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F_RAM " "Info: Found entity 1: I_F_RAM" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_f_memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_F_MEMTEST " "Info: Found entity 1: I_F_MEMTEST" {  } { { "I_F_MEMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_MEMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOOLBOX " "Info: Found design unit 1: TOOLBOX" {  } { { "TOOLBOX.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/TOOLBOX.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-RTL " "Info: Found design unit 1: MUX2X1-RTL" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Info: Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1TEST " "Info: Found entity 1: MUX2X1TEST" {  } { { "MUX2X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X1-RTL " "Info: Found design unit 1: MUX8X1-RTL" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1 " "Info: Found entity 1: MUX8X1" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1TEST " "Info: Found entity 1: MUX8X1TEST" {  } { { "MUX8X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux32x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32X1-RTL " "Info: Found design unit 1: MUX32X1-RTL" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1 " "Info: Found entity 1: MUX32X1" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1TEST " "Info: Found entity 1: MUX32X1TEST" {  } { { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flipper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_flipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FLIPPER-RTL " "Info: Found design unit 1: REG_FLIPPER-RTL" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPER " "Info: Found entity 1: REG_FLIPPER" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flippertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_flippertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPERTEST " "Info: Found entity 1: REG_FLIPPERTEST" {  } { { "REG_FLIPPERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_DECODER-STRUCTURAL " "Info: Found design unit 1: ID_DECODER-STRUCTURAL" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODER " "Info: Found entity 1: ID_DECODER" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decodertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_decodertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODERTEST " "Info: Found entity 1: ID_DECODERTEST" {  } { { "ID_DECODERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_imm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_IMM_GENERATOR-RTL " "Info: Found design unit 1: ID_IMM_GENERATOR-RTL" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATOR " "Info: Found entity 1: ID_IMM_GENERATOR" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generatortest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_imm_generatortest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATORTEST " "Info: Found entity 1: ID_IMM_GENERATORTEST" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ID_IMM_GENERATORTEST " "Info: Elaborating entity \"ID_IMM_GENERATORTEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_IMM_GENERATOR ID_IMM_GENERATOR:inst " "Info: Elaborating entity \"ID_IMM_GENERATOR\" for hierarchy \"ID_IMM_GENERATOR:inst\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "inst" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 64 272 496 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(59) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(59): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(60) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(60): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(61) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(61): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(62) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(62): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(64) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(64): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(65) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(65): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(66) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(66): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(67) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(67): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(69) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(69): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(70) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(70): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(71) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(71): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(72) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(72): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(75) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(75): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(76) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(76): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(77) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(77): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(80) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(80): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(81) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(81): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(82) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(82): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(83) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(83): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_WORD ID_IMM_GENERATOR.vhd(84) " "Warning (10492): VHDL Process Statement warning at ID_IMM_GENERATOR.vhd(84): signal \"IF_WORD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV32IM " "Warning: Ignored assignments for entity \"RV32IM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[6\] " "Warning (15610): No output dependent on input pin \"WORD\[6\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[5\] " "Warning (15610): No output dependent on input pin \"WORD\[5\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[4\] " "Warning (15610): No output dependent on input pin \"WORD\[4\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[3\] " "Warning (15610): No output dependent on input pin \"WORD\[3\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[2\] " "Warning (15610): No output dependent on input pin \"WORD\[2\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[1\] " "Warning (15610): No output dependent on input pin \"WORD\[1\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WORD\[0\] " "Warning (15610): No output dependent on input pin \"WORD\[0\]\"" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { { 104 88 256 120 "WORD\[31..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Info: Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 16:09:37 2019 " "Info: Processing ended: Wed Feb 27 16:09:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
