//
// Generated by CNCC MLISA Back-End
//

.mlisa 2.0
.arch MLU270
.stack nram

// .globl	_Z12gemm16KernelPDhPaS0_jjjs
.nram .align 64 .b8  .len 65536 _ZZ12gemm16KernelPDhPaS0_jjjsE10input1NRAM[65536];
.nram .align 64 .b8  .len 65536 _ZZ12gemm16KernelPDhPaS0_jjjsE10input2NRAM[65536];
.nram .align 64 .b8  .len 65536 _ZZ12gemm16KernelPDhPaS0_jjjsE14input2NRAM_tmp[65536];
.wram .align 64 .b8  .len 65536 _ZZ12gemm16KernelPDhPaS0_jjjsE10input2WRAM[65536];
.nram .align 64 .b8  .len 131072 _ZZ12gemm16KernelPDhPaS0_jjjsE10outputNRAM[131072];
.sram .align 1 .b8  .len 262144 _ZZ12gemm16KernelPDhPaS0_jjjsE10input2SRAM[262144];

.visible .kernel _Z12gemm16KernelPtPaS0_jjjs(
	.arg .ptr _Z12gemm16KernelPDhPaS0_jjjs_arg_0,
	.arg .ptr _Z12gemm16KernelPDhPaS0_jjjs_arg_1,
	.arg .ptr _Z12gemm16KernelPDhPaS0_jjjs_arg_2,
	.arg .s32 _Z12gemm16KernelPDhPaS0_jjjs_arg_3,
	.arg .s32 _Z12gemm16KernelPDhPaS0_jjjs_arg_4,
	.arg .s32 _Z12gemm16KernelPDhPaS0_jjjs_arg_5,
	.arg .s16 _Z12gemm16KernelPDhPaS0_jjjs_arg_6
)
{
	.gpr 	%ZERO;
	.sreg	%clusterdim, %clusterid, %coredim, %coreid, %taskdim, %taskid;
	.gpr 	%r<86>;

	ld.gpr.arg 	%r27, _Z12gemm16KernelPDhPaS0_jjjs_arg_5, 4;
	ld.gpr.arg 	%r26, _Z12gemm16KernelPDhPaS0_jjjs_arg_4, 4;
	ld.gpr.arg 	%r25, _Z12gemm16KernelPDhPaS0_jjjs_arg_3, 4;
	ld.gpr.arg 	%r29, _Z12gemm16KernelPDhPaS0_jjjs_arg_1, 6;
	mul.gpr.s32 	%r30, %r26, %r25;
	lda.gpr.nram 	%r31, _ZZ12gemm16KernelPDhPaS0_jjjsE10input1NRAM;
	ld.nram.gdram 	[%r31], [%r29], %r30;
	mv.gpr.sreg 	%r0, %taskdim;
	sll.gpr.u32 	%r32, %r0, 0x8;
	div.gpr.u32 	%r1, %r27, %r32;
	blt.gpr.s32 	LBB0_10, %r1, 1;
	ld.gpr.arg 	%r28, _Z12gemm16KernelPDhPaS0_jjjs_arg_6, 2;
	ld.gpr.arg 	%r24, _Z12gemm16KernelPDhPaS0_jjjs_arg_2, 6;
	ld.gpr.arg 	%r23, _Z12gemm16KernelPDhPaS0_jjjs_arg_0, 6;
	sll.gpr.u32 	%r2, %r26, 0x8;
	sll.gpr.u32 	%r33, %r26, 0x2;
	and.gpr.u32 	%r3, %r33, 0x3fffffc;
	sll.gpr.u32 	%r4, %r26, 0xa;
	sll.gpr.u32 	%r35, %r26, 0x6;
	cvti32.gpr.tz.s16 	%r5, %r28;
	add.gpr.ptr	%r36, %r26, 0;
	lda.gpr.nram 	%r37, _ZZ12gemm16KernelPDhPaS0_jjjsE10input2NRAM;
	add.gpr.ptr	%r6, %r37, %r36;
	add.gpr.ptr	%r38, %r35, 0;
	lda.gpr.nram 	%r39, _ZZ12gemm16KernelPDhPaS0_jjjsE14input2NRAM_tmp;
	add.gpr.ptr	%r7, %r39, %r38;
	sll.gpr.u32 	%r40, %r26, 0x1;
	add.gpr.ptr	%r41, %r40, 0;
	add.gpr.ptr	%r8, %r37, %r41;
	sll.gpr.u32 	%r42, %r26, 0x7;
	add.gpr.ptr	%r43, %r42, 0;
	add.gpr.ptr	%r9, %r39, %r43;
	mul.gpr.s32 	%r44, %r26, 3;
	add.gpr.ptr	%r45, %r44, 0;
	add.gpr.ptr	%r10, %r37, %r45;
	mul.gpr.s32 	%r46, %r26, 192;
	add.gpr.ptr	%r47, %r46, 0;
	add.gpr.ptr	%r11, %r39, %r47;
	add.gpr.ptr	%r12, %r25, 0;
	add.gpr.s32 	%r34, %ZERO, 0;
	mv.gpr.sreg 	%r48, %clusterid;
	sll.gpr.u32 	%r49, %r48, 0x2;
	lda.gpr.sram 	%r54, _ZZ12gemm16KernelPDhPaS0_jjjsE10input2SRAM;
	mv.gpr.sreg 	%r15, %clusterdim;
	mv.gpr.sreg 	%r57, %coreid;
	mul.gpr.s32 	%r58, %r2, %r57;
	add.gpr.ptr	%r59, %r58, 0;
	add.gpr.ptr	%r61, %r54, %r59;
	mv.gpr.sreg 	%r81, %coredim;
	add.gpr.s32 	%r80, %r81, 1;
	mv.gpr.sreg 	%r66, %taskid;
	lda.gpr.nram 	%r77, _ZZ12gemm16KernelPDhPaS0_jjjsE10outputNRAM;
	mv.gpr.gpr 	%r82, %r34;
LBB0_2:
	mul.gpr.s32 	%r14, %r82, %r0;
	add.gpr.s32 	%r50, %r49, %r14;
	mul.gpr.s32 	%r51, %r2, %r50;
	add.gpr.ptr	%r52, %r51, 0;
	add.gpr.ptr	%r53, %r24, %r52;
	ld.sram.gdram 	[%r54], [%r53], %r4;
	beq.gpr.s32 	LBB0_4, %r15, 0;
	.volatile {
	//
	barrier.sync.local 1, %r80;
	
	//
	}
LBB0_4:
	ld.nram.sram 	_ZZ12gemm16KernelPDhPaS0_jjjsE14input2NRAM_tmp, [%r61], %r2;
	mv.stride.nram.nram	_ZZ12gemm16KernelPDhPaS0_jjjsE10input2NRAM, _ZZ12gemm16KernelPDhPaS0_jjjsE14input2NRAM_tmp, %r26, %r3, %r26, 64;
	mv.stride.nram.nram	[%r6], [%r7], %r26, %r3, %r26, 64;
	mv.stride.nram.nram	[%r8], [%r9], %r26, %r3, %r26, 64;
	mv.stride.nram.nram	[%r10], [%r11], %r26, %r3, %r26, 64;
	mv.wram.nram 	_ZZ12gemm16KernelPDhPaS0_jjjsE10input2WRAM, _ZZ12gemm16KernelPDhPaS0_jjjsE10input2NRAM, %r2;
	conv.nram.f16fix8fix8	_ZZ12gemm16KernelPDhPaS0_jjjsE10outputNRAM, _ZZ12gemm16KernelPDhPaS0_jjjsE10input1NRAM, _ZZ12gemm16KernelPDhPaS0_jjjsE10input2WRAM, %r26, %r25, 1, 1, 1, 1, 1, 256, %r5;
	beq.gpr.s32 	LBB0_7, %r25, 0;
	mv.gpr.gpr 	%r83, %r12;
	mv.gpr.gpr 	%r84, %r34;
	mv.gpr.gpr 	%r85, %r34;
LBB0_6:
	add.gpr.s32 	%r67, %r66, %r14;
	sll.gpr.u32 	%r68, %r67, 0x8;
	cvti48.gpr.tz.s32 	%r69, %r68;
	sll.gpr.ptr 	%r70, %r69, 0x1;
	add.gpr.ptr	%r71, %r23, %r70;
	add.gpr.ptr	%r72, %r84, 0;
	sll.gpr.ptr 	%r73, %r72, 0x1;
	add.gpr.ptr	%r74, %r71, %r73;
	cvti48.gpr.tz.s32 	%r75, %r85;
	sll.gpr.ptr 	%r76, %r75, 0x1;
	add.gpr.ptr	%r78, %r77, %r76;
	st.gdram.nram 	[%r74], [%r78], 512;
	add.gpr.s32 	%r85, %r85, 256;
	add.gpr.s32 	%r84, %r84, %r27;
	sub.gpr.ptr	%r83, %r83, 0x000000000001;
	bne.gpr.s32 	LBB0_6, %r83, 0;
LBB0_7:
	beq.gpr.s32 	LBB0_9, %r15, 0;
	.volatile {
	//
	barrier.sync.local 1, %r80;
	
	//
	}
LBB0_9:
	add.gpr.s32 	%r82, %r82, 1;
	blt.gpr.s32 	LBB0_2, %r82, %r1;
LBB0_10:
	exit;
}


