module Lab2Part1B(in1, in2, out);
	input in1, in2;
	output out;
	
	wire in1,in2,out;
	
	and g1(out1,,in1,in2);
endmodule
