# AES-VHDL

__A implementation of AES protocol in VHDL :__

A project whose objective is to implement AES encoding in VHDL. AES is capable of encoding a 128-bit word with a key of the same size. The details of the project are explained in the report.

__To run this you need Modelsim.__

You can compile all of the libs by typing :
 - $source compile_src_modele.txt

