$date
	Thu Apr 24 03:50:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_out_valid $end
$var wire 1 " bench_out_ready $end
$var wire 8 # bench_out_data [7:0] $end
$var wire 1 $ bench_in_valid $end
$var wire 1 % bench_in_ready $end
$var wire 8 & bench_in_data [7:0] $end
$var wire 1 ' bench_clk $end
$var reg 1 ( bench_reset $end
$var reg 11 ) indata_array [0:10] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
x'
bx &
x%
x$
bx #
x"
x!
$end
#5
1'
0$
b10010010 &
0"
b10100100100 )
#10
1$
b1000000 &
1"
b11010000001 )
0(
#15
b100 &
b11000001001 )
#20
b110001 &
b11001100011 )
#25
0'
b10000110 &
b1100001101 )
#30
0$
b11000110 &
b110001101 )
#35
1'
b110010 &
b10001100101 )
#40
0'
1$
b1001 &
0"
b1000010010 )
#45
b10000000 &
1"
b1100000001 )
#50
1'
0$
b10000110 &
b10100001101 )
#55
0'
b10111011 &
0"
b101110110 )
#60
1'
b10011110 &
1"
b10100111101 )
#65
1$
b11110110 &
b11111101101 )
#70
b11000110 &
0"
b11110001100 )
#75
0'
0$
b11111100 &
1"
b111111001 )
#80
1'
b1100011 &
0"
b10011000110 )
#85
b1100010 &
1"
b10011000101 )
#90
0'
1$
b1010101 &
0"
b1010101010 )
#95
1'
b11110010 &
1"
b11111100101 )
#100
0'
b111011 &
b1001110111 )
#105
1'
b1001 &
0"
b11000010010 )
#110
0'
b11000111 &
1"
b1110001111 )
#115
0$
b11111001 &
0"
b111110010 )
#120
1'
1$
b1100111 &
b11011001110 )
#125
0'
b1110100 &
b1011101000 )
#130
1'
b1100010 &
1"
b11011000101 )
#135
0'
0$
b10101110 &
0"
b101011100 )
#140
b1011110 &
1"
b10111101 )
#145
b10110 &
b101101 )
#150
1'
1$
b110010 &
b11001100101 )
#155
0'
b110001 &
b1001100011 )
#160
1'
b10000101 &
0"
b11100001010 )
#165
0'
b1000000 &
b1010000000 )
#170
0$
b10010000 &
b100100000 )
#175
1'
b11010101 &
b10110101010 )
#180
b1001110 &
1"
b10010011101 )
#185
1$
b1001011 &
0"
b11010010110 )
#190
0'
0$
b1001 &
1"
b10011 )
#195
b110 &
b1101 )
#199
