<html>
  <head>
    <title>
      ISYNC - Instruction Fetch Synchronize
    </title>
    <style type="text/css">
      <!--
	body {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	margin-left: 2em;
	margin-right: 2em;
	}
	#boundingbox {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	position: relative;
	width: 865px;
	margin: 0 auto;
	padding: 20px;
	border-style: dashed;
	border-width: 1px;
	border-spacing: 10px;
	border-collapse: separate;
	}
	a {
	text-decoration: none;
	}
	a:visited {
	color: blue;
	}
	a:link {
	color: green;
	}
	a:active {
	color: green;
	}
	a:hover {
	color: green;
	}
	a:offsite {
	color: green;
	}
	h1 {
	font-size: 14pt;
	font-weight: bold;
	}
	h1.center {
	font-size: 14pt;
	font-weight: bold;
	text-align: center;
	}
	h2 {
	font-size: 12pt;
	}
	caption {
	padding-top: 1em;
	}
	table.thin {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	}
	table th.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table th.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	pre {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	}
	.proto {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 1em;
	text-indent: -1em;
	}
	.protohead {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 2em;
	text-indent: -2em;
	}
	.protobody {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 4em;
	text-indent: -2em;
	}
	.rotate {
	display: block;
	-webkit-transform: rotate(-90deg); 
        -moz-transform:
	rotate(-90deg);
	filter: progid:DXImageTransform.Microsoft.BasicImage(rotation=3);
	padding-top: 20px;                       
}
	.light {
	font-size: 75%;
	color: SlateGrey;
	}
	table.format {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	font-size: 75%;
	}
	table.format th {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: #FFF5EE;
	-moz-border-radius: 0px 0px 0px 0px;
	vertical-align: bottom;
	font-size: 75%;
	}
	table.format td {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	font-size: 75%;
	}
	table.format td.opcodeBit_present {
	background-color: #FFE4E1;
	text-align: center;
	}
	table.format td.formatBit_present {
	background-color: #EEE8AA;
	text-align: center;
	}
	table.format td.slotBit_present {
	background-color: #B0E0E6;
	text-align: center;
	vertical-align: bottom;
	}
	
        -->
    </style>
  </head>
  <body>
    <h1>
      ISYNC &#8212; Instruction Fetch Synchronize
    </h1>
    <h2>
      Instruction Word
    </h2>
    
<table border="1" class="format">
<tr><th width="130" nowrap>Slot<br>Inst</th><th>8<br>7</th><th>8<br>6</th><th>8<br>5</th><th>8<br>4</th><th>8<br>3</th><th>8<br>2</th><th>8<br>1</th><th>8<br>0</th><th>7<br>9</th><th>7<br>8</th><th>7<br>7</th><th>7<br>6</th><th>7<br>5</th><th>7<br>4</th><th>7<br>3</th><th>7<br>2</th><th>7<br>1</th><th>7<br>0</th><th>6<br>9</th><th>6<br>8</th><th>6<br>7</th><th>6<br>6</th><th>6<br>5</th><th>6<br>4</th><th>6<br>3</th><th>6<br>2</th><th>6<br>1</th><th>6<br>0</th><th>5<br>9</th><th>5<br>8</th><th>5<br>7</th><th>5<br>6</th><th>5<br>5</th><th>5<br>4</th><th>5<br>3</th><th>5<br>2</th><th>5<br>1</th><th>5<br>0</th><th>4<br>9</th><th>4<br>8</th><th>4<br>7</th><th>4<br>6</th><th>4<br>5</th><th>4<br>4</th><th>4<br>3</th><th>4<br>2</th><th>4<br>1</th><th>4<br>0</th><th>3<br>9</th><th>3<br>8</th><th>3<br>7</th><th>3<br>6</th><th>3<br>5</th><th>3<br>4</th><th>3<br>3</th><th>3<br>2</th><th>3<br>1</th><th>3<br>0</th><th>2<br>9</th><th>2<br>8</th><th>2<br>7</th><th>2<br>6</th><th>2<br>5</th><th>2<br>4</th><th>2<br>3</th><th>2<br>2</th><th>2<br>1</th><th>2<br>0</th><th>1<br>9</th><th>1<br>8</th><th>1<br>7</th><th>1<br>6</th><th>1<br>5</th><th>1<br>4</th><th>1<br>3</th><th>1<br>2</th><th>1<br>1</th><th>1<br>0</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
<tr><td nowrap>Format x24 - 24 bit(s)</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>0</td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>ISYNC</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<br>
    <h2>
      Assembler Syntax
    </h2>
    <p>
      <code>ISYNC</code><br>

    </p>
    <h2>
      C Syntax
    </h2>
    #include &lt;xtensa/tie/xt_core.h&gt;<P>extern void XT_ISYNC(void);
</P>
    <h2>
      Description
    </h2>
    <p><small>(please consult the <i>Xtensa &reg; Instruction Set Architecture Reference Manual</i> for any cross references and additional information)</small></p><P><code>ISYNC</code> waits for all previously fetched load, store, cache, TLB, <code>WSR.*</code>, and <code>XSR.*</code> instructions that affect instruction fetch to be performed before fetching the next instruction. <code>RSYNC</code>, <code>ESYNC</code>, and <code>DSYNC</code> are performed as part of this instruction.</P><P>The proper sequence for writing instructions and then executing them is:</P>write instructionsuse <code>DHWB</code> to force the data out of the data cache (this step may be skipped if it is not possible for the data to be dirty in the data cache)use <code>MEMW</code> to wait for the writes to be visible to instruction cache missesuse multiple <code>IHI</code> instructions to invalidate the instruction cache for any lines that were modified (this step may be skipped, along with one of the <code>ISYNC</code> steps on either side, if the affected instructions are in InstRAM or cannot be cached)use <code>ISYNC</code> to ensure that fetch pipeline will see the new instructions<P>This instruction also waits for all previously executed <code>WSR.*</code> and <code>XSR.*</code> instructions that affect instruction fetch or register access processor state, including:</P><code>WSR.LCOUNT</code>, <code>WSR.LBEG</code>, <code>WSR.LEND</code><code>WSR.IBREAKENABLE</code>, <code>WSR.IBREAKA[i]</code><code>WSR.CCOMPAREn</code> <P>See the Special Register Tables in <code> Special Registers</code> and <code> Caches and Local Memories</code>, for a complete description of the <code>ISYNC</code> instruction's uses.</P>    <h2>Operation</h2>      <pre>
isync</pre>    <h2>Exceptions</h2>      EveryInst Group (see  EveryInst Group:)
    <h2>
      Protos that use ISYNC
    </h2>
    <div>
      <div class=protohead>proto <a href=../protos.html#ISYNC>ISYNC</a> {
      }{}{</div><div class=protobody><a href=ISYNC.html>ISYNC</a>;</div><div
      class=protohead>}</div>
    </div>
  </body>
</html>
