#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 16 09:23:37 2017
# Process ID: 3674
# Current directory: /home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.runs/synth_1
# Command line: vivado -log fft.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft.tcl
# Log file: /home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.runs/synth_1/fft.vds
# Journal file: /home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fft.tcl -notrace
Command: synth_design -top fft -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3725 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1069.621 ; gain = 137.086 ; free physical = 2135 ; free virtual = 13153
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.v:128]
INFO: [Synth 8-638] synthesizing module 'fft_dadddsub_64nsbkb' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dadddsub_64nsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_ap_dadddsub_3_full_dsp_64' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dadddsub_3_full_dsp_64/synth/fft_ap_dadddsub_3_full_dsp_64.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dadddsub_3_full_dsp_64/synth/fft_ap_dadddsub_3_full_dsp_64.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_dadddsub_3_full_dsp_64' (27#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dadddsub_3_full_dsp_64/synth/fft_ap_dadddsub_3_full_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fft_dadddsub_64nsbkb' (28#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dadddsub_64nsbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_dadd_64ns_64ncud' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dadd_64ns_64ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_ap_dadd_3_full_dsp_64' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dadd_3_full_dsp_64/synth/fft_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dadd_3_full_dsp_64/synth/fft_ap_dadd_3_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_dadd_3_full_dsp_64' (29#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dadd_3_full_dsp_64/synth/fft_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fft_dadd_64ns_64ncud' (30#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dadd_64ns_64ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_dsub_64ns_64ndEe' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dsub_64ns_64ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_ap_dsub_3_full_dsp_64' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dsub_3_full_dsp_64/synth/fft_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dsub_3_full_dsp_64/synth/fft_ap_dsub_3_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_dsub_3_full_dsp_64' (31#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dsub_3_full_dsp_64/synth/fft_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fft_dsub_64ns_64ndEe' (32#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dsub_64ns_64ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_dmul_64ns_64neOg' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:11]
INFO: [Synth 8-638] synthesizing module 'fft_ap_dmul_4_max_dsp_64' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/synth/fft_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/synth/fft_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'fft_ap_dmul_4_max_dsp_64' (39#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.srcs/sources_1/ip/fft_ap_dmul_4_max_dsp_64/synth/fft_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fft_dmul_64ns_64neOg' (40#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'fft' (41#1) [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized582 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized582 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized582 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized582 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized582 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized16 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized580 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized580 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized580 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized580 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized580 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized578 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized578 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized578 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized578 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized578 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized576 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized576 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized576 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized576 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized576 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized574 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized574 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized574 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized574 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized574 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized572 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized572 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized572 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized572 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized572 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized570 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized570 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized570 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized570 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized570 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized568 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized568 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized568 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized568 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized568 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized566 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized566 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized566 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized566 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized566 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized564 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized564 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized564 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized564 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized564 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized552 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized552 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized552 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized552 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized552 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized550 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized550 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized550 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized550 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized550 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized548 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized548 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized548 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized548 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized548 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized546 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized546 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized546 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized546 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized546 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized562 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized562 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized562 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized562 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized562 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized560 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized560 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized560 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized560 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized560 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized558 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized558 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized558 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized558 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized558 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized556 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized556 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized556 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.094 ; gain = 253.559 ; free physical = 2001 ; free virtual = 13026
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1186.094 ; gain = 253.559 ; free physical = 2022 ; free virtual = 13047
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.xdc]
Finished Parsing XDC File [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.xdc]
Parsing XDC File [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  FDE => FDRE: 20 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1529.289 ; gain = 2.004 ; free physical = 1767 ; free virtual = 12838
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1529.289 ; gain = 596.754 ; free physical = 1766 ; free virtual = 12838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1529.289 ; gain = 596.754 ; free physical = 1766 ; free virtual = 12838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fft_dadd_64ns_64ncud_U3/fft_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dadddsub_64nsbkb_U1/fft_ap_dadddsub_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dadddsub_64nsbkb_U2/fft_ap_dadddsub_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_dsub_64ns_64ndEe_U4/fft_ap_dsub_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1529.289 ; gain = 596.754 ; free physical = 1765 ; free virtual = 12837
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'real_addr_1_reg_381_reg[9:0]' into 'img_addr_1_reg_386_reg[9:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.v:373]
INFO: [Synth 8-4471] merging register 'real_addr_reg_360_reg[9:0]' into 'img_addr_reg_365_reg[9:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft.v:381]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_224_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_9_fu_311_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1529.289 ; gain = 596.754 ; free physical = 1752 ; free virtual = 12824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'fft_dsub_64ns_64ndEe_U4/din0_buf1_reg[63:0]' into 'fft_dadd_64ns_64ncud_U3/din0_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dsub_64ns_64ndEe.v:52]
INFO: [Synth 8-4471] merging register 'fft_dsub_64ns_64ndEe_U4/din1_buf1_reg[63:0]' into 'fft_dadd_64ns_64ncud_U3/din1_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dsub_64ns_64ndEe.v:54]
INFO: [Synth 8-4471] merging register 'fft_dmul_64ns_64neOg_U6/din1_buf1_reg[63:0]' into 'fft_dadd_64ns_64ncud_U3/din0_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:54]
INFO: [Synth 8-4471] merging register 'fft_dmul_64ns_64neOg_U7/din0_buf1_reg[63:0]' into 'fft_dmul_64ns_64neOg_U5/din0_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:52]
INFO: [Synth 8-4471] merging register 'fft_dmul_64ns_64neOg_U7/din1_buf1_reg[63:0]' into 'fft_dadd_64ns_64ncud_U3/din0_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:54]
INFO: [Synth 8-4471] merging register 'fft_dmul_64ns_64neOg_U8/din0_buf1_reg[63:0]' into 'fft_dmul_64ns_64neOg_U6/din0_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:52]
INFO: [Synth 8-4471] merging register 'fft_dmul_64ns_64neOg_U8/din1_buf1_reg[63:0]' into 'fft_dmul_64ns_64neOg_U5/din1_buf1_reg[63:0]' [/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/fft_dmul_64ns_64neOg.v:54]
INFO: [Synth 8-5546] ROM "tmp_9_fu_311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[28]' (FDRE) to 'odd_reg_136_reg[29]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[29]' (FDRE) to 'odd_reg_136_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\log_cast2_cast_reg_333_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\log_cast2_cast_reg_333_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\log_cast2_cast_reg_333_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\log_cast2_cast_reg_333_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\log_cast2_cast_reg_333_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\log_cast2_cast_reg_333_reg[4] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[27]' (FDE) to 'odd_cast_reg_326_reg[28]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[28]' (FDE) to 'odd_cast_reg_326_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[29] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[27]' (FDRE) to 'odd_reg_136_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[26] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[25]' (FDE) to 'odd_cast_reg_326_reg[26]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[29]' (FDE) to 'odd_cast_reg_326_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[26] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[25]' (FDRE) to 'odd_reg_136_reg[24]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[26]' (FDRE) to 'odd_reg_136_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[24] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[23]' (FDE) to 'odd_cast_reg_326_reg[24]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[26]' (FDE) to 'odd_cast_reg_326_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[24] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[23]' (FDRE) to 'odd_reg_136_reg[22]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[24]' (FDRE) to 'odd_reg_136_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[22] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[21]' (FDE) to 'odd_cast_reg_326_reg[22]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[24]' (FDE) to 'odd_cast_reg_326_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[22] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[21]' (FDRE) to 'odd_reg_136_reg[20]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[22]' (FDRE) to 'odd_reg_136_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[20] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[19]' (FDE) to 'odd_cast_reg_326_reg[20]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[22]' (FDE) to 'odd_cast_reg_326_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[20] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[19]' (FDRE) to 'odd_reg_136_reg[18]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[20]' (FDRE) to 'odd_reg_136_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[18] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[17]' (FDE) to 'odd_cast_reg_326_reg[18]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[20]' (FDE) to 'odd_cast_reg_326_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[18] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[17]' (FDRE) to 'odd_reg_136_reg[16]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[18]' (FDRE) to 'odd_reg_136_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[16] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[15]' (FDE) to 'odd_cast_reg_326_reg[16]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[18]' (FDE) to 'odd_cast_reg_326_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[16] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[15]' (FDRE) to 'odd_reg_136_reg[14]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[16]' (FDRE) to 'odd_reg_136_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[14] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[13]' (FDE) to 'odd_cast_reg_326_reg[14]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[16]' (FDE) to 'odd_cast_reg_326_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[14] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[13]' (FDRE) to 'odd_reg_136_reg[12]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[14]' (FDRE) to 'odd_reg_136_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[12] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[11]' (FDE) to 'odd_cast_reg_326_reg[12]'
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[14]' (FDE) to 'odd_cast_reg_326_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[12] )
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[11]' (FDRE) to 'odd_reg_136_reg[10]'
INFO: [Synth 8-3886] merging instance 'odd_reg_136_reg[12]' (FDRE) to 'odd_reg_136_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_reg_136_reg[10] )
INFO: [Synth 8-3886] merging instance 'odd_cast_reg_326_reg[12]' (FDE) to 'odd_cast_reg_326_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\odd_cast_reg_326_reg[10] )
WARNING: [Synth 8-3332] Sequential element (log_cast2_cast_reg_333_reg[9]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (log_cast2_cast_reg_333_reg[8]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (log_cast2_cast_reg_333_reg[7]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (log_cast2_cast_reg_333_reg[6]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (log_cast2_cast_reg_333_reg[5]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (log_cast2_cast_reg_333_reg[4]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (odd_reg_136_reg[10]) is unused and will be removed from module fft.
WARNING: [Synth 8-3332] Sequential element (odd_cast_reg_326_reg[10]) is unused and will be removed from module fft.
INFO: [Synth 8-3332] Sequential element (INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module flt_add_exp.
INFO: [Synth 8-3332] Sequential element (NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module flt_add_exp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 1529.293 ; gain = 596.758 ; free physical = 1760 ; free virtual = 12836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1568.285 ; gain = 635.750 ; free physical = 1654 ; free virtual = 12738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 1585.285 ; gain = 652.750 ; free physical = 1635 ; free virtual = 12719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 1612.707 ; gain = 680.172 ; free physical = 1607 ; free virtual = 12692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1607 ; free virtual = 12691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1606 ; free virtual = 12691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1578 ; free virtual = 12674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1580 ; free virtual = 12677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1592 ; free virtual = 12686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1594 ; free virtual = 12688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    63|
|2     |DSP48E1    |    12|
|3     |DSP48E1_1  |     4|
|4     |DSP48E1_10 |     4|
|5     |DSP48E1_11 |     4|
|6     |DSP48E1_2  |     4|
|7     |DSP48E1_3  |     4|
|8     |DSP48E1_4  |     4|
|9     |DSP48E1_5  |     4|
|10    |DSP48E1_6  |     4|
|11    |DSP48E1_7  |     4|
|12    |DSP48E1_8  |     4|
|13    |DSP48E1_9  |     4|
|14    |LUT1       |    87|
|15    |LUT2       |   367|
|16    |LUT3       |   901|
|17    |LUT4       |   562|
|18    |LUT5       |   734|
|19    |LUT6       |  1518|
|20    |MUXCY      |   796|
|21    |MUXF7      |    24|
|22    |MUXF8      |     4|
|23    |SRL16E     |    52|
|24    |XORCY      |   356|
|25    |FDE        |    20|
|26    |FDRE       |  3357|
|27    |FDSE       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1612.711 ; gain = 680.176 ; free physical = 1594 ; free virtual = 12688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 383 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1612.711 ; gain = 256.895 ; free physical = 1594 ; free virtual = 12688
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 1612.715 ; gain = 680.180 ; free physical = 1596 ; free virtual = 12690
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 312 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 292 instances
  FDE => FDRE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
216 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:57 . Memory (MB): peak = 1612.715 ; gain = 612.676 ; free physical = 1600 ; free virtual = 12688
INFO: [Common 17-1381] The checkpoint '/home/jsk_027/Thesis/machsuite_fft_workspace/solution2/impl/verilog/project.runs/synth_1/fft.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1636.723 ; gain = 0.000 ; free physical = 1594 ; free virtual = 12685
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 09:25:53 2017...
