/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _DWC_DDR_UMCTL2_H_
#define _DWC_DDR_UMCTL2_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: ddr.APB_SLAVE                             */
/* Source filename: DWC_ddr_umctl2.csr, line: 6388                         */
/* Group: ddr.APB_SLAVE.UMCTL2_REGS                                        */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRESS 0x0u
#define DDR_APB_SLAVE_UMCTL2_REGS_BYTE_ADDRESS 0x0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.MSTR                                */
#define DDR_APB_SLAVE_UMCTL2_REGS_MSTR_ADDRESS 0x0u
#define DDR_APB_SLAVE_UMCTL2_REGS_MSTR_BYTE_ADDRESS 0x0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.STAT                                */
#define DDR_APB_SLAVE_UMCTL2_REGS_STAT_ADDRESS 0x4u
#define DDR_APB_SLAVE_UMCTL2_REGS_STAT_BYTE_ADDRESS 0x4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.MRCTRL0                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_MRCTRL0_ADDRESS 0x10u
#define DDR_APB_SLAVE_UMCTL2_REGS_MRCTRL0_BYTE_ADDRESS 0x10u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.MRCTRL1                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_MRCTRL1_ADDRESS 0x14u
#define DDR_APB_SLAVE_UMCTL2_REGS_MRCTRL1_BYTE_ADDRESS 0x14u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.MRSTAT                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_MRSTAT_ADDRESS 0x18u
#define DDR_APB_SLAVE_UMCTL2_REGS_MRSTAT_BYTE_ADDRESS 0x18u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DERATEEN                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATEEN_ADDRESS 0x20u
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATEEN_BYTE_ADDRESS 0x20u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DERATEINT                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATEINT_ADDRESS 0x24u
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATEINT_BYTE_ADDRESS 0x24u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DERATECTL                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATECTL_ADDRESS 0x2cu
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATECTL_BYTE_ADDRESS 0x2cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.PWRCTL                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_PWRCTL_ADDRESS 0x30u
#define DDR_APB_SLAVE_UMCTL2_REGS_PWRCTL_BYTE_ADDRESS 0x30u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.PWRTMG                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_PWRTMG_ADDRESS 0x34u
#define DDR_APB_SLAVE_UMCTL2_REGS_PWRTMG_BYTE_ADDRESS 0x34u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.HWLPCTL                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_HWLPCTL_ADDRESS 0x38u
#define DDR_APB_SLAVE_UMCTL2_REGS_HWLPCTL_BYTE_ADDRESS 0x38u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.RFSHCTL0                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHCTL0_ADDRESS 0x50u
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHCTL0_BYTE_ADDRESS 0x50u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.RFSHCTL3                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHCTL3_ADDRESS 0x60u
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHCTL3_BYTE_ADDRESS 0x60u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.RFSHTMG                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHTMG_ADDRESS 0x64u
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHTMG_BYTE_ADDRESS 0x64u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.RFSHTMG1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHTMG1_ADDRESS 0x68u
#define DDR_APB_SLAVE_UMCTL2_REGS_RFSHTMG1_BYTE_ADDRESS 0x68u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCFG0                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCFG0_ADDRESS 0x70u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCFG0_BYTE_ADDRESS 0x70u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCFG1                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCFG1_ADDRESS 0x74u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCFG1_BYTE_ADDRESS 0x74u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCSTAT                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCSTAT_ADDRESS 0x78u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCSTAT_BYTE_ADDRESS 0x78u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCTL                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCTL_ADDRESS 0x7cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCTL_BYTE_ADDRESS 0x7cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCERRCNT                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ADDRESS 0x80u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCERRCNT_BYTE_ADDRESS 0x80u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCADDR0                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ADDRESS 0x84u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCADDR0_BYTE_ADDRESS 0x84u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCADDR1                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ADDRESS 0x88u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCADDR1_BYTE_ADDRESS 0x88u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCSYN0                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ADDRESS 0x8cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCSYN0_BYTE_ADDRESS 0x8cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCSYN1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ADDRESS 0x90u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCSYN1_BYTE_ADDRESS 0x90u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCCSYN2                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ADDRESS 0x94u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCCSYN2_BYTE_ADDRESS 0x94u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCBITMASK0                         */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ADDRESS 0x98u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_BYTE_ADDRESS 0x98u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCBITMASK1                         */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ADDRESS 0x9cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_BYTE_ADDRESS 0x9cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCBITMASK2                         */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ADDRESS 0xa0u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_BYTE_ADDRESS 0xa0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCUADDR0                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ADDRESS 0xa4u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUADDR0_BYTE_ADDRESS 0xa4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCUADDR1                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ADDRESS 0xa8u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUADDR1_BYTE_ADDRESS 0xa8u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCUSYN0                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ADDRESS 0xacu
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUSYN0_BYTE_ADDRESS 0xacu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCUSYN1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ADDRESS 0xb0u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUSYN1_BYTE_ADDRESS 0xb0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCUSYN2                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ADDRESS 0xb4u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCUSYN2_BYTE_ADDRESS 0xb4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCPOISONADDR0                      */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ADDRESS 0xb8u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_BYTE_ADDRESS 0xb8u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCPOISONADDR1                      */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ADDRESS 0xbcu
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_BYTE_ADDRESS 0xbcu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.CRCPARCTL0                          */
#define DDR_APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_ADDRESS 0xc0u
#define DDR_APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_BYTE_ADDRESS 0xc0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.CRCPARSTAT                          */
#define DDR_APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_ADDRESS 0xccu
#define DDR_APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_BYTE_ADDRESS 0xccu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT0                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT0_ADDRESS 0xd0u
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT0_BYTE_ADDRESS 0xd0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT1                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT1_ADDRESS 0xd4u
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT1_BYTE_ADDRESS 0xd4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT2                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT2_ADDRESS 0xd8u
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT2_BYTE_ADDRESS 0xd8u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT3                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT3_ADDRESS 0xdcu
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT3_BYTE_ADDRESS 0xdcu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT4                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT4_ADDRESS 0xe0u
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT4_BYTE_ADDRESS 0xe0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT5                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT5_ADDRESS 0xe4u
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT5_BYTE_ADDRESS 0xe4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT6                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT6_ADDRESS 0xe8u
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT6_BYTE_ADDRESS 0xe8u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.INIT7                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT7_ADDRESS 0xecu
#define DDR_APB_SLAVE_UMCTL2_REGS_INIT7_BYTE_ADDRESS 0xecu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DIMMCTL                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DIMMCTL_ADDRESS 0xf0u
#define DDR_APB_SLAVE_UMCTL2_REGS_DIMMCTL_BYTE_ADDRESS 0xf0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG0                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG0_ADDRESS 0x100u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG0_BYTE_ADDRESS 0x100u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG1_ADDRESS 0x104u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG1_BYTE_ADDRESS 0x104u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG2                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG2_ADDRESS 0x108u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG2_BYTE_ADDRESS 0x108u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG3                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG3_ADDRESS 0x10cu
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG3_BYTE_ADDRESS 0x10cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG4                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG4_ADDRESS 0x110u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG4_BYTE_ADDRESS 0x110u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG5                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG5_ADDRESS 0x114u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG5_BYTE_ADDRESS 0x114u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG6                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG6_ADDRESS 0x118u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG6_BYTE_ADDRESS 0x118u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG7                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG7_ADDRESS 0x11cu
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG7_BYTE_ADDRESS 0x11cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG8                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG8_ADDRESS 0x120u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG8_BYTE_ADDRESS 0x120u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG12                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG12_ADDRESS 0x130u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG12_BYTE_ADDRESS 0x130u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG13                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ADDRESS 0x134u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG13_BYTE_ADDRESS 0x134u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DRAMTMG14                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG14_ADDRESS 0x138u
#define DDR_APB_SLAVE_UMCTL2_REGS_DRAMTMG14_BYTE_ADDRESS 0x138u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ZQCTL0                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQCTL0_ADDRESS 0x180u
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQCTL0_BYTE_ADDRESS 0x180u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ZQCTL1                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQCTL1_ADDRESS 0x184u
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQCTL1_BYTE_ADDRESS 0x184u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ZQCTL2                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQCTL2_ADDRESS 0x188u
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQCTL2_BYTE_ADDRESS 0x188u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ZQSTAT                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQSTAT_ADDRESS 0x18cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ZQSTAT_BYTE_ADDRESS 0x18cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFITMG0                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFITMG0_ADDRESS 0x190u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFITMG0_BYTE_ADDRESS 0x190u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFITMG1                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFITMG1_ADDRESS 0x194u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFITMG1_BYTE_ADDRESS 0x194u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFILPCFG0                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFILPCFG0_ADDRESS 0x198u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFILPCFG0_BYTE_ADDRESS 0x198u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFIUPD0                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIUPD0_ADDRESS 0x1a0u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIUPD0_BYTE_ADDRESS 0x1a0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFIUPD1                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIUPD1_ADDRESS 0x1a4u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIUPD1_BYTE_ADDRESS 0x1a4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFIUPD2                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIUPD2_ADDRESS 0x1a8u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIUPD2_BYTE_ADDRESS 0x1a8u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFIMISC                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIMISC_ADDRESS 0x1b0u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIMISC_BYTE_ADDRESS 0x1b0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFITMG2                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFITMG2_ADDRESS 0x1b4u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFITMG2_BYTE_ADDRESS 0x1b4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFISTAT                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFISTAT_ADDRESS 0x1bcu
#define DDR_APB_SLAVE_UMCTL2_REGS_DFISTAT_BYTE_ADDRESS 0x1bcu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBICTL                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBICTL_ADDRESS 0x1c0u
#define DDR_APB_SLAVE_UMCTL2_REGS_DBICTL_BYTE_ADDRESS 0x1c0u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DFIPHYMSTR                          */
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_ADDRESS 0x1c4u
#define DDR_APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_BYTE_ADDRESS 0x1c4u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRESS 0x204u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP1_BYTE_ADDRESS 0x204u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP2                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRESS 0x208u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP2_BYTE_ADDRESS 0x208u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP3                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRESS 0x20cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP3_BYTE_ADDRESS 0x20cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP4                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRESS 0x210u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP4_BYTE_ADDRESS 0x210u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP5                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRESS 0x214u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP5_BYTE_ADDRESS 0x214u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP6                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRESS 0x218u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP6_BYTE_ADDRESS 0x218u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP7                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRESS 0x21cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP7_BYTE_ADDRESS 0x21cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP9                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRESS 0x224u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP9_BYTE_ADDRESS 0x224u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP10                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRESS 0x228u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP10_BYTE_ADDRESS 0x228u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADDRMAP11                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRESS 0x22cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ADDRMAP11_BYTE_ADDRESS 0x22cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ODTCFG                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ODTCFG_ADDRESS 0x240u
#define DDR_APB_SLAVE_UMCTL2_REGS_ODTCFG_BYTE_ADDRESS 0x240u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ODTMAP                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_ODTMAP_ADDRESS 0x244u
#define DDR_APB_SLAVE_UMCTL2_REGS_ODTMAP_BYTE_ADDRESS 0x244u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.SCHED                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_SCHED_ADDRESS 0x250u
#define DDR_APB_SLAVE_UMCTL2_REGS_SCHED_BYTE_ADDRESS 0x250u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.SCHED1                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_SCHED1_ADDRESS 0x254u
#define DDR_APB_SLAVE_UMCTL2_REGS_SCHED1_BYTE_ADDRESS 0x254u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.PERFHPR1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_PERFHPR1_ADDRESS 0x25cu
#define DDR_APB_SLAVE_UMCTL2_REGS_PERFHPR1_BYTE_ADDRESS 0x25cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.PERFLPR1                            */
#define DDR_APB_SLAVE_UMCTL2_REGS_PERFLPR1_ADDRESS 0x264u
#define DDR_APB_SLAVE_UMCTL2_REGS_PERFLPR1_BYTE_ADDRESS 0x264u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.PERFWR1                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_PERFWR1_ADDRESS 0x26cu
#define DDR_APB_SLAVE_UMCTL2_REGS_PERFWR1_BYTE_ADDRESS 0x26cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBG0                                */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBG0_ADDRESS 0x300u
#define DDR_APB_SLAVE_UMCTL2_REGS_DBG0_BYTE_ADDRESS 0x300u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBG1                                */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBG1_ADDRESS 0x304u
#define DDR_APB_SLAVE_UMCTL2_REGS_DBG1_BYTE_ADDRESS 0x304u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBGCAM                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGCAM_ADDRESS 0x308u
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGCAM_BYTE_ADDRESS 0x308u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBGCMD                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGCMD_ADDRESS 0x30cu
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGCMD_BYTE_ADDRESS 0x30cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBGSTAT                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGSTAT_ADDRESS 0x310u
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGSTAT_BYTE_ADDRESS 0x310u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DBGCAM1                             */
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGCAM1_ADDRESS 0x318u
#define DDR_APB_SLAVE_UMCTL2_REGS_DBGCAM1_BYTE_ADDRESS 0x318u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.SWCTL                               */
#define DDR_APB_SLAVE_UMCTL2_REGS_SWCTL_ADDRESS 0x320u
#define DDR_APB_SLAVE_UMCTL2_REGS_SWCTL_BYTE_ADDRESS 0x320u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.SWSTAT                              */
#define DDR_APB_SLAVE_UMCTL2_REGS_SWSTAT_ADDRESS 0x324u
#define DDR_APB_SLAVE_UMCTL2_REGS_SWSTAT_BYTE_ADDRESS 0x324u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.POISONCFG                           */
#define DDR_APB_SLAVE_UMCTL2_REGS_POISONCFG_ADDRESS 0x36cu
#define DDR_APB_SLAVE_UMCTL2_REGS_POISONCFG_BYTE_ADDRESS 0x36cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.POISONSTAT                          */
#define DDR_APB_SLAVE_UMCTL2_REGS_POISONSTAT_ADDRESS 0x370u
#define DDR_APB_SLAVE_UMCTL2_REGS_POISONSTAT_BYTE_ADDRESS 0x370u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ADVECCINDEX                         */
#define DDR_APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ADDRESS 0x374u
#define DDR_APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_BYTE_ADDRESS 0x374u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCPOISONPAT0                       */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ADDRESS 0x37cu
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_BYTE_ADDRESS 0x37cu
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.ECCPOISONPAT2                       */
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ADDRESS 0x384u
#define DDR_APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_BYTE_ADDRESS 0x384u
/* Register: ddr.APB_SLAVE.UMCTL2_REGS.DERATESTAT                          */
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATESTAT_ADDRESS 0x3f0u
#define DDR_APB_SLAVE_UMCTL2_REGS_DERATESTAT_BYTE_ADDRESS 0x3f0u
/* Group: ddr.APB_SLAVE.UMCTL2_MP                                          */
#define DDR_APB_SLAVE_UMCTL2_MP_ADDRESS 0x3f8u
#define DDR_APB_SLAVE_UMCTL2_MP_BYTE_ADDRESS 0x3f8u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PSTAT                                 */
#define DDR_APB_SLAVE_UMCTL2_MP_PSTAT_ADDRESS 0x3fcu
#define DDR_APB_SLAVE_UMCTL2_MP_PSTAT_BYTE_ADDRESS 0x3fcu
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCCFG                                 */
#define DDR_APB_SLAVE_UMCTL2_MP_PCCFG_ADDRESS 0x400u
#define DDR_APB_SLAVE_UMCTL2_MP_PCCFG_BYTE_ADDRESS 0x400u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGR_0                               */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGR_0_ADDRESS 0x404u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGR_0_BYTE_ADDRESS 0x404u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGW_0                               */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGW_0_ADDRESS 0x408u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGW_0_BYTE_ADDRESS 0x408u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCTRL_0                               */
#define DDR_APB_SLAVE_UMCTL2_MP_PCTRL_0_ADDRESS 0x490u
#define DDR_APB_SLAVE_UMCTL2_MP_PCTRL_0_BYTE_ADDRESS 0x490u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGQOS0_0                            */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_ADDRESS 0x494u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_BYTE_ADDRESS 0x494u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGQOS1_0                            */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_ADDRESS 0x498u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_BYTE_ADDRESS 0x498u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGWQOS0_0                           */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_ADDRESS 0x49cu
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_BYTE_ADDRESS 0x49cu
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGWQOS1_0                           */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_ADDRESS 0x4a0u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_BYTE_ADDRESS 0x4a0u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGR_1                               */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGR_1_ADDRESS 0x4b4u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGR_1_BYTE_ADDRESS 0x4b4u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGW_1                               */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGW_1_ADDRESS 0x4b8u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGW_1_BYTE_ADDRESS 0x4b8u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCTRL_1                               */
#define DDR_APB_SLAVE_UMCTL2_MP_PCTRL_1_ADDRESS 0x540u
#define DDR_APB_SLAVE_UMCTL2_MP_PCTRL_1_BYTE_ADDRESS 0x540u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGQOS0_1                            */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_ADDRESS 0x544u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_BYTE_ADDRESS 0x544u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGQOS1_1                            */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_ADDRESS 0x548u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_BYTE_ADDRESS 0x548u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGWQOS0_1                           */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_ADDRESS 0x54cu
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_BYTE_ADDRESS 0x54cu
/* Register: ddr.APB_SLAVE.UMCTL2_MP.PCFGWQOS1_1                           */
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_ADDRESS 0x550u
#define DDR_APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_BYTE_ADDRESS 0x550u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.SBRCTL                                */
#define DDR_APB_SLAVE_UMCTL2_MP_SBRCTL_ADDRESS 0xf24u
#define DDR_APB_SLAVE_UMCTL2_MP_SBRCTL_BYTE_ADDRESS 0xf24u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.SBRSTAT                               */
#define DDR_APB_SLAVE_UMCTL2_MP_SBRSTAT_ADDRESS 0xf28u
#define DDR_APB_SLAVE_UMCTL2_MP_SBRSTAT_BYTE_ADDRESS 0xf28u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.SBRWDATA0                             */
#define DDR_APB_SLAVE_UMCTL2_MP_SBRWDATA0_ADDRESS 0xf2cu
#define DDR_APB_SLAVE_UMCTL2_MP_SBRWDATA0_BYTE_ADDRESS 0xf2cu
/* Register: ddr.APB_SLAVE.UMCTL2_MP.UMCTL2_VER_NUMBER                     */
#define DDR_APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_ADDRESS 0xff0u
#define DDR_APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_BYTE_ADDRESS 0xff0u
/* Register: ddr.APB_SLAVE.UMCTL2_MP.UMCTL2_VER_TYPE                       */
#define DDR_APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_ADDRESS 0xff4u
#define DDR_APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_BYTE_ADDRESS 0xff4u

/* Address Space for Addressmap: ddr.AXI4_SLAVE_00                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6389                         */
/* Memory: ddr.AXI4_SLAVE_00.AXI_block                                     */
#define DDR_AXI4_SLAVE_00_AXI_BLOCK_ADDRESS 0x0u
#define DDR_AXI4_SLAVE_00_AXI_BLOCK_BYTE_ADDRESS 0x0u

/* Address Space for Addressmap: ddr.AXI4_SLAVE_01                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6390                         */
/* Memory: ddr.AXI4_SLAVE_01.AXI_block_0                                   */
#define DDR_AXI4_SLAVE_01_AXI_BLOCK_0_ADDRESS 0x0u
#define DDR_AXI4_SLAVE_01_AXI_BLOCK_0_BYTE_ADDRESS 0x0u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: apb_slave                                              */
/* Addressmap template: apb_slave                                          */
/* Source filename: DWC_ddr_umctl2.csr, line: 19                           */
#define APB_SLAVE_SIZE 0x1b00u
#define APB_SLAVE_BYTE_SIZE 0x1b00u
/* Group member: apb_slave.UMCTL2_REGS                                     */
/* Group type referenced: apb_slave::UMCTL2_REGS                           */
/* Group template referenced: apb_slave::UMCTL2_REGS                       */
#define APB_SLAVE_UMCTL2_REGS_OFFSET 0x0u
#define APB_SLAVE_UMCTL2_REGS_BYTE_OFFSET 0x0u
#define APB_SLAVE_UMCTL2_REGS_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_WRITE_ACCESS 1u
/* Group member: apb_slave.UMCTL2_MP                                       */
/* Group type referenced: apb_slave::UMCTL2_MP                             */
/* Group template referenced: apb_slave::UMCTL2_MP                         */
#define APB_SLAVE_UMCTL2_MP_OFFSET 0x3f8u
#define APB_SLAVE_UMCTL2_MP_BYTE_OFFSET 0x3f8u
#define APB_SLAVE_UMCTL2_MP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_WRITE_ACCESS 1u

/* Group type: apb_slave::UMCTL2_REGS                                      */
/* Group template: apb_slave::UMCTL2_REGS                                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 23                           */
#define APB_SLAVE_UMCTL2_REGS_SIZE 0x3f8u
#define APB_SLAVE_UMCTL2_REGS_BYTE_SIZE 0x3f8u
/* Register member: apb_slave::UMCTL2_REGS.MSTR                            */
/* Register type referenced: apb_slave::UMCTL2_REGS::MSTR                  */
/* Register template referenced: apb_slave::UMCTL2_REGS::MSTR              */
#define APB_SLAVE_UMCTL2_REGS_MSTR_OFFSET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BYTE_OFFSET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_RESET_VALUE 0x00040000ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MSTR_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MSTR_WRITE_MASK 0x000f342cul
/* Register member: apb_slave::UMCTL2_REGS.STAT                            */
/* Register type referenced: apb_slave::UMCTL2_REGS::STAT                  */
/* Register template referenced: apb_slave::UMCTL2_REGS::STAT              */
#define APB_SLAVE_UMCTL2_REGS_STAT_OFFSET 0x4u
#define APB_SLAVE_UMCTL2_REGS_STAT_BYTE_OFFSET 0x4u
#define APB_SLAVE_UMCTL2_REGS_STAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_STAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_STAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_STAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_STAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_STAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.MRCTRL0                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::MRCTRL0               */
/* Register template referenced: apb_slave::UMCTL2_REGS::MRCTRL0           */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_OFFSET 0x10u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_BYTE_OFFSET 0x10u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_RESET_VALUE 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_WRITE_MASK 0x8000f019ul
/* Register member: apb_slave::UMCTL2_REGS.MRCTRL1                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::MRCTRL1               */
/* Register template referenced: apb_slave::UMCTL2_REGS::MRCTRL1           */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_OFFSET 0x14u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_BYTE_OFFSET 0x14u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_WRITE_MASK 0x0001fffful
/* Register member: apb_slave::UMCTL2_REGS.MRSTAT                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::MRSTAT                */
/* Register template referenced: apb_slave::UMCTL2_REGS::MRSTAT            */
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_OFFSET 0x18u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_BYTE_OFFSET 0x18u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.DERATEEN                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DERATEEN              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DERATEEN          */
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_OFFSET 0x20u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_BYTE_OFFSET 0x20u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_WRITE_MASK 0x000017f7ul
/* Register member: apb_slave::UMCTL2_REGS.DERATEINT                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::DERATEINT             */
/* Register template referenced: apb_slave::UMCTL2_REGS::DERATEINT         */
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_OFFSET 0x24u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_BYTE_OFFSET 0x24u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_RESET_VALUE 0x00800000ul
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_REGS.DERATECTL                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::DERATECTL             */
/* Register template referenced: apb_slave::UMCTL2_REGS::DERATECTL         */
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_OFFSET 0x2cu
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_BYTE_OFFSET 0x2cu
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_RESET_VALUE 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_WRITE_MASK 0x00000007ul
/* Register member: apb_slave::UMCTL2_REGS.PWRCTL                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::PWRCTL                */
/* Register template referenced: apb_slave::UMCTL2_REGS::PWRCTL            */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_OFFSET 0x30u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_BYTE_OFFSET 0x30u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_WRITE_MASK 0x000001eful
/* Register member: apb_slave::UMCTL2_REGS.PWRTMG                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::PWRTMG                */
/* Register template referenced: apb_slave::UMCTL2_REGS::PWRTMG            */
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_OFFSET 0x34u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_BYTE_OFFSET 0x34u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_RESET_VALUE 0x00402010ul
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_WRITE_MASK 0x00ffff1ful
/* Register member: apb_slave::UMCTL2_REGS.HWLPCTL                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::HWLPCTL               */
/* Register template referenced: apb_slave::UMCTL2_REGS::HWLPCTL           */
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_OFFSET 0x38u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_BYTE_OFFSET 0x38u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_RESET_VALUE 0x00000003ul
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_WRITE_MASK 0x0fff0003ul
/* Register member: apb_slave::UMCTL2_REGS.RFSHCTL0                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::RFSHCTL0              */
/* Register template referenced: apb_slave::UMCTL2_REGS::RFSHCTL0          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_OFFSET 0x50u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_BYTE_OFFSET 0x50u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_RESET_VALUE 0x00210000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_WRITE_MASK 0x00f1f3f4ul
/* Register member: apb_slave::UMCTL2_REGS.RFSHCTL3                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::RFSHCTL3              */
/* Register template referenced: apb_slave::UMCTL2_REGS::RFSHCTL3          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_OFFSET 0x60u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_BYTE_OFFSET 0x60u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_WRITE_MASK 0x00000003ul
/* Register member: apb_slave::UMCTL2_REGS.RFSHTMG                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::RFSHTMG               */
/* Register template referenced: apb_slave::UMCTL2_REGS::RFSHTMG           */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_OFFSET 0x64u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_BYTE_OFFSET 0x64u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_RESET_VALUE 0x0062008cul
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_WRITE_MASK 0x8fff83fful
/* Register member: apb_slave::UMCTL2_REGS.RFSHTMG1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::RFSHTMG1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::RFSHTMG1          */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_OFFSET 0x68u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_BYTE_OFFSET 0x68u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_RESET_VALUE 0x008c0000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_WRITE_MASK 0x00ff0000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCFG0                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCFG0               */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCFG0           */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_OFFSET 0x70u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BYTE_OFFSET 0x70u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_RESET_VALUE 0x003f7f00ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_WRITE_MASK 0xc03f7f17ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCFG1                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCFG1               */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCFG1           */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_OFFSET 0x74u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BYTE_OFFSET 0x74u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_RESET_VALUE 0x000007b0ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_WRITE_MASK 0x00000fb3ul
/* Register member: apb_slave::UMCTL2_REGS.ECCSTAT                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCSTAT               */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCSTAT           */
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_OFFSET 0x78u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_BYTE_OFFSET 0x78u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCTL                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCTL                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCTL            */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_OFFSET 0x7cu
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_BYTE_OFFSET 0x7cu
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_RESET_VALUE 0x00000300ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_WRITE_MASK 0x0003030ful
/* Register member: apb_slave::UMCTL2_REGS.ECCERRCNT                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCERRCNT             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCERRCNT         */
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_OFFSET 0x80u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_BYTE_OFFSET 0x80u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCADDR0                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCADDR0             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCADDR0         */
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_OFFSET 0x84u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_BYTE_OFFSET 0x84u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCADDR1                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCADDR1             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCADDR1         */
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_OFFSET 0x88u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_BYTE_OFFSET 0x88u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCSYN0                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCSYN0              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCSYN0          */
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_OFFSET 0x8cu
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_BYTE_OFFSET 0x8cu
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCSYN1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCSYN1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCSYN1          */
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_OFFSET 0x90u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_BYTE_OFFSET 0x90u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCCSYN2                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCCSYN2              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCCSYN2          */
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_OFFSET 0x94u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_BYTE_OFFSET 0x94u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCBITMASK0                     */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCBITMASK0           */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCBITMASK0       */
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_OFFSET 0x98u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_BYTE_OFFSET 0x98u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCBITMASK1                     */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCBITMASK1           */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCBITMASK1       */
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_OFFSET 0x9cu
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_BYTE_OFFSET 0x9cu
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCBITMASK2                     */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCBITMASK2           */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCBITMASK2       */
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_OFFSET 0xa0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_BYTE_OFFSET 0xa0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCUADDR0                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCUADDR0             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCUADDR0         */
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_OFFSET 0xa4u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_BYTE_OFFSET 0xa4u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCUADDR1                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCUADDR1             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCUADDR1         */
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_OFFSET 0xa8u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_BYTE_OFFSET 0xa8u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCUSYN0                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCUSYN0              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCUSYN0          */
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_OFFSET 0xacu
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_BYTE_OFFSET 0xacu
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCUSYN1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCUSYN1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCUSYN1          */
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_OFFSET 0xb0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_BYTE_OFFSET 0xb0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCUSYN2                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCUSYN2              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCUSYN2          */
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_OFFSET 0xb4u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_BYTE_OFFSET 0xb4u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ECCPOISONADDR0                  */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCPOISONADDR0        */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCPOISONADDR0    */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_OFFSET 0xb8u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_BYTE_OFFSET 0xb8u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_WRITE_MASK 0x00000ffful
/* Register member: apb_slave::UMCTL2_REGS.ECCPOISONADDR1                  */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCPOISONADDR1        */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCPOISONADDR1    */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_OFFSET 0xbcu
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_BYTE_OFFSET 0xbcu
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_WRITE_MASK 0x0701fffful
/* Register member: apb_slave::UMCTL2_REGS.CRCPARCTL0                      */
/* Register type referenced: apb_slave::UMCTL2_REGS::CRCPARCTL0            */
/* Register template referenced: apb_slave::UMCTL2_REGS::CRCPARCTL0        */
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_OFFSET 0xc0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_BYTE_OFFSET 0xc0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_WRITE_MASK 0x00000007ul
/* Register member: apb_slave::UMCTL2_REGS.CRCPARSTAT                      */
/* Register type referenced: apb_slave::UMCTL2_REGS::CRCPARSTAT            */
/* Register template referenced: apb_slave::UMCTL2_REGS::CRCPARSTAT        */
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_OFFSET 0xccu
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_BYTE_OFFSET 0xccu
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.INIT0                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT0                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT0             */
#define APB_SLAVE_UMCTL2_REGS_INIT0_OFFSET 0xd0u
#define APB_SLAVE_UMCTL2_REGS_INIT0_BYTE_OFFSET 0xd0u
#define APB_SLAVE_UMCTL2_REGS_INIT0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_RESET_VALUE 0x0002004eul
#define APB_SLAVE_UMCTL2_REGS_INIT0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT0_WRITE_MASK 0xc3ff0ffful
/* Register member: apb_slave::UMCTL2_REGS.INIT1                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT1                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT1             */
#define APB_SLAVE_UMCTL2_REGS_INIT1_OFFSET 0xd4u
#define APB_SLAVE_UMCTL2_REGS_INIT1_BYTE_OFFSET 0xd4u
#define APB_SLAVE_UMCTL2_REGS_INIT1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_INIT1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT1_WRITE_MASK 0x01ff000ful
/* Register member: apb_slave::UMCTL2_REGS.INIT2                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT2                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT2             */
#define APB_SLAVE_UMCTL2_REGS_INIT2_OFFSET 0xd8u
#define APB_SLAVE_UMCTL2_REGS_INIT2_BYTE_OFFSET 0xd8u
#define APB_SLAVE_UMCTL2_REGS_INIT2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT2_RESET_VALUE 0x00000d05ul
#define APB_SLAVE_UMCTL2_REGS_INIT2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT2_WRITE_MASK 0x0000ff0ful
/* Register member: apb_slave::UMCTL2_REGS.INIT3                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT3                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT3             */
#define APB_SLAVE_UMCTL2_REGS_INIT3_OFFSET 0xdcu
#define APB_SLAVE_UMCTL2_REGS_INIT3_BYTE_OFFSET 0xdcu
#define APB_SLAVE_UMCTL2_REGS_INIT3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT3_RESET_VALUE 0x00000510ul
#define APB_SLAVE_UMCTL2_REGS_INIT3_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT3_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT3_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_REGS.INIT4                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT4                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT4             */
#define APB_SLAVE_UMCTL2_REGS_INIT4_OFFSET 0xe0u
#define APB_SLAVE_UMCTL2_REGS_INIT4_BYTE_OFFSET 0xe0u
#define APB_SLAVE_UMCTL2_REGS_INIT4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT4_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_INIT4_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT4_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT4_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_REGS.INIT5                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT5                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT5             */
#define APB_SLAVE_UMCTL2_REGS_INIT5_OFFSET 0xe4u
#define APB_SLAVE_UMCTL2_REGS_INIT5_BYTE_OFFSET 0xe4u
#define APB_SLAVE_UMCTL2_REGS_INIT5_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT5_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT5_RESET_VALUE 0x00100004ul
#define APB_SLAVE_UMCTL2_REGS_INIT5_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT5_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT5_WRITE_MASK 0x00ff03fful
/* Register member: apb_slave::UMCTL2_REGS.INIT6                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT6                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT6             */
#define APB_SLAVE_UMCTL2_REGS_INIT6_OFFSET 0xe8u
#define APB_SLAVE_UMCTL2_REGS_INIT6_BYTE_OFFSET 0xe8u
#define APB_SLAVE_UMCTL2_REGS_INIT6_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT6_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT6_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_INIT6_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT6_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT6_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_REGS.INIT7                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::INIT7                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::INIT7             */
#define APB_SLAVE_UMCTL2_REGS_INIT7_OFFSET 0xecu
#define APB_SLAVE_UMCTL2_REGS_INIT7_BYTE_OFFSET 0xecu
#define APB_SLAVE_UMCTL2_REGS_INIT7_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT7_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT7_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_INIT7_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT7_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_INIT7_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_REGS.DIMMCTL                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DIMMCTL               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DIMMCTL           */
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_OFFSET 0xf0u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_BYTE_OFFSET 0xf0u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_WRITE_MASK 0x00000003ul
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG0                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG0              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG0          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_OFFSET 0x100u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_BYTE_OFFSET 0x100u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_RESET_VALUE 0x0f101b0ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WRITE_MASK 0x7f3f7f3ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG1          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_OFFSET 0x104u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_BYTE_OFFSET 0x104u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RESET_VALUE 0x00080414ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_WRITE_MASK 0x001f3f7ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG2                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG2              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG2          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_OFFSET 0x108u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_BYTE_OFFSET 0x108u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RESET_VALUE 0x0305060dul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_MASK 0x3f3f3f3ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG3                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG3              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG3          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_OFFSET 0x10cu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_BYTE_OFFSET 0x10cu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_RESET_VALUE 0x00504000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_WRITE_MASK 0x3ff3f000ul
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG4                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG4              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG4          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_OFFSET 0x110u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_BYTE_OFFSET 0x110u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_RESET_VALUE 0x05040405ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_WRITE_MASK 0x1f0f0f1ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG5                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG5              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG5          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_OFFSET 0x114u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_BYTE_OFFSET 0x114u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_RESET_VALUE 0x05050403ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_WRITE_MASK 0x0f0f3f1ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG6                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG6              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG6          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_OFFSET 0x118u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_BYTE_OFFSET 0x118u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_RESET_VALUE 0x02020005ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_WRITE_MASK 0x0f0f000ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG7                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG7              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG7          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_OFFSET 0x11cu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_BYTE_OFFSET 0x11cu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_RESET_VALUE 0x00000202ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_WRITE_MASK 0x00000f0ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG8                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG8              */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG8          */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_OFFSET 0x120u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_BYTE_OFFSET 0x120u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_RESET_VALUE 0x00004405ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_WRITE_MASK 0x00007f7ful
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG12                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG12             */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG12         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_OFFSET 0x130u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_BYTE_OFFSET 0x130u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_RESET_VALUE 0x00020000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_WRITE_MASK 0x00030000ul
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG13                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG13             */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG13         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_OFFSET 0x134u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_BYTE_OFFSET 0x134u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_RESET_VALUE 0x1c200004ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_WRITE_MASK 0x7f3f0007ul
/* Register member: apb_slave::UMCTL2_REGS.DRAMTMG14                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::DRAMTMG14             */
/* Register template referenced: apb_slave::UMCTL2_REGS::DRAMTMG14         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_OFFSET 0x138u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_BYTE_OFFSET 0x138u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_RESET_VALUE 0x000000a0ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_WRITE_MASK 0x00000ffful
/* Register member: apb_slave::UMCTL2_REGS.ZQCTL0                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ZQCTL0                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ZQCTL0            */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_OFFSET 0x180u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_BYTE_OFFSET 0x180u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_RESET_VALUE 0x02000040ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_WRITE_MASK 0xe7ff03fful
/* Register member: apb_slave::UMCTL2_REGS.ZQCTL1                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ZQCTL1                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ZQCTL1            */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_OFFSET 0x184u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_BYTE_OFFSET 0x184u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_RESET_VALUE 0x02000100ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_WRITE_MASK 0x3ffffffful
/* Register member: apb_slave::UMCTL2_REGS.ZQCTL2                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ZQCTL2                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ZQCTL2            */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_OFFSET 0x188u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_BYTE_OFFSET 0x188u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_WRITE_MASK 0x00000001ul
/* Register member: apb_slave::UMCTL2_REGS.ZQSTAT                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ZQSTAT                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ZQSTAT            */
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_OFFSET 0x18cu
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_BYTE_OFFSET 0x18cu
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.DFITMG0                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFITMG0               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFITMG0           */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_OFFSET 0x190u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_BYTE_OFFSET 0x190u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_RESET_VALUE 0x07020002ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_WRITE_MASK 0x1fffbf3ful
/* Register member: apb_slave::UMCTL2_REGS.DFITMG1                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFITMG1               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFITMG1           */
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_OFFSET 0x194u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_BYTE_OFFSET 0x194u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_RESET_VALUE 0x00000404ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_WRITE_MASK 0x001f1f1ful
/* Register member: apb_slave::UMCTL2_REGS.DFILPCFG0                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFILPCFG0             */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFILPCFG0         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_OFFSET 0x198u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_BYTE_OFFSET 0x198u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_RESET_VALUE 0x07000000ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_WRITE_MASK 0x1ff1f1f1ul
/* Register member: apb_slave::UMCTL2_REGS.DFIUPD0                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFIUPD0               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFIUPD0           */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_OFFSET 0x1a0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_BYTE_OFFSET 0x1a0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_RESET_VALUE 0x00400003ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_WRITE_MASK 0xe3ff03fful
/* Register member: apb_slave::UMCTL2_REGS.DFIUPD1                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFIUPD1               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFIUPD1           */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_OFFSET 0x1a4u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_BYTE_OFFSET 0x1a4u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_RESET_VALUE 0x00010001ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_WRITE_MASK 0x00ff00fful
/* Register member: apb_slave::UMCTL2_REGS.DFIUPD2                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFIUPD2               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFIUPD2           */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_OFFSET 0x1a8u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_BYTE_OFFSET 0x1a8u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_RESET_VALUE 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_WRITE_MASK 0x80000000ul
/* Register member: apb_slave::UMCTL2_REGS.DFIMISC                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFIMISC               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFIMISC           */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_OFFSET 0x1b0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_BYTE_OFFSET 0x1b0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_RESET_VALUE 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_WRITE_MASK 0x00001fb7ul
/* Register member: apb_slave::UMCTL2_REGS.DFITMG2                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFITMG2               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFITMG2           */
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_OFFSET 0x1b4u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_BYTE_OFFSET 0x1b4u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_RESET_VALUE 0x00000202ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_WRITE_MASK 0x00007f3ful
/* Register member: apb_slave::UMCTL2_REGS.DFISTAT                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFISTAT               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFISTAT           */
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_OFFSET 0x1bcu
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_BYTE_OFFSET 0x1bcu
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.DBICTL                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBICTL                */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBICTL            */
#define APB_SLAVE_UMCTL2_REGS_DBICTL_OFFSET 0x1c0u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_BYTE_OFFSET 0x1c0u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RESET_VALUE 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBICTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WRITE_MASK 0x00000007ul
/* Register member: apb_slave::UMCTL2_REGS.DFIPHYMSTR                      */
/* Register type referenced: apb_slave::UMCTL2_REGS::DFIPHYMSTR            */
/* Register template referenced: apb_slave::UMCTL2_REGS::DFIPHYMSTR        */
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_OFFSET 0x1c4u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_BYTE_OFFSET 0x1c4u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_RESET_VALUE 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_WRITE_MASK 0x00000001ul
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP1          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_OFFSET 0x204u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_BYTE_OFFSET 0x204u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_WRITE_MASK 0x003f3f3ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP2                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP2              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP2          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_OFFSET 0x208u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_BYTE_OFFSET 0x208u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_WRITE_MASK 0x0f0f1f0ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP3                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP3              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP3          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_OFFSET 0x20cu
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_BYTE_OFFSET 0x20cu
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_WRITE_MASK 0x1f1f1f1ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP4                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP4              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP4          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_OFFSET 0x210u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_BYTE_OFFSET 0x210u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_WRITE_MASK 0x80001f1ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP5                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP5              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP5          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_OFFSET 0x214u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_BYTE_OFFSET 0x214u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_WRITE_MASK 0x0f0f0f0ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP6                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP6              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP6          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_OFFSET 0x218u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_BYTE_OFFSET 0x218u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_WRITE_MASK 0xef0f0f0ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP7                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP7              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP7          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_OFFSET 0x21cu
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_BYTE_OFFSET 0x21cu
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_WRITE_MASK 0x0000000ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP9                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP9              */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP9          */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_OFFSET 0x224u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_BYTE_OFFSET 0x224u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_WRITE_MASK 0x0f0f0f0ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP10                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP10             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP10         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_OFFSET 0x228u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_BYTE_OFFSET 0x228u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_WRITE_MASK 0x0f0f0f0ful
/* Register member: apb_slave::UMCTL2_REGS.ADDRMAP11                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADDRMAP11             */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADDRMAP11         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_OFFSET 0x22cu
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_BYTE_OFFSET 0x22cu
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_WRITE_MASK 0x0000000ful
/* Register member: apb_slave::UMCTL2_REGS.ODTCFG                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ODTCFG                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ODTCFG            */
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_OFFSET 0x240u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_BYTE_OFFSET 0x240u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RESET_VALUE 0x04000400ul
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WRITE_MASK 0x0f1f0f7cul
/* Register member: apb_slave::UMCTL2_REGS.ODTMAP                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::ODTMAP                */
/* Register template referenced: apb_slave::UMCTL2_REGS::ODTMAP            */
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_OFFSET 0x244u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_BYTE_OFFSET 0x244u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RESET_VALUE 0x00000011ul
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_WRITE_MASK 0x00000011ul
/* Register member: apb_slave::UMCTL2_REGS.SCHED                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::SCHED                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::SCHED             */
#define APB_SLAVE_UMCTL2_REGS_SCHED_OFFSET 0x250u
#define APB_SLAVE_UMCTL2_REGS_SCHED_BYTE_OFFSET 0x250u
#define APB_SLAVE_UMCTL2_REGS_SCHED_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RESET_VALUE 0x00001005ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SCHED_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SCHED_WRITE_MASK 0x7fff1f87ul
/* Register member: apb_slave::UMCTL2_REGS.SCHED1                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::SCHED1                */
/* Register template referenced: apb_slave::UMCTL2_REGS::SCHED1            */
#define APB_SLAVE_UMCTL2_REGS_SCHED1_OFFSET 0x254u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_BYTE_OFFSET 0x254u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_SCHED1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SCHED1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SCHED1_WRITE_MASK 0x000000fful
/* Register member: apb_slave::UMCTL2_REGS.PERFHPR1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::PERFHPR1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::PERFHPR1          */
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_OFFSET 0x25cu
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_BYTE_OFFSET 0x25cu
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_RESET_VALUE 0x0f000001ul
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_WRITE_MASK 0xff00fffful
/* Register member: apb_slave::UMCTL2_REGS.PERFLPR1                        */
/* Register type referenced: apb_slave::UMCTL2_REGS::PERFLPR1              */
/* Register template referenced: apb_slave::UMCTL2_REGS::PERFLPR1          */
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_OFFSET 0x264u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_BYTE_OFFSET 0x264u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_RESET_VALUE 0x0f00007ful
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_WRITE_MASK 0xff00fffful
/* Register member: apb_slave::UMCTL2_REGS.PERFWR1                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::PERFWR1               */
/* Register template referenced: apb_slave::UMCTL2_REGS::PERFWR1           */
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_OFFSET 0x26cu
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_BYTE_OFFSET 0x26cu
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_RESET_VALUE 0x0f00007ful
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_WRITE_MASK 0xff00fffful
/* Register member: apb_slave::UMCTL2_REGS.DBG0                            */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBG0                  */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBG0              */
#define APB_SLAVE_UMCTL2_REGS_DBG0_OFFSET 0x300u
#define APB_SLAVE_UMCTL2_REGS_DBG0_BYTE_OFFSET 0x300u
#define APB_SLAVE_UMCTL2_REGS_DBG0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DBG0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBG0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBG0_WRITE_MASK 0x00000011ul
/* Register member: apb_slave::UMCTL2_REGS.DBG1                            */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBG1                  */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBG1              */
#define APB_SLAVE_UMCTL2_REGS_DBG1_OFFSET 0x304u
#define APB_SLAVE_UMCTL2_REGS_DBG1_BYTE_OFFSET 0x304u
#define APB_SLAVE_UMCTL2_REGS_DBG1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DBG1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBG1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBG1_WRITE_MASK 0x00000003ul
/* Register member: apb_slave::UMCTL2_REGS.DBGCAM                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBGCAM                */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBGCAM            */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_OFFSET 0x308u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_BYTE_OFFSET 0x308u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.DBGCMD                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBGCMD                */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBGCMD            */
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_OFFSET 0x30cu
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_BYTE_OFFSET 0x30cu
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_WRITE_MASK 0x00000031ul
/* Register member: apb_slave::UMCTL2_REGS.DBGSTAT                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBGSTAT               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBGSTAT           */
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_OFFSET 0x310u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_BYTE_OFFSET 0x310u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.DBGCAM1                         */
/* Register type referenced: apb_slave::UMCTL2_REGS::DBGCAM1               */
/* Register template referenced: apb_slave::UMCTL2_REGS::DBGCAM1           */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_OFFSET 0x318u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_BYTE_OFFSET 0x318u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.SWCTL                           */
/* Register type referenced: apb_slave::UMCTL2_REGS::SWCTL                 */
/* Register template referenced: apb_slave::UMCTL2_REGS::SWCTL             */
#define APB_SLAVE_UMCTL2_REGS_SWCTL_OFFSET 0x320u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_BYTE_OFFSET 0x320u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_RESET_VALUE 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_SWCTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SWCTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SWCTL_WRITE_MASK 0x00000001ul
/* Register member: apb_slave::UMCTL2_REGS.SWSTAT                          */
/* Register type referenced: apb_slave::UMCTL2_REGS::SWSTAT                */
/* Register template referenced: apb_slave::UMCTL2_REGS::SWSTAT            */
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_OFFSET 0x324u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_BYTE_OFFSET 0x324u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_RESET_VALUE 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.POISONCFG                       */
/* Register type referenced: apb_slave::UMCTL2_REGS::POISONCFG             */
/* Register template referenced: apb_slave::UMCTL2_REGS::POISONCFG         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_OFFSET 0x36cu
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_BYTE_OFFSET 0x36cu
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RESET_VALUE 0x00110011ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WRITE_MASK 0x01110111ul
/* Register member: apb_slave::UMCTL2_REGS.POISONSTAT                      */
/* Register type referenced: apb_slave::UMCTL2_REGS::POISONSTAT            */
/* Register template referenced: apb_slave::UMCTL2_REGS::POISONSTAT        */
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_OFFSET 0x370u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_BYTE_OFFSET 0x370u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_REGS.ADVECCINDEX                     */
/* Register type referenced: apb_slave::UMCTL2_REGS::ADVECCINDEX           */
/* Register template referenced: apb_slave::UMCTL2_REGS::ADVECCINDEX       */
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_OFFSET 0x374u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_BYTE_OFFSET 0x374u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_WRITE_MASK 0x000001fful
/* Register member: apb_slave::UMCTL2_REGS.ECCPOISONPAT0                   */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCPOISONPAT0         */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCPOISONPAT0     */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_OFFSET 0x37cu
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_BYTE_OFFSET 0x37cu
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_REGS.ECCPOISONPAT2                   */
/* Register type referenced: apb_slave::UMCTL2_REGS::ECCPOISONPAT2         */
/* Register template referenced: apb_slave::UMCTL2_REGS::ECCPOISONPAT2     */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_OFFSET 0x384u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_BYTE_OFFSET 0x384u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_WRITE_MASK 0x000000fful
/* Register member: apb_slave::UMCTL2_REGS.DERATESTAT                      */
/* Register type referenced: apb_slave::UMCTL2_REGS::DERATESTAT            */
/* Register template referenced: apb_slave::UMCTL2_REGS::DERATESTAT        */
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_OFFSET 0x3f0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_BYTE_OFFSET 0x3f0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_WRITE_MASK 0x00000000ul

/* Register type: apb_slave::UMCTL2_REGS::MSTR                             */
/* Register template: apb_slave::UMCTL2_REGS::MSTR                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 27                           */
/* Field member: apb_slave::UMCTL2_REGS::MSTR.burst_rdwr                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 102                          */
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_RESET 0x4u
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_MSTR_BURST_RDWR_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::MSTR.data_bus_width               */
/* Source filename: DWC_ddr_umctl2.csr, line: 83                           */
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_FIELD_MASK 0x00003000ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_GET(x) \
   (((x) & 0x00003000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_SET(x) \
   (((x) << 12) & 0x00003000ul)
#define APB_SLAVE_UMCTL2_REGS_MSTR_DATA_BUS_WIDTH_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000ul) | ((r) & 0xffffcffful))
/* Field member: apb_slave::UMCTL2_REGS::MSTR.en_2t_timing_mode            */
/* Source filename: DWC_ddr_umctl2.csr, line: 64                           */
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_MSB 10u
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_LSB 10u
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_FIELD_MASK 0x00000400ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define APB_SLAVE_UMCTL2_REGS_MSTR_EN_2T_TIMING_MODE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: apb_slave::UMCTL2_REGS::MSTR.lpddr4                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 52                           */
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_FIELD_MASK 0x00000020ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_GET(x) (((x) & 0x00000020ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_SET(x) (((x) << 5) & 0x00000020ul)
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR4_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: apb_slave::UMCTL2_REGS::MSTR.lpddr3                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 41                           */
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_LSB 3u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_FIELD_MASK 0x00000008ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_GET(x) (((x) & 0x00000008ul) >> 3)
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_SET(x) (((x) << 3) & 0x00000008ul)
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: apb_slave::UMCTL2_REGS::MSTR.lpddr2                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 30                           */
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_GET(x) (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_SET(x) (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_MSTR_LPDDR2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))

/* Register type: apb_slave::UMCTL2_REGS::STAT                             */
/* Register template: apb_slave::UMCTL2_REGS::STAT                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 130                          */
/* Field member: apb_slave::UMCTL2_REGS::STAT.selfref_cam_not_empty        */
/* Source filename: DWC_ddr_umctl2.csr, line: 203                          */
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_FIELD_MASK 0x00001000ul
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_CAM_NOT_EMPTY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: apb_slave::UMCTL2_REGS::STAT.selfref_state                */
/* Source filename: DWC_ddr_umctl2.csr, line: 188                          */
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_FIELD_MASK 0x00000300ul
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_GET(x) \
   (((x) & 0x00000300ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_SET(x) \
   (((x) << 8) & 0x00000300ul)
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_STATE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300ul) | ((r) & 0xfffffcfful))
/* Field member: apb_slave::UMCTL2_REGS::STAT.selfref_type                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 161                          */
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_FIELD_MASK 0x00000030ul
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_GET(x) \
   (((x) & 0x00000030ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_SET(x) \
   (((x) << 4) & 0x00000030ul)
#define APB_SLAVE_UMCTL2_REGS_STAT_SELFREF_TYPE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030ul) | ((r) & 0xffffffcful))
/* Field member: apb_slave::UMCTL2_REGS::STAT.operating_mode               */
/* Source filename: DWC_ddr_umctl2.csr, line: 134                          */
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_FIELD_MASK 0x00000007ul
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_GET(x) ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_SET(x) ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_STAT_OPERATING_MODE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: apb_slave::UMCTL2_REGS::MRCTRL0                          */
/* Register template: apb_slave::UMCTL2_REGS::MRCTRL0                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 214                          */
/* Field member: apb_slave::UMCTL2_REGS::MRCTRL0.mr_wr                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 303                          */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_WR_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::MRCTRL0.mr_addr                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 274                          */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_FIELD_MASK 0x0000f000ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_GET(x) \
   (((x) & 0x0000f000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_SET(x) \
   (((x) << 12) & 0x0000f000ul)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_ADDR_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: apb_slave::UMCTL2_REGS::MRCTRL0.mr_rank                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 256                          */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_RANK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::MRCTRL0.sw_init_int               */
/* Source filename: DWC_ddr_umctl2.csr, line: 234                          */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_LSB 3u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_FIELD_MASK 0x00000008ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_SW_INIT_INT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: apb_slave::UMCTL2_REGS::MRCTRL0.mr_type                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 223                          */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL0_MR_TYPE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::MRCTRL1                          */
/* Register template: apb_slave::UMCTL2_REGS::MRCTRL1                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 320                          */
/* Field member: apb_slave::UMCTL2_REGS::MRCTRL1.mr_data                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 323                          */
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_WIDTH 17u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_RESET 0x00000ul
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_FIELD_MASK 0x0001fffful
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_GET(x) ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_SET(x) ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_MRCTRL1_MR_DATA_MODIFY(r, x) \
   (((x) & 0x0001fffful) | ((r) & 0xfffe0000ul))

/* Register type: apb_slave::UMCTL2_REGS::MRSTAT                           */
/* Register template: apb_slave::UMCTL2_REGS::MRSTAT                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 338                          */
/* Field member: apb_slave::UMCTL2_REGS::MRSTAT.mr_wr_busy                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 342                          */
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_MRSTAT_MR_WR_BUSY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DERATEEN                         */
/* Register template: apb_slave::UMCTL2_REGS::DERATEEN                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 360                          */
/* Field member: apb_slave::UMCTL2_REGS::DERATEEN.derate_mr4_tuf_dis       */
/* Source filename: DWC_ddr_umctl2.csr, line: 431                          */
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_FIELD_MASK 0x00001000ul
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_MR4_TUF_DIS_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: apb_slave::UMCTL2_REGS::DERATEEN.rc_derate_value          */
/* Source filename: DWC_ddr_umctl2.csr, line: 413                          */
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_MSB 10u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_FIELD_MASK 0x00000700ul
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_GET(x) \
   (((x) & 0x00000700ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_SET(x) \
   (((x) << 8) & 0x00000700ul)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_RC_DERATE_VALUE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700ul) | ((r) & 0xfffff8fful))
/* Field member: apb_slave::UMCTL2_REGS::DERATEEN.derate_byte              */
/* Source filename: DWC_ddr_umctl2.csr, line: 398                          */
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_FIELD_MASK 0x000000f0ul
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_GET(x) \
   (((x) & 0x000000f0ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_SET(x) \
   (((x) << 4) & 0x000000f0ul)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_BYTE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: apb_slave::UMCTL2_REGS::DERATEEN.derate_value             */
/* Source filename: DWC_ddr_umctl2.csr, line: 379                          */
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_FIELD_MASK 0x00000006ul
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_GET(x) \
   (((x) & 0x00000006ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_SET(x) \
   (((x) << 1) & 0x00000006ul)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_VALUE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006ul) | ((r) & 0xfffffff9ul))
/* Field member: apb_slave::UMCTL2_REGS::DERATEEN.derate_enable            */
/* Source filename: DWC_ddr_umctl2.csr, line: 363                          */
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DERATEEN_DERATE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DERATEINT                        */
/* Register template: apb_slave::UMCTL2_REGS::DERATEINT                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 448                          */
/* Field member: apb_slave::UMCTL2_REGS::DERATEINT.mr4_read_interval       */
/* Source filename: DWC_ddr_umctl2.csr, line: 451                          */
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_RESET 0x00800000ul
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_DERATEINT_MR4_READ_INTERVAL_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::DERATECTL                        */
/* Register template: apb_slave::UMCTL2_REGS::DERATECTL                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 465                          */
/* Field member: apb_slave::UMCTL2_REGS::DERATECTL.derate_temp_limit_intr_force */
/* Source filename: DWC_ddr_umctl2.csr, line: 492                          */
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_FORCE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::DERATECTL.derate_temp_limit_intr_clr */
/* Source filename: DWC_ddr_umctl2.csr, line: 480                          */
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_CLR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::DERATECTL.derate_temp_limit_intr_en */
/* Source filename: DWC_ddr_umctl2.csr, line: 468                          */
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DERATECTL_DERATE_TEMP_LIMIT_INTR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::PWRCTL                           */
/* Register template: apb_slave::UMCTL2_REGS::PWRCTL                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 507                          */
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.lpddr4_sr_allowed          */
/* Source filename: DWC_ddr_umctl2.csr, line: 625                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_MSB 8u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_FIELD_MASK 0x00000100ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_LPDDR4_SR_ALLOWED_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.dis_cam_drain_selfref      */
/* Source filename: DWC_ddr_umctl2.csr, line: 608                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_LSB 7u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_FIELD_MASK 0x00000080ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DIS_CAM_DRAIN_SELFREF_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.stay_in_selfref            */
/* Source filename: DWC_ddr_umctl2.csr, line: 593                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_MSB 6u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_LSB 6u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_FIELD_MASK 0x00000040ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_STAY_IN_SELFREF_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.selfref_sw                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 579                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_FIELD_MASK 0x00000020ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_SW_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.en_dfi_dram_clk_disable    */
/* Source filename: DWC_ddr_umctl2.csr, line: 550                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_LSB 3u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_FIELD_MASK 0x00000008ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.deeppowerdown_en           */
/* Source filename: DWC_ddr_umctl2.csr, line: 534                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_DEEPPOWERDOWN_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.powerdown_en               */
/* Source filename: DWC_ddr_umctl2.csr, line: 522                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_POWERDOWN_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::PWRCTL.selfref_en                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 510                          */
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_PWRCTL_SELFREF_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::PWRTMG                           */
/* Register template: apb_slave::UMCTL2_REGS::PWRTMG                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 640                          */
/* Field member: apb_slave::UMCTL2_REGS::PWRTMG.selfref_to_x32             */
/* Source filename: DWC_ddr_umctl2.csr, line: 680                          */
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_RESET 0x40u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_FIELD_MASK 0x00ff0000ul
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_SELFREF_TO_X32_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: apb_slave::UMCTL2_REGS::PWRTMG.t_dpd_x4096                */
/* Source filename: DWC_ddr_umctl2.csr, line: 660                          */
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_RESET 0x20u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_FIELD_MASK 0x0000ff00ul
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_GET(x) \
   (((x) & 0x0000ff00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_SET(x) \
   (((x) << 8) & 0x0000ff00ul)
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_T_DPD_X4096_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: apb_slave::UMCTL2_REGS::PWRTMG.powerdown_to_x32           */
/* Source filename: DWC_ddr_umctl2.csr, line: 643                          */
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_RESET 0x10u
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_FIELD_MASK 0x0000001ful
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_GET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_SET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_PWRTMG_POWERDOWN_TO_X32_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: apb_slave::UMCTL2_REGS::HWLPCTL                          */
/* Register template: apb_slave::UMCTL2_REGS::HWLPCTL                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 699                          */
/* Field member: apb_slave::UMCTL2_REGS::HWLPCTL.hw_lp_idle_x32            */
/* Source filename: DWC_ddr_umctl2.csr, line: 724                          */
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_RESET 0x000u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_FIELD_MASK 0x0fff0000ul
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_GET(x) \
   (((x) & 0x0fff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_SET(x) \
   (((x) << 16) & 0x0fff0000ul)
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_IDLE_X32_MODIFY(r, x) \
   ((((x) << 16) & 0x0fff0000ul) | ((r) & 0xf000fffful))
/* Field member: apb_slave::UMCTL2_REGS::HWLPCTL.hw_lp_exit_idle_en        */
/* Source filename: DWC_ddr_umctl2.csr, line: 711                          */
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EXIT_IDLE_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::HWLPCTL.hw_lp_en                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 702                          */
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_HWLPCTL_HW_LP_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::RFSHCTL0                         */
/* Register template: apb_slave::UMCTL2_REGS::RFSHCTL0                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 744                          */
/* Field member: apb_slave::UMCTL2_REGS::RFSHCTL0.refresh_margin           */
/* Source filename: DWC_ddr_umctl2.csr, line: 824                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_LSB 20u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_RESET 0x2u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_FIELD_MASK 0x00f00000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_GET(x) \
   (((x) & 0x00f00000ul) >> 20)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_SET(x) \
   (((x) << 20) & 0x00f00000ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_MARGIN_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000ul) | ((r) & 0xff0ffffful))
/* Field member: apb_slave::UMCTL2_REGS::RFSHCTL0.refresh_to_x1_x32        */
/* Source filename: DWC_ddr_umctl2.csr, line: 800                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_RESET 0x10u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_FIELD_MASK 0x0001f000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_GET(x) \
   (((x) & 0x0001f000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_SET(x) \
   (((x) << 12) & 0x0001f000ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_TO_X1_X32_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000ul) | ((r) & 0xfffe0ffful))
/* Field member: apb_slave::UMCTL2_REGS::RFSHCTL0.refresh_burst            */
/* Source filename: DWC_ddr_umctl2.csr, line: 762                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_FIELD_MASK 0x000003f0ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_GET(x) \
   (((x) & 0x000003f0ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_SET(x) \
   (((x) << 4) & 0x000003f0ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_REFRESH_BURST_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0ul) | ((r) & 0xfffffc0ful))
/* Field member: apb_slave::UMCTL2_REGS::RFSHCTL0.per_bank_refresh         */
/* Source filename: DWC_ddr_umctl2.csr, line: 747                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL0_PER_BANK_REFRESH_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))

/* Register type: apb_slave::UMCTL2_REGS::RFSHCTL3                         */
/* Register template: apb_slave::UMCTL2_REGS::RFSHCTL3                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 848                          */
/* Field member: apb_slave::UMCTL2_REGS::RFSHCTL3.refresh_update_level     */
/* Source filename: DWC_ddr_umctl2.csr, line: 871                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_REFRESH_UPDATE_LEVEL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::RFSHCTL3.dis_auto_refresh         */
/* Source filename: DWC_ddr_umctl2.csr, line: 851                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHCTL3_DIS_AUTO_REFRESH_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::RFSHTMG                          */
/* Register template: apb_slave::UMCTL2_REGS::RFSHTMG                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 885                          */
/* Field member: apb_slave::UMCTL2_REGS::RFSHTMG.t_rfc_nom_x1_sel          */
/* Source filename: DWC_ddr_umctl2.csr, line: 980                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_SEL_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::RFSHTMG.t_rfc_nom_x1_x32          */
/* Source filename: DWC_ddr_umctl2.csr, line: 930                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_RESET 0x062u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_FIELD_MASK 0x0fff0000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_GET(x) \
   (((x) & 0x0fff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_SET(x) \
   (((x) << 16) & 0x0fff0000ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_NOM_X1_X32_MODIFY(r, x) \
   ((((x) << 16) & 0x0fff0000ul) | ((r) & 0xf000fffful))
/* Field member: apb_slave::UMCTL2_REGS::RFSHTMG.lpddr3_trefbw_en          */
/* Source filename: DWC_ddr_umctl2.csr, line: 916                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_LSB 15u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_FIELD_MASK 0x00008000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_LPDDR3_TREFBW_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: apb_slave::UMCTL2_REGS::RFSHTMG.t_rfc_min                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 888                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_RESET 0x08cu
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_GET(x) ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_SET(x) ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG_T_RFC_MIN_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_REGS::RFSHTMG1                         */
/* Register template: apb_slave::UMCTL2_REGS::RFSHTMG1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 996                          */
/* Field member: apb_slave::UMCTL2_REGS::RFSHTMG1.t_pbr2pbr                */
/* Source filename: DWC_ddr_umctl2.csr, line: 999                          */
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_RESET 0x8cu
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_FIELD_MASK 0x00ff0000ul
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_RFSHTMG1_T_PBR2PBR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))

/* Register type: apb_slave::UMCTL2_REGS::ECCCFG0                          */
/* Register template: apb_slave::UMCTL2_REGS::ECCCFG0                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1026                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG0.ecc_region_map_granu      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1111                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_LSB 30u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_FIELD_MASK 0xc0000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_GET(x) \
   (((x) & 0xc0000000ul) >> 30)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_SET(x) \
   (((x) << 30) & 0xc0000000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GRANU_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000ul) | ((r) & 0x3ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG0.blk_channel_idle_time_x32 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1089                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_MSB 21u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_RESET 0x3fu
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_FIELD_MASK 0x003f0000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG0.ecc_region_map            */
/* Source filename: DWC_ddr_umctl2.csr, line: 1054                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_MSB 14u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_RESET 0x7fu
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_FIELD_MASK 0x00007f00ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_GET(x) \
   (((x) & 0x00007f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_SET(x) \
   (((x) << 8) & 0x00007f00ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_REGION_MAP_MODIFY(r, x) \
   ((((x) << 8) & 0x00007f00ul) | ((r) & 0xffff80fful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG0.dis_scrub                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1041                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_DIS_SCRUB_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG0.ecc_mode                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1029                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_FIELD_MASK 0x00000007ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_GET(x) ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_SET(x) ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG0_ECC_MODE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCCFG1                          */
/* Register template: apb_slave::UMCTL2_REGS::ECCCFG1                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1128                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG1.active_blk_channel        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1199                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_RESET 0x7u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ACTIVE_BLK_CHANNEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG1.blk_channel_active_term   */
/* Source filename: DWC_ddr_umctl2.csr, line: 1181                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_LSB 7u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_FIELD_MASK 0x00000080ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG1.ecc_region_waste_lock     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1168                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_FIELD_MASK 0x00000020ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_WASTE_LOCK_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG1.ecc_region_parity_lock    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1154                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_ECC_REGION_PARITY_LOCK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG1.data_poison_bit           */
/* Source filename: DWC_ddr_umctl2.csr, line: 1143                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_BIT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::ECCCFG1.data_poison_en            */
/* Source filename: DWC_ddr_umctl2.csr, line: 1131                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCFG1_DATA_POISON_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::ECCSTAT                          */
/* Register template: apb_slave::UMCTL2_REGS::ECCSTAT                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1215                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCSTAT.ecc_uncorrected_err       */
/* Source filename: DWC_ddr_umctl2.csr, line: 1248                         */
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_UNCORRECTED_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCSTAT.ecc_corrected_err         */
/* Source filename: DWC_ddr_umctl2.csr, line: 1233                         */
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_MSB 8u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_FIELD_MASK 0x00000100ul
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: apb_slave::UMCTL2_REGS::ECCSTAT.ecc_corrected_bit_num     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1220                         */
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_MSB 6u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_FIELD_MASK 0x0000007ful
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_GET(x) \
   ((x) & 0x0000007ful)
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_SET(x) \
   ((x) & 0x0000007ful)
#define APB_SLAVE_UMCTL2_REGS_ECCSTAT_ECC_CORRECTED_BIT_NUM_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCCTL                           */
/* Register template: apb_slave::UMCTL2_REGS::ECCCTL                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 1264                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_uncorrected_err_intr_force */
/* Source filename: DWC_ddr_umctl2.csr, line: 1372                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_MSB 17u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_LSB 17u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_FIELD_MASK 0x00020000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_corrected_err_intr_force */
/* Source filename: DWC_ddr_umctl2.csr, line: 1357                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_uncorrected_err_intr_en */
/* Source filename: DWC_ddr_umctl2.csr, line: 1346                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_LSB 9u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_FIELD_MASK 0x00000200ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_corrected_err_intr_en  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1335                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_MSB 8u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_FIELD_MASK 0x00000100ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_uncorr_err_cnt_clr     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1322                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_LSB 3u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_FIELD_MASK 0x00000008ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_corr_err_cnt_clr       */
/* Source filename: DWC_ddr_umctl2.csr, line: 1309                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORR_ERR_CNT_CLR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_uncorrected_err_clr    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1291                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_UNCORRECTED_ERR_CLR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::ECCCTL.ecc_corrected_err_clr      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1267                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCTL_ECC_CORRECTED_ERR_CLR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::ECCERRCNT                        */
/* Register template: apb_slave::UMCTL2_REGS::ECCERRCNT                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1388                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCERRCNT.ecc_uncorr_err_cnt      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1404                         */
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_FIELD_MASK 0xffff0000ul
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_UNCORR_ERR_CNT_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCERRCNT.ecc_corr_err_cnt        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1392                         */
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_GET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_SET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCERRCNT_ECC_CORR_ERR_CNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCCADDR0                        */
/* Register template: apb_slave::UMCTL2_REGS::ECCCADDR0                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1417                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCADDR0.ecc_corr_row            */
/* Source filename: DWC_ddr_umctl2.csr, line: 1421                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_WIDTH 17u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_RESET 0x00000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_FIELD_MASK 0x0001fffful
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_GET(x) \
   ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_SET(x) \
   ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR0_ECC_CORR_ROW_MODIFY(r, x) \
   (((x) & 0x0001fffful) | ((r) & 0xfffe0000ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCCADDR1                        */
/* Register template: apb_slave::UMCTL2_REGS::ECCCADDR1                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1432                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCADDR1.ecc_corr_bank           */
/* Source filename: DWC_ddr_umctl2.csr, line: 1445                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_MSB 18u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_FIELD_MASK 0x00070000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_GET(x) \
   (((x) & 0x00070000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_SET(x) \
   (((x) << 16) & 0x00070000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_BANK_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000ul) | ((r) & 0xfff8fffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCCADDR1.ecc_corr_col            */
/* Source filename: DWC_ddr_umctl2.csr, line: 1436                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_RESET 0x000u
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_FIELD_MASK 0x00000ffful
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_GET(x) \
   ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_SET(x) \
   ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCADDR1_ECC_CORR_COL_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCCSYN0                         */
/* Register template: apb_slave::UMCTL2_REGS::ECCCSYN0                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1454                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCSYN0.ecc_corr_syndromes_31_0  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1458                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCCSYN1                         */
/* Register template: apb_slave::UMCTL2_REGS::ECCCSYN1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1468                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCSYN1.ecc_corr_syndromes_63_32 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1472                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN1_ECC_CORR_SYNDROMES_63_32_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCCSYN2                         */
/* Register template: apb_slave::UMCTL2_REGS::ECCCSYN2                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1482                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCCSYN2.ecc_corr_syndromes_71_64 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1486                         */
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_FIELD_MASK 0x000000fful
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_GET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_SET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCBITMASK0                      */
/* Register template: apb_slave::UMCTL2_REGS::ECCBITMASK0                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1499                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCBITMASK0.ecc_corr_bit_mask_31_0 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1503                         */
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCBITMASK1                      */
/* Register template: apb_slave::UMCTL2_REGS::ECCBITMASK1                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1521                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCBITMASK1.ecc_corr_bit_mask_63_32 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1525                         */
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCBITMASK2                      */
/* Register template: apb_slave::UMCTL2_REGS::ECCBITMASK2                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1543                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCBITMASK2.ecc_corr_bit_mask_71_64 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1547                         */
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_FIELD_MASK 0x000000fful
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_GET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_SET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCUADDR0                        */
/* Register template: apb_slave::UMCTL2_REGS::ECCUADDR0                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1567                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCUADDR0.ecc_uncorr_row          */
/* Source filename: DWC_ddr_umctl2.csr, line: 1571                         */
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_WIDTH 17u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_RESET 0x00000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_FIELD_MASK 0x0001fffful
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_GET(x) \
   ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_SET(x) \
   ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR0_ECC_UNCORR_ROW_MODIFY(r, x) \
   (((x) & 0x0001fffful) | ((r) & 0xfffe0000ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCUADDR1                        */
/* Register template: apb_slave::UMCTL2_REGS::ECCUADDR1                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1582                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCUADDR1.ecc_uncorr_bank         */
/* Source filename: DWC_ddr_umctl2.csr, line: 1595                         */
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_MSB 18u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_FIELD_MASK 0x00070000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_GET(x) \
   (((x) & 0x00070000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_SET(x) \
   (((x) << 16) & 0x00070000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_BANK_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000ul) | ((r) & 0xfff8fffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCUADDR1.ecc_uncorr_col          */
/* Source filename: DWC_ddr_umctl2.csr, line: 1586                         */
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_RESET 0x000u
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_FIELD_MASK 0x00000ffful
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_GET(x) \
   ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_SET(x) \
   ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUADDR1_ECC_UNCORR_COL_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCUSYN0                         */
/* Register template: apb_slave::UMCTL2_REGS::ECCUSYN0                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1605                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCUSYN0.ecc_uncorr_syndromes_31_0 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1609                         */
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCUSYN1                         */
/* Register template: apb_slave::UMCTL2_REGS::ECCUSYN1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1620                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCUSYN1.ecc_uncorr_syndromes_63_32 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1624                         */
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCUSYN2                         */
/* Register template: apb_slave::UMCTL2_REGS::ECCUSYN2                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1635                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCUSYN2.ecc_uncorr_syndromes_71_64 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1639                         */
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_FIELD_MASK 0x000000fful
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_GET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_SET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCPOISONADDR0                   */
/* Register template: apb_slave::UMCTL2_REGS::ECCPOISONADDR0               */
/* Source filename: DWC_ddr_umctl2.csr, line: 1652                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCPOISONADDR0.ecc_poison_col     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1658                         */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_RESET 0x000u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_FIELD_MASK 0x00000ffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_GET(x) \
   ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_SET(x) \
   ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR0_ECC_POISON_COL_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCPOISONADDR1                   */
/* Register template: apb_slave::UMCTL2_REGS::ECCPOISONADDR1               */
/* Source filename: DWC_ddr_umctl2.csr, line: 1674                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCPOISONADDR1.ecc_poison_bank    */
/* Source filename: DWC_ddr_umctl2.csr, line: 1690                         */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_MSB 26u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_FIELD_MASK 0x07000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_GET(x) \
   (((x) & 0x07000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_SET(x) \
   (((x) << 24) & 0x07000000ul)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_BANK_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000ul) | ((r) & 0xf8fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ECCPOISONADDR1.ecc_poison_row     */
/* Source filename: DWC_ddr_umctl2.csr, line: 1680                         */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_WIDTH 17u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_RESET 0x00000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_FIELD_MASK 0x0001fffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_GET(x) \
   ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_SET(x) \
   ((x) & 0x0001fffful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONADDR1_ECC_POISON_ROW_MODIFY(r, x) \
   (((x) & 0x0001fffful) | ((r) & 0xfffe0000ul))

/* Register type: apb_slave::UMCTL2_REGS::CRCPARCTL0                       */
/* Register template: apb_slave::UMCTL2_REGS::CRCPARCTL0                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 1699                         */
/* Field member: apb_slave::UMCTL2_REGS::CRCPARCTL0.dfi_alert_err_cnt_clr  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1729                         */
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::CRCPARCTL0.dfi_alert_err_int_clr  */
/* Source filename: DWC_ddr_umctl2.csr, line: 1716                         */
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::CRCPARCTL0.dfi_alert_err_int_en   */
/* Source filename: DWC_ddr_umctl2.csr, line: 1705                         */
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::CRCPARSTAT                       */
/* Register template: apb_slave::UMCTL2_REGS::CRCPARSTAT                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 1743                         */
/* Field member: apb_slave::UMCTL2_REGS::CRCPARSTAT.dfi_alert_err_int      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1760                         */
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_INT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_REGS::CRCPARSTAT.dfi_alert_err_cnt      */
/* Source filename: DWC_ddr_umctl2.csr, line: 1747                         */
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_SET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_CRCPARSTAT_DFI_ALERT_ERR_CNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT0                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT0                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1774                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT0.skip_dram_init              */
/* Source filename: DWC_ddr_umctl2.csr, line: 1821                         */
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_LSB 30u
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_FIELD_MASK 0xc0000000ul
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_GET(x) \
   (((x) & 0xc0000000ul) >> 30)
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_SET(x) \
   (((x) << 30) & 0xc0000000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT0_SKIP_DRAM_INIT_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000ul) | ((r) & 0x3ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT0.post_cke_x1024              */
/* Source filename: DWC_ddr_umctl2.csr, line: 1799                         */
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_MSB 25u
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_RESET 0x002u
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_FIELD_MASK 0x03ff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_GET(x) \
   (((x) & 0x03ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_SET(x) \
   (((x) << 16) & 0x03ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT0_POST_CKE_X1024_MODIFY(r, x) \
   ((((x) << 16) & 0x03ff0000ul) | ((r) & 0xfc00fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT0.pre_cke_x1024               */
/* Source filename: DWC_ddr_umctl2.csr, line: 1777                         */
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_RESET 0x04eu
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_FIELD_MASK 0x00000ffful
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_GET(x) ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_SET(x) ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_INIT0_PRE_CKE_X1024_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT1                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT1                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1838                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT1.dram_rstn_x1024             */
/* Source filename: DWC_ddr_umctl2.csr, line: 1856                         */
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_MSB 24u
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_WIDTH 9u
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_RESET 0x000u
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_FIELD_MASK 0x01ff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_GET(x) \
   (((x) & 0x01ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_SET(x) \
   (((x) << 16) & 0x01ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT1_DRAM_RSTN_X1024_MODIFY(r, x) \
   ((((x) << 16) & 0x01ff0000ul) | ((r) & 0xfe00fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT1.pre_ocd_x32                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 1841                         */
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_GET(x) ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_SET(x) ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_INIT1_PRE_OCD_X32_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT2                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT2                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1876                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT2.idle_after_reset_x32        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1893                         */
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_RESET 0x0du
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_FIELD_MASK 0x0000ff00ul
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_GET(x) \
   (((x) & 0x0000ff00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_SET(x) \
   (((x) << 8) & 0x0000ff00ul)
#define APB_SLAVE_UMCTL2_REGS_INIT2_IDLE_AFTER_RESET_X32_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: apb_slave::UMCTL2_REGS::INIT2.min_stable_clock_x1         */
/* Source filename: DWC_ddr_umctl2.csr, line: 1879                         */
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_RESET 0x5u
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_INIT2_MIN_STABLE_CLOCK_X1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT3                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT3                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1910                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT3.mr                          */
/* Source filename: DWC_ddr_umctl2.csr, line: 1926                         */
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_FIELD_MASK 0xffff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_GET(x) (((x) & 0xffff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_SET(x) (((x) << 16) & 0xffff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT3_MR_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT3.emr                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 1913                         */
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_RESET 0x0510u
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_GET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_SET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT3_EMR_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT4                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT4                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1940                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT4.emr2                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1954                         */
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_FIELD_MASK 0xffff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_GET(x) (((x) & 0xffff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR2_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT4.emr3                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1943                         */
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_GET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_SET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT4_EMR3_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT5                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT5                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 1966                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT5.dev_zqinit_x32              */
/* Source filename: DWC_ddr_umctl2.csr, line: 1984                         */
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_RESET 0x10u
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_FIELD_MASK 0x00ff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT5_DEV_ZQINIT_X32_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT5.max_auto_init_x1024         */
/* Source filename: DWC_ddr_umctl2.csr, line: 1969                         */
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_RESET 0x004u
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_INIT5_MAX_AUTO_INIT_X1024_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT6                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT6                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 2004                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT6.mr4                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 2016                         */
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_FIELD_MASK 0xffff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_GET(x) (((x) & 0xffff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_SET(x) (((x) << 16) & 0xffff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR4_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT6.mr5                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 2007                         */
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_GET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_SET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT6_MR5_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::INIT7                            */
/* Register template: apb_slave::UMCTL2_REGS::INIT7                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 2026                         */
/* Field member: apb_slave::UMCTL2_REGS::INIT7.mr22                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 2038                         */
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_FIELD_MASK 0xffff0000ul
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_GET(x) (((x) & 0xffff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR22_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: apb_slave::UMCTL2_REGS::INIT7.mr6                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 2029                         */
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_RESET 0x0000u
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_GET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_SET(x) ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_INIT7_MR6_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::DIMMCTL                          */
/* Register template: apb_slave::UMCTL2_REGS::DIMMCTL                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 2048                         */
/* Field member: apb_slave::UMCTL2_REGS::DIMMCTL.dimm_addr_mirr_en         */
/* Source filename: DWC_ddr_umctl2.csr, line: 2070                         */
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_ADDR_MIRR_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::DIMMCTL.dimm_stagger_cs_en        */
/* Source filename: DWC_ddr_umctl2.csr, line: 2051                         */
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DIMMCTL_DIMM_STAGGER_CS_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG0                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG0                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2106                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG0.wr2pre                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 2161                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_MSB 30u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_RESET 0x0fu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_FIELD_MASK 0x7f000000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_GET(x) \
   (((x) & 0x7f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_SET(x) \
   (((x) << 24) & 0x7f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_WR2PRE_MODIFY(r, x) \
   ((((x) << 24) & 0x7f000000ul) | ((r) & 0x80fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG0.t_faw                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2144                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_MSB 21u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_RESET 0x10u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_FIELD_MASK 0x003f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_FAW_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG0.t_ras_max                */
/* Source filename: DWC_ddr_umctl2.csr, line: 2124                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_MSB 14u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_RESET 0x1bu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_FIELD_MASK 0x00007f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_GET(x) \
   (((x) & 0x00007f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_SET(x) \
   (((x) << 8) & 0x00007f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MAX_MODIFY(r, x) \
   ((((x) << 8) & 0x00007f00ul) | ((r) & 0xffff80fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG0.t_ras_min                */
/* Source filename: DWC_ddr_umctl2.csr, line: 2109                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_RESET 0x0fu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_GET(x) ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_SET(x) ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG0_T_RAS_MIN_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG1                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2195                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG1.t_xp                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2239                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_MSB 20u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_RESET 0x08u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_FIELD_MASK 0x001f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_XP_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG1.rd2pre                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 2210                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_RESET 0x04u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_FIELD_MASK 0x00003f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_RD2PRE_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG1.t_rc                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2198                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_MSB 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_RESET 0x14u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_FIELD_MASK 0x0000007ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_GET(x) ((x) & 0x0000007ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_SET(x) ((x) & 0x0000007ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG1_T_RC_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG2                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG2                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2257                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG2.write_latency            */
/* Source filename: DWC_ddr_umctl2.csr, line: 2376                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_MSB 29u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_RESET 0x03u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_FIELD_MASK 0x3f000000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_GET(x) \
   (((x) & 0x3f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_SET(x) \
   (((x) << 24) & 0x3f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WRITE_LATENCY_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000ul) | ((r) & 0xc0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG2.read_latency             */
/* Source filename: DWC_ddr_umctl2.csr, line: 2353                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_MSB 21u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_RESET 0x05u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_FIELD_MASK 0x003f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_READ_LATENCY_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG2.rd2wr                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2301                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_RESET 0x06u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_FIELD_MASK 0x00003f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_RD2WR_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG2.wr2rd                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2260                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_RESET 0x0du
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_GET(x) ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_SET(x) ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG2_WR2RD_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG3                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG3                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2401                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG3.t_mrw                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2426                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_MSB 29u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_LSB 20u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_RESET 0x005u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_FIELD_MASK 0x3ff00000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_GET(x) \
   (((x) & 0x3ff00000ul) >> 20)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_SET(x) \
   (((x) << 20) & 0x3ff00000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRW_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000ul) | ((r) & 0xc00ffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG3.t_mrd                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2404                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_MSB 17u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_RESET 0x04u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_FIELD_MASK 0x0003f000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_GET(x) \
   (((x) & 0x0003f000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_SET(x) \
   (((x) << 12) & 0x0003f000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG3_T_MRD_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000ul) | ((r) & 0xfffc0ffful))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG4                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG4                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2449                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG4.t_rcd                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2504                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_MSB 28u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_RESET 0x05u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_FIELD_MASK 0x1f000000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_GET(x) \
   (((x) & 0x1f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_SET(x) \
   (((x) << 24) & 0x1f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RCD_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG4.t_ccd                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2489                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_RESET 0x4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_CCD_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG4.t_rrd                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2474                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_RESET 0x4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RRD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG4.t_rp                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2452                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_RESET 0x05u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_FIELD_MASK 0x0000001ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_GET(x) ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_SET(x) ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG4_T_RP_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG5                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG5                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2521                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG5.t_cksrx                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2596                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_RESET 0x5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRX_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG5.t_cksre                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2569                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_RESET 0x5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKSRE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG5.t_ckesr                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2543                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_RESET 0x04u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_FIELD_MASK 0x00003f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKESR_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG5.t_cke                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2524                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_RESET 0x03u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_FIELD_MASK 0x0000001ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_GET(x) ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_SET(x) ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG5_T_CKE_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG6                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG6                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2621                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG6.t_ckdpde                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 2672                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_RESET 0x2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG6.t_ckdpdx                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 2649                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_RESET 0x2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKDPDX_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG6.t_ckcsx                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2624                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_RESET 0x5u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_GET(x) ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_SET(x) ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG6_T_CKCSX_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG7                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG7                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2696                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG7.t_ckpde                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2725                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_RESET 0x2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG7.t_ckpdx                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2699                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_RESET 0x2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_GET(x) ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_SET(x) ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG7_T_CKPDX_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG8                         */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG8                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 2752                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG8.t_xs_dll_x32             */
/* Source filename: DWC_ddr_umctl2.csr, line: 2772                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_MSB 14u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_RESET 0x44u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_FIELD_MASK 0x00007f00ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_GET(x) \
   (((x) & 0x00007f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_SET(x) \
   (((x) << 8) & 0x00007f00ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_DLL_X32_MODIFY(r, x) \
   ((((x) << 8) & 0x00007f00ul) | ((r) & 0xffff80fful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG8.t_xs_x32                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 2755                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_MSB 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_RESET 0x05u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_FIELD_MASK 0x0000007ful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_GET(x) ((x) & 0x0000007ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_SET(x) ((x) & 0x0000007ful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG8_T_XS_X32_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG12                        */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG12                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2790                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG12.t_cmdcke                */
/* Source filename: DWC_ddr_umctl2.csr, line: 2793                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_MSB 17u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_RESET 0x2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_FIELD_MASK 0x00030000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_GET(x) \
   (((x) & 0x00030000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_SET(x) \
   (((x) << 16) & 0x00030000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG12_T_CMDCKE_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG13                        */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG13                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2807                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG13.odtloff                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 2836                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_MSB 30u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_RESET 0x1cu
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_FIELD_MASK 0x7f000000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_GET(x) \
   (((x) & 0x7f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_SET(x) \
   (((x) << 24) & 0x7f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_ODTLOFF_MODIFY(r, x) \
   ((((x) << 24) & 0x7f000000ul) | ((r) & 0x80fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG13.t_ccd_mw                */
/* Source filename: DWC_ddr_umctl2.csr, line: 2823                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_MSB 21u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_RESET 0x20u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_FIELD_MASK 0x003f0000ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_CCD_MW_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG13.t_ppd                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 2810                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_RESET 0x4u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_FIELD_MASK 0x00000007ul
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_GET(x) ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_SET(x) ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG13_T_PPD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: apb_slave::UMCTL2_REGS::DRAMTMG14                        */
/* Register template: apb_slave::UMCTL2_REGS::DRAMTMG14                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 2850                         */
/* Field member: apb_slave::UMCTL2_REGS::DRAMTMG14.t_xsr                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 2853                         */
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_WIDTH 12u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_RESET 0x0a0u
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_FIELD_MASK 0x00000ffful
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_GET(x) ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_SET(x) ((x) & 0x00000ffful)
#define APB_SLAVE_UMCTL2_REGS_DRAMTMG14_T_XSR_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: apb_slave::UMCTL2_REGS::ZQCTL0                           */
/* Register template: apb_slave::UMCTL2_REGS::ZQCTL0                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 2868                         */
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL0.dis_auto_zq                */
/* Source filename: DWC_ddr_umctl2.csr, line: 2943                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_AUTO_ZQ_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL0.dis_srx_zqcl               */
/* Source filename: DWC_ddr_umctl2.csr, line: 2927                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_MSB 30u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_LSB 30u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_FIELD_MASK 0x40000000ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_DIS_SRX_ZQCL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL0.zq_resistor_shared         */
/* Source filename: DWC_ddr_umctl2.csr, line: 2910                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_MSB 29u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_LSB 29u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_FIELD_MASK 0x20000000ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_ZQ_RESISTOR_SHARED_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL0.t_zq_long_nop              */
/* Source filename: DWC_ddr_umctl2.csr, line: 2888                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_MSB 26u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_WIDTH 11u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_RESET 0x200u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_FIELD_MASK 0x07ff0000ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_LONG_NOP_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL0.t_zq_short_nop             */
/* Source filename: DWC_ddr_umctl2.csr, line: 2871                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_RESET 0x040u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL0_T_ZQ_SHORT_NOP_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_REGS::ZQCTL1                           */
/* Register template: apb_slave::UMCTL2_REGS::ZQCTL1                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 2960                         */
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL1.t_zq_reset_nop             */
/* Source filename: DWC_ddr_umctl2.csr, line: 2980                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_MSB 29u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_LSB 20u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_RESET 0x020u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_FIELD_MASK 0x3ff00000ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_GET(x) \
   (((x) & 0x3ff00000ul) >> 20)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_SET(x) \
   (((x) << 20) & 0x3ff00000ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_RESET_NOP_MODIFY(r, x) \
   ((((x) << 20) & 0x3ff00000ul) | ((r) & 0xc00ffffful))
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL1.t_zq_short_interval_x1024  */
/* Source filename: DWC_ddr_umctl2.csr, line: 2963                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_WIDTH 20u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_RESET 0x00100ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_FIELD_MASK 0x000ffffful
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET(x) \
   ((x) & 0x000ffffful)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET(x) \
   ((x) & 0x000ffffful)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MODIFY(r, x) \
   (((x) & 0x000ffffful) | ((r) & 0xfff00000ul))

/* Register type: apb_slave::UMCTL2_REGS::ZQCTL2                           */
/* Register template: apb_slave::UMCTL2_REGS::ZQCTL2                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 2997                         */
/* Field member: apb_slave::UMCTL2_REGS::ZQCTL2.zq_reset                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 3000                         */
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ZQCTL2_ZQ_RESET_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::ZQSTAT                           */
/* Register template: apb_slave::UMCTL2_REGS::ZQSTAT                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 3024                         */
/* Field member: apb_slave::UMCTL2_REGS::ZQSTAT.zq_reset_busy              */
/* Source filename: DWC_ddr_umctl2.csr, line: 3028                         */
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ZQSTAT_ZQ_RESET_BUSY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DFITMG0                          */
/* Register template: apb_slave::UMCTL2_REGS::DFITMG0                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3045                         */
/* Field member: apb_slave::UMCTL2_REGS::DFITMG0.dfi_t_ctrl_delay          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3145                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_MSB 28u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_RESET 0x07u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_FIELD_MASK 0x1f000000ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_GET(x) \
   (((x) & 0x1f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_SET(x) \
   (((x) << 24) & 0x1f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_CTRL_DELAY_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG0.dfi_rddata_use_dfi_phy_clk */
/* Source filename: DWC_ddr_umctl2.csr, line: 3123                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_LSB 23u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_FIELD_MASK 0x00800000ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_GET(x) \
   (((x) & 0x00800000ul) >> 23)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_SET(x) \
   (((x) << 23) & 0x00800000ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG0.dfi_t_rddata_en           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3106                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_MSB 22u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_RESET 0x02u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_FIELD_MASK 0x007f0000ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_GET(x) \
   (((x) & 0x007f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_SET(x) \
   (((x) << 16) & 0x007f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_T_RDDATA_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x007f0000ul) | ((r) & 0xff80fffful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG0.dfi_wrdata_use_dfi_phy_clk */
/* Source filename: DWC_ddr_umctl2.csr, line: 3082                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_LSB 15u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_FIELD_MASK 0x00008000ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG0.dfi_tphy_wrdata           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3067                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_FIELD_MASK 0x00003f00ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRDATA_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG0.dfi_tphy_wrlat            */
/* Source filename: DWC_ddr_umctl2.csr, line: 3048                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_RESET 0x02u
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_GET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_SET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DFITMG0_DFI_TPHY_WRLAT_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::DFITMG1                          */
/* Register template: apb_slave::UMCTL2_REGS::DFITMG1                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3163                         */
/* Field member: apb_slave::UMCTL2_REGS::DFITMG1.dfi_t_wrdata_delay        */
/* Source filename: DWC_ddr_umctl2.csr, line: 3194                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_MSB 20u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_FIELD_MASK 0x001f0000ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_WRDATA_DELAY_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG1.dfi_t_dram_clk_disable    */
/* Source filename: DWC_ddr_umctl2.csr, line: 3180                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_RESET 0x04u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_FIELD_MASK 0x00001f00ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG1.dfi_t_dram_clk_enable     */
/* Source filename: DWC_ddr_umctl2.csr, line: 3166                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_RESET 0x04u
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_FIELD_MASK 0x0000001ful
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: apb_slave::UMCTL2_REGS::DFILPCFG0                        */
/* Register template: apb_slave::UMCTL2_REGS::DFILPCFG0                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 3221                         */
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_tlp_resp            */
/* Source filename: DWC_ddr_umctl2.csr, line: 3343                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_MSB 28u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_RESET 0x07u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_FIELD_MASK 0x1f000000ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_GET(x) \
   (((x) & 0x1f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_SET(x) \
   (((x) << 24) & 0x1f000000ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_TLP_RESP_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_lp_wakeup_dpd       */
/* Source filename: DWC_ddr_umctl2.csr, line: 3313                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_LSB 20u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_FIELD_MASK 0x00f00000ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_GET(x) \
   (((x) & 0x00f00000ul) >> 20)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_SET(x) \
   (((x) << 20) & 0x00f00000ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_DPD_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000ul) | ((r) & 0xff0ffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_lp_en_dpd           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3300                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_DPD_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_lp_wakeup_sr        */
/* Source filename: DWC_ddr_umctl2.csr, line: 3273                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_LSB 12u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_FIELD_MASK 0x0000f000ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_GET(x) \
   (((x) & 0x0000f000ul) >> 12)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_SET(x) \
   (((x) << 12) & 0x0000f000ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_SR_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_lp_en_sr            */
/* Source filename: DWC_ddr_umctl2.csr, line: 3262                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_MSB 8u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_FIELD_MASK 0x00000100ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_SR_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_lp_wakeup_pd        */
/* Source filename: DWC_ddr_umctl2.csr, line: 3235                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_FIELD_MASK 0x000000f0ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_GET(x) \
   (((x) & 0x000000f0ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_SET(x) \
   (((x) << 4) & 0x000000f0ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_WAKEUP_PD_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: apb_slave::UMCTL2_REGS::DFILPCFG0.dfi_lp_en_pd            */
/* Source filename: DWC_ddr_umctl2.csr, line: 3224                         */
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFILPCFG0_DFI_LP_EN_PD_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DFIUPD0                          */
/* Register template: apb_slave::UMCTL2_REGS::DFIUPD0                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3356                         */
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD0.dis_auto_ctrlupd          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3410                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD0.dis_auto_ctrlupd_srx      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3398                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MSB 30u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_LSB 30u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_FIELD_MASK 0x40000000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_GET(x) \
   (((x) & 0x40000000ul) >> 30)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_SET(x) \
   (((x) << 30) & 0x40000000ul)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD0.ctrlupd_pre_srx           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3384                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_MSB 29u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_LSB 29u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_FIELD_MASK 0x20000000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_CTRLUPD_PRE_SRX_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD0.dfi_t_ctrlup_max          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3373                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_MSB 25u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_RESET 0x040u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_FIELD_MASK 0x03ff0000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_GET(x) \
   (((x) & 0x03ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_SET(x) \
   (((x) << 16) & 0x03ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MAX_MODIFY(r, x) \
   ((((x) << 16) & 0x03ff0000ul) | ((r) & 0xfc00fffful))
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD0.dfi_t_ctrlup_min          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3359                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_MSB 9u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_WIDTH 10u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_RESET 0x003u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD0_DFI_T_CTRLUP_MIN_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_REGS::DFIUPD1                          */
/* Register template: apb_slave::UMCTL2_REGS::DFIUPD1                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3422                         */
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD1.dfi_t_ctrlupd_interval_min_x1024 */
/* Source filename: DWC_ddr_umctl2.csr, line: 3449                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_RESET 0x01u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_FIELD_MASK 0x00ff0000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD1.dfi_t_ctrlupd_interval_max_x1024 */
/* Source filename: DWC_ddr_umctl2.csr, line: 3425                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_RESET 0x01u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_FIELD_MASK 0x000000fful
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: apb_slave::UMCTL2_REGS::DFIUPD2                          */
/* Register template: apb_slave::UMCTL2_REGS::DFIUPD2                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3467                         */
/* Field member: apb_slave::UMCTL2_REGS::DFIUPD2.dfi_phyupd_en             */
/* Source filename: DWC_ddr_umctl2.csr, line: 3470                         */
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_DFIUPD2_DFI_PHYUPD_EN_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))

/* Register type: apb_slave::UMCTL2_REGS::DFIMISC                          */
/* Register template: apb_slave::UMCTL2_REGS::DFIMISC                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3482                         */
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.dfi_frequency             */
/* Source filename: DWC_ddr_umctl2.csr, line: 3550                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_FIELD_MASK 0x00001f00ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_FREQUENCY_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.lp_optimized_write        */
/* Source filename: DWC_ddr_umctl2.csr, line: 3540                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_LSB 7u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_FIELD_MASK 0x00000080ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_LP_OPTIMIZED_WRITE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.dfi_init_start            */
/* Source filename: DWC_ddr_umctl2.csr, line: 3531                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_FIELD_MASK 0x00000020ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_START_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.ctl_idle_en               */
/* Source filename: DWC_ddr_umctl2.csr, line: 3519                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_CTL_IDLE_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.dfi_data_cs_polarity      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3507                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_DATA_CS_POLARITY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.phy_dbi_mode              */
/* Source filename: DWC_ddr_umctl2.csr, line: 3495                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_PHY_DBI_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::DFIMISC.dfi_init_complete_en      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3485                         */
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFIMISC_DFI_INIT_COMPLETE_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DFITMG2                          */
/* Register template: apb_slave::UMCTL2_REGS::DFITMG2                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3561                         */
/* Field member: apb_slave::UMCTL2_REGS::DFITMG2.dfi_tphy_rdcslat          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3577                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_MSB 14u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_RESET 0x02u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_FIELD_MASK 0x00007f00ul
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_GET(x) \
   (((x) & 0x00007f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_SET(x) \
   (((x) << 8) & 0x00007f00ul)
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_RDCSLAT_MODIFY(r, x) \
   ((((x) << 8) & 0x00007f00ul) | ((r) & 0xffff80fful))
/* Field member: apb_slave::UMCTL2_REGS::DFITMG2.dfi_tphy_wrcslat          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3564                         */
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_RESET 0x02u
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_GET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_SET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DFITMG2_DFI_TPHY_WRCSLAT_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::DFISTAT                          */
/* Register template: apb_slave::UMCTL2_REGS::DFISTAT                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3592                         */
/* Field member: apb_slave::UMCTL2_REGS::DFISTAT.dfi_lp_ack                */
/* Source filename: DWC_ddr_umctl2.csr, line: 3607                         */
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_LP_ACK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::DFISTAT.dfi_init_complete         */
/* Source filename: DWC_ddr_umctl2.csr, line: 3596                         */
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFISTAT_DFI_INIT_COMPLETE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DBICTL                           */
/* Register template: apb_slave::UMCTL2_REGS::DBICTL                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 3617                         */
/* Field member: apb_slave::UMCTL2_REGS::DBICTL.rd_dbi_en                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 3651                         */
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_DBICTL_RD_DBI_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::DBICTL.wr_dbi_en                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 3636                         */
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_DBICTL_WR_DBI_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::DBICTL.dm_en                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 3620                         */
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBICTL_DM_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DFIPHYMSTR                       */
/* Register template: apb_slave::UMCTL2_REGS::DFIPHYMSTR                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 3667                         */
/* Field member: apb_slave::UMCTL2_REGS::DFIPHYMSTR.dfi_phymstr_en         */
/* Source filename: DWC_ddr_umctl2.csr, line: 3670                         */
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DFIPHYMSTR_DFI_PHYMSTR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP1                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 3681                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP1.addrmap_bank_b2          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3716                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_MSB 21u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_FIELD_MASK 0x003f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B2_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP1.addrmap_bank_b1          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3700                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_FIELD_MASK 0x00003f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B1_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP1.addrmap_bank_b0          */
/* Source filename: DWC_ddr_umctl2.csr, line: 3684                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_GET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_SET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP1_ADDRMAP_BANK_B0_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP2                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP2                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 3732                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP2.addrmap_col_b5           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3836                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B5_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP2.addrmap_col_b4           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3815                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B4_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP2.addrmap_col_b3           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3780                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_FIELD_MASK 0x00001f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B3_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP2.addrmap_col_b2           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3735                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP2_ADDRMAP_COL_B2_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP3                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP3                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 3858                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP3.addrmap_col_b9           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3967                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_MSB 28u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_FIELD_MASK 0x1f000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_GET(x) \
   (((x) & 0x1f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_SET(x) \
   (((x) << 24) & 0x1f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B9_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP3.addrmap_col_b8           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3924                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_MSB 20u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_FIELD_MASK 0x001f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B8_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP3.addrmap_col_b7           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3893                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_FIELD_MASK 0x00001f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B7_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP3.addrmap_col_b6           */
/* Source filename: DWC_ddr_umctl2.csr, line: 3861                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_FIELD_MASK 0x0000001ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_GET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_SET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP3_ADDRMAP_COL_B6_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP4                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP4                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4015                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP4.col_addr_shift           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4114                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_COL_ADDR_SHIFT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP4.addrmap_col_b11          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4066                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_FIELD_MASK 0x00001f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B11_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP4.addrmap_col_b10          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4018                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_FIELD_MASK 0x0000001ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_GET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_SET(x) \
   ((x) & 0x0000001ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP4_ADDRMAP_COL_B10_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP5                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP5                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4134                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP5.addrmap_row_b11          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4181                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B11_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP5.addrmap_row_b2_10        */
/* Source filename: DWC_ddr_umctl2.csr, line: 4163                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B2_10_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP5.addrmap_row_b1           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4150                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B1_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP5.addrmap_row_b0           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4137                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP5_ADDRMAP_ROW_B0_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP6                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP6                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4197                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP6.lpddr3_6gb_12gb          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4282                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_LSB 31u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_FIELD_MASK 0x80000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR3_6GB_12GB_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP6.lpddr4_3gb_6gb_12gb      */
/* Source filename: DWC_ddr_umctl2.csr, line: 4260                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_MSB 30u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_LSB 29u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_FIELD_MASK 0x60000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_LPDDR4_3GB_6GB_12GB_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP6.addrmap_row_b15          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4245                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B15_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP6.addrmap_row_b14          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4230                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B14_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP6.addrmap_row_b13          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4215                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B13_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP6.addrmap_row_b12          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4200                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP6_ADDRMAP_ROW_B12_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP7                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP7                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4298                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP7.addrmap_row_b16          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4301                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP7_ADDRMAP_ROW_B16_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP9                         */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP9                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4317                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP9.addrmap_row_b5           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4362                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B5_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP9.addrmap_row_b4           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4348                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B4_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP9.addrmap_row_b3           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4334                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B3_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP9.addrmap_row_b2           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4320                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP9_ADDRMAP_ROW_B2_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP10                        */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP10                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 4377                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP10.addrmap_row_b9          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4422                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B9_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP10.addrmap_row_b8          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4408                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_MSB 19u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_FIELD_MASK 0x000f0000ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B8_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP10.addrmap_row_b7          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4394                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B7_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP10.addrmap_row_b6          */
/* Source filename: DWC_ddr_umctl2.csr, line: 4380                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP10_ADDRMAP_ROW_B6_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ADDRMAP11                        */
/* Register template: apb_slave::UMCTL2_REGS::ADDRMAP11                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 4437                         */
/* Field member: apb_slave::UMCTL2_REGS::ADDRMAP11.addrmap_row_b10         */
/* Source filename: DWC_ddr_umctl2.csr, line: 4440                         */
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_MSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_REGS_ADDRMAP11_ADDRMAP_ROW_B10_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_REGS::ODTCFG                           */
/* Register template: apb_slave::UMCTL2_REGS::ODTCFG                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4455                         */
/* Field member: apb_slave::UMCTL2_REGS::ODTCFG.wr_odt_hold                */
/* Source filename: DWC_ddr_umctl2.csr, line: 4546                         */
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_MSB 27u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_RESET 0x4u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_FIELD_MASK 0x0f000000ul
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_GET(x) \
   (((x) & 0x0f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_SET(x) \
   (((x) << 24) & 0x0f000000ul)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_HOLD_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: apb_slave::UMCTL2_REGS::ODTCFG.wr_odt_delay               */
/* Source filename: DWC_ddr_umctl2.csr, line: 4519                         */
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_MSB 20u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_FIELD_MASK 0x001f0000ul
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_WR_ODT_DELAY_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: apb_slave::UMCTL2_REGS::ODTCFG.rd_odt_hold                */
/* Source filename: DWC_ddr_umctl2.csr, line: 4493                         */
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_MSB 11u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_RESET 0x4u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_HOLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_REGS::ODTCFG.rd_odt_delay               */
/* Source filename: DWC_ddr_umctl2.csr, line: 4458                         */
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_MSB 6u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_FIELD_MASK 0x0000007cul
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_GET(x) \
   (((x) & 0x0000007cul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_SET(x) \
   (((x) << 2) & 0x0000007cul)
#define APB_SLAVE_UMCTL2_REGS_ODTCFG_RD_ODT_DELAY_MODIFY(r, x) \
   ((((x) << 2) & 0x0000007cul) | ((r) & 0xffffff83ul))

/* Register type: apb_slave::UMCTL2_REGS::ODTMAP                           */
/* Register template: apb_slave::UMCTL2_REGS::ODTMAP                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4575                         */
/* Field member: apb_slave::UMCTL2_REGS::ODTMAP.rank0_rd_odt               */
/* Source filename: DWC_ddr_umctl2.csr, line: 4592                         */
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_RD_ODT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::ODTMAP.rank0_wr_odt               */
/* Source filename: DWC_ddr_umctl2.csr, line: 4578                         */
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_ODTMAP_RANK0_WR_ODT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::SCHED                            */
/* Register template: apb_slave::UMCTL2_REGS::SCHED                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 4607                         */
/* Field member: apb_slave::UMCTL2_REGS::SCHED.rdwr_idle_gap               */
/* Source filename: DWC_ddr_umctl2.csr, line: 4710                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_MSB 30u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_WIDTH 7u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_FIELD_MASK 0x7f000000ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_GET(x) \
   (((x) & 0x7f000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_SET(x) \
   (((x) << 24) & 0x7f000000ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_RDWR_IDLE_GAP_MODIFY(r, x) \
   ((((x) << 24) & 0x7f000000ul) | ((r) & 0x80fffffful))
/* Field member: apb_slave::UMCTL2_REGS::SCHED.go2critical_hysteresis      */
/* Source filename: DWC_ddr_umctl2.csr, line: 4702                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_MSB 23u
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_FIELD_MASK 0x00ff0000ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_GO2CRITICAL_HYSTERESIS_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: apb_slave::UMCTL2_REGS::SCHED.lpr_num_entries             */
/* Source filename: DWC_ddr_umctl2.csr, line: 4680                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_MSB 12u
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_WIDTH 5u
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_RESET 0x10u
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_FIELD_MASK 0x00001f00ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_LPR_NUM_ENTRIES_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: apb_slave::UMCTL2_REGS::SCHED.autopre_rmw                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 4664                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_LSB 7u
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_FIELD_MASK 0x00000080ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_AUTOPRE_RMW_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: apb_slave::UMCTL2_REGS::SCHED.pageclose                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 4636                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_LSB 2u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_PAGECLOSE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_REGS::SCHED.prefer_write                */
/* Source filename: DWC_ddr_umctl2.csr, line: 4627                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_PREFER_WRITE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::SCHED.force_low_pri_n             */
/* Source filename: DWC_ddr_umctl2.csr, line: 4610                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_SCHED_FORCE_LOW_PRI_N_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::SCHED1                           */
/* Register template: apb_slave::UMCTL2_REGS::SCHED1                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4730                         */
/* Field member: apb_slave::UMCTL2_REGS::SCHED1.pageclose_timer            */
/* Source filename: DWC_ddr_umctl2.csr, line: 4733                         */
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_FIELD_MASK 0x000000fful
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_GET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_SET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_SCHED1_PAGECLOSE_TIMER_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: apb_slave::UMCTL2_REGS::PERFHPR1                         */
/* Register template: apb_slave::UMCTL2_REGS::PERFHPR1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4765                         */
/* Field member: apb_slave::UMCTL2_REGS::PERFHPR1.hpr_xact_run_length      */
/* Source filename: DWC_ddr_umctl2.csr, line: 4783                         */
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_RESET 0x0fu
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_FIELD_MASK 0xff000000ul
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_XACT_RUN_LENGTH_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: apb_slave::UMCTL2_REGS::PERFHPR1.hpr_max_starve           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4768                         */
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_RESET 0x0001u
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_GET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_SET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_PERFHPR1_HPR_MAX_STARVE_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::PERFLPR1                         */
/* Register template: apb_slave::UMCTL2_REGS::PERFLPR1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 4798                         */
/* Field member: apb_slave::UMCTL2_REGS::PERFLPR1.lpr_xact_run_length      */
/* Source filename: DWC_ddr_umctl2.csr, line: 4816                         */
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_RESET 0x0fu
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_FIELD_MASK 0xff000000ul
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_XACT_RUN_LENGTH_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: apb_slave::UMCTL2_REGS::PERFLPR1.lpr_max_starve           */
/* Source filename: DWC_ddr_umctl2.csr, line: 4801                         */
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_RESET 0x007fu
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_GET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_SET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_PERFLPR1_LPR_MAX_STARVE_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::PERFWR1                          */
/* Register template: apb_slave::UMCTL2_REGS::PERFWR1                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 4831                         */
/* Field member: apb_slave::UMCTL2_REGS::PERFWR1.w_xact_run_length         */
/* Source filename: DWC_ddr_umctl2.csr, line: 4849                         */
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_RESET 0x0fu
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_FIELD_MASK 0xff000000ul
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_XACT_RUN_LENGTH_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: apb_slave::UMCTL2_REGS::PERFWR1.w_max_starve              */
/* Source filename: DWC_ddr_umctl2.csr, line: 4834                         */
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_MSB 15u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_WIDTH 16u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_RESET 0x007fu
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_FIELD_MASK 0x0000fffful
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_GET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_SET(x) \
   ((x) & 0x0000fffful)
#define APB_SLAVE_UMCTL2_REGS_PERFWR1_W_MAX_STARVE_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: apb_slave::UMCTL2_REGS::DBG0                             */
/* Register template: apb_slave::UMCTL2_REGS::DBG0                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 4864                         */
/* Field member: apb_slave::UMCTL2_REGS::DBG0.dis_collision_page_opt       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4876                         */
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_COLLISION_PAGE_OPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::DBG0.dis_wc                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4867                         */
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBG0_DIS_WC_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DBG1                             */
/* Register template: apb_slave::UMCTL2_REGS::DBG1                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 4892                         */
/* Field member: apb_slave::UMCTL2_REGS::DBG1.dis_hif                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 4916                         */
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_GET(x) (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_HIF_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::DBG1.dis_dq                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4895                         */
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBG1_DIS_DQ_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DBGCAM                           */
/* Register template: apb_slave::UMCTL2_REGS::DBGCAM                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 4928                         */
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.wr_data_pipeline_empty     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5017                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_MSB 29u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_LSB 29u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_FIELD_MASK 0x20000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET(x) \
   (((x) & 0x20000000ul) >> 29)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_SET(x) \
   (((x) << 29) & 0x20000000ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_WR_DATA_PIPELINE_EMPTY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.rd_data_pipeline_empty     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5006                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_MSB 28u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_LSB 28u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_FIELD_MASK 0x10000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET(x) \
   (((x) & 0x10000000ul) >> 28)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_SET(x) \
   (((x) << 28) & 0x10000000ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_RD_DATA_PIPELINE_EMPTY_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.dbg_wr_q_empty             */
/* Source filename: DWC_ddr_umctl2.csr, line: 4990                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_MSB 26u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_LSB 26u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_FIELD_MASK 0x04000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_GET(x) \
   (((x) & 0x04000000ul) >> 26)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_SET(x) \
   (((x) << 26) & 0x04000000ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_WR_Q_EMPTY_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.dbg_rd_q_empty             */
/* Source filename: DWC_ddr_umctl2.csr, line: 4974                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_MSB 25u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_LSB 25u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_FIELD_MASK 0x02000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_GET(x) \
   (((x) & 0x02000000ul) >> 25)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_SET(x) \
   (((x) << 25) & 0x02000000ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_RD_Q_EMPTY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.dbg_stall                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 4965                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_MSB 24u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_FIELD_MASK 0x01000000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_GET(x) \
   (((x) & 0x01000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_SET(x) \
   (((x) << 24) & 0x01000000ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_STALL_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.dbg_w_q_depth              */
/* Source filename: DWC_ddr_umctl2.csr, line: 4953                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_MSB 21u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_FIELD_MASK 0x003f0000ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_W_Q_DEPTH_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.dbg_lpr_q_depth            */
/* Source filename: DWC_ddr_umctl2.csr, line: 4941                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_MSB 13u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_FIELD_MASK 0x00003f00ul
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_GET(x) \
   (((x) & 0x00003f00ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_SET(x) \
   (((x) << 8) & 0x00003f00ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_LPR_Q_DEPTH_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM.dbg_hpr_q_depth            */
/* Source filename: DWC_ddr_umctl2.csr, line: 4932                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_GET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_SET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM_DBG_HPR_Q_DEPTH_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::DBGCMD                           */
/* Register template: apb_slave::UMCTL2_REGS::DBGCMD                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5029                         */
/* Field member: apb_slave::UMCTL2_REGS::DBGCMD.ctrlupd                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 5077                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_FIELD_MASK 0x00000020ul
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_CTRLUPD_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCMD.zq_calib_short             */
/* Source filename: DWC_ddr_umctl2.csr, line: 5052                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_ZQ_CALIB_SHORT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::DBGCMD.rank0_refresh              */
/* Source filename: DWC_ddr_umctl2.csr, line: 5032                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBGCMD_RANK0_REFRESH_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DBGSTAT                          */
/* Register template: apb_slave::UMCTL2_REGS::DBGSTAT                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 5093                         */
/* Field member: apb_slave::UMCTL2_REGS::DBGSTAT.ctrlupd_busy              */
/* Source filename: DWC_ddr_umctl2.csr, line: 5132                         */
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_FIELD_MASK 0x00000020ul
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_CTRLUPD_BUSY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: apb_slave::UMCTL2_REGS::DBGSTAT.zq_calib_short_busy       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5115                         */
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::DBGSTAT.rank0_refresh_busy        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5097                         */
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DBGSTAT_RANK0_REFRESH_BUSY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::DBGCAM1                          */
/* Register template: apb_slave::UMCTL2_REGS::DBGCAM1                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 5151                         */
/* Field member: apb_slave::UMCTL2_REGS::DBGCAM1.dbg_wrecc_q_depth         */
/* Source filename: DWC_ddr_umctl2.csr, line: 5155                         */
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_MSB 5u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_WIDTH 6u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_FIELD_MASK 0x0000003ful
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_GET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_SET(x) \
   ((x) & 0x0000003ful)
#define APB_SLAVE_UMCTL2_REGS_DBGCAM1_DBG_WRECC_Q_DEPTH_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: apb_slave::UMCTL2_REGS::SWCTL                            */
/* Register template: apb_slave::UMCTL2_REGS::SWCTL                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5165                         */
/* Field member: apb_slave::UMCTL2_REGS::SWCTL.sw_done                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5168                         */
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_SWCTL_SW_DONE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::SWSTAT                           */
/* Register template: apb_slave::UMCTL2_REGS::SWSTAT                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5179                         */
/* Field member: apb_slave::UMCTL2_REGS::SWSTAT.sw_done_ack                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5183                         */
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_SWSTAT_SW_DONE_ACK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::POISONCFG                        */
/* Register template: apb_slave::UMCTL2_REGS::POISONCFG                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 5197                         */
/* Field member: apb_slave::UMCTL2_REGS::POISONCFG.rd_poison_intr_clr      */
/* Source filename: DWC_ddr_umctl2.csr, line: 5249                         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_MSB 24u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_LSB 24u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_FIELD_MASK 0x01000000ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_GET(x) \
   (((x) & 0x01000000ul) >> 24)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_SET(x) \
   (((x) << 24) & 0x01000000ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_CLR_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: apb_slave::UMCTL2_REGS::POISONCFG.rd_poison_intr_en       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5240                         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_MSB 20u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_LSB 20u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_FIELD_MASK 0x00100000ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_GET(x) \
   (((x) & 0x00100000ul) >> 20)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_SET(x) \
   (((x) << 20) & 0x00100000ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_INTR_EN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: apb_slave::UMCTL2_REGS::POISONCFG.rd_poison_slverr_en     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5231                         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_RD_POISON_SLVERR_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_REGS::POISONCFG.wr_poison_intr_clr      */
/* Source filename: DWC_ddr_umctl2.csr, line: 5218                         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_MSB 8u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_LSB 8u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_FIELD_MASK 0x00000100ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_CLR_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: apb_slave::UMCTL2_REGS::POISONCFG.wr_poison_intr_en       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5209                         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_LSB 4u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_INTR_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_REGS::POISONCFG.wr_poison_slverr_en     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5200                         */
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_POISONCFG_WR_POISON_SLVERR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::POISONSTAT                       */
/* Register template: apb_slave::UMCTL2_REGS::POISONSTAT                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 5263                         */
/* Field member: apb_slave::UMCTL2_REGS::POISONSTAT.rd_poison_intr_1       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5309                         */
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_MSB 17u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_LSB 17u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_FIELD_MASK 0x00020000ul
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: apb_slave::UMCTL2_REGS::POISONSTAT.rd_poison_intr_0       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5295                         */
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_MSB 16u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_LSB 16u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_RD_POISON_INTR_0_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_REGS::POISONSTAT.wr_poison_intr_1       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5281                         */
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_MSB 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_LSB 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_REGS::POISONSTAT.wr_poison_intr_0       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5267                         */
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_POISONSTAT_WR_POISON_INTR_0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_REGS::ADVECCINDEX                      */
/* Register template: apb_slave::UMCTL2_REGS::ADVECCINDEX                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 5324                         */
/* Field member: apb_slave::UMCTL2_REGS::ADVECCINDEX.ecc_poison_beats_sel  */
/* Source filename: DWC_ddr_umctl2.csr, line: 5353                         */
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_MSB 8u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_LSB 5u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_WIDTH 4u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_FIELD_MASK 0x000001e0ul
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_GET(x) \
   (((x) & 0x000001e0ul) >> 5)
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_SET(x) \
   (((x) << 5) & 0x000001e0ul)
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_POISON_BEATS_SEL_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0ul) | ((r) & 0xfffffe1ful))
/* Field member: apb_slave::UMCTL2_REGS::ADVECCINDEX.ecc_err_symbol_sel    */
/* Source filename: DWC_ddr_umctl2.csr, line: 5340                         */
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_MSB 4u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_LSB 3u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_WIDTH 2u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_FIELD_MASK 0x00000018ul
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_GET(x) \
   (((x) & 0x00000018ul) >> 3)
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_SET(x) \
   (((x) << 3) & 0x00000018ul)
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018ul) | ((r) & 0xffffffe7ul))
/* Field member: apb_slave::UMCTL2_REGS::ADVECCINDEX.ecc_syndrome_sel      */
/* Source filename: DWC_ddr_umctl2.csr, line: 5327                         */
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_MSB 2u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_WIDTH 3u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_FIELD_MASK 0x00000007ul
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_GET(x) \
   ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_SET(x) \
   ((x) & 0x00000007ul)
#define APB_SLAVE_UMCTL2_REGS_ADVECCINDEX_ECC_SYNDROME_SEL_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: apb_slave::UMCTL2_REGS::ECCPOISONPAT0                    */
/* Register template: apb_slave::UMCTL2_REGS::ECCPOISONPAT0                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5375                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCPOISONPAT0.ecc_poison_data_31_0 */
/* Source filename: DWC_ddr_umctl2.csr, line: 5378                         */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_MSB 31u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_WIDTH 32u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT0_ECC_POISON_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_REGS::ECCPOISONPAT2                    */
/* Register template: apb_slave::UMCTL2_REGS::ECCPOISONPAT2                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5392                         */
/* Field member: apb_slave::UMCTL2_REGS::ECCPOISONPAT2.ecc_poison_data_71_64 */
/* Source filename: DWC_ddr_umctl2.csr, line: 5395                         */
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_MSB 7u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_WIDTH 8u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_RESET 0x00u
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_FIELD_MASK 0x000000fful
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_GET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_SET(x) \
   ((x) & 0x000000fful)
#define APB_SLAVE_UMCTL2_REGS_ECCPOISONPAT2_ECC_POISON_DATA_71_64_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: apb_slave::UMCTL2_REGS::DERATESTAT                       */
/* Register template: apb_slave::UMCTL2_REGS::DERATESTAT                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 5409                         */
/* Field member: apb_slave::UMCTL2_REGS::DERATESTAT.derate_temp_limit_intr */
/* Source filename: DWC_ddr_umctl2.csr, line: 5413                         */
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_MSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_LSB 0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_RESET 0x0u
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_GET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_SET(x) \
   ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_REGS_DERATESTAT_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: apb_slave::UMCTL2_MP                                        */
/* Group template: apb_slave::UMCTL2_MP                                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 5428                         */
#define APB_SLAVE_UMCTL2_MP_SIZE 0x1708u
#define APB_SLAVE_UMCTL2_MP_BYTE_SIZE 0x1708u
/* Register member: apb_slave::UMCTL2_MP.PSTAT                             */
/* Register type referenced: apb_slave::UMCTL2_MP::PSTAT                   */
/* Register template referenced: apb_slave::UMCTL2_MP::PSTAT               */
#define APB_SLAVE_UMCTL2_MP_PSTAT_OFFSET 0x4u
#define APB_SLAVE_UMCTL2_MP_PSTAT_BYTE_OFFSET 0x4u
#define APB_SLAVE_UMCTL2_MP_PSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_MP.PCCFG                             */
/* Register type referenced: apb_slave::UMCTL2_MP::PCCFG                   */
/* Register template referenced: apb_slave::UMCTL2_MP::PCCFG               */
#define APB_SLAVE_UMCTL2_MP_PCCFG_OFFSET 0x8u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BYTE_OFFSET 0x8u
#define APB_SLAVE_UMCTL2_MP_PCCFG_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCCFG_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCCFG_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCCFG_WRITE_MASK 0x00000111ul
/* Register member: apb_slave::UMCTL2_MP.PCFGR_0                           */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGR_0                 */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGR_0             */
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_OFFSET 0xcu
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_BYTE_OFFSET 0xcu
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RESET_VALUE 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_WRITE_MASK 0x000073fful
/* Register member: apb_slave::UMCTL2_MP.PCFGW_0                           */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGW_0                 */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGW_0             */
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_OFFSET 0x10u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_BYTE_OFFSET 0x10u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_RESET_VALUE 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WRITE_MASK 0x000073fful
/* Register member: apb_slave::UMCTL2_MP.PCTRL_0                           */
/* Register type referenced: apb_slave::UMCTL2_MP::PCTRL_0                 */
/* Register template referenced: apb_slave::UMCTL2_MP::PCTRL_0             */
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_OFFSET 0x98u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_BYTE_OFFSET 0x98u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_WRITE_MASK 0x00000001ul
/* Register member: apb_slave::UMCTL2_MP.PCFGQOS0_0                        */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGQOS0_0              */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGQOS0_0          */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_OFFSET 0x9cu
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_BYTE_OFFSET 0x9cu
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_WRITE_MASK 0x0033000ful
/* Register member: apb_slave::UMCTL2_MP.PCFGQOS1_0                        */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGQOS1_0              */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGQOS1_0          */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_OFFSET 0xa0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_BYTE_OFFSET 0xa0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_WRITE_MASK 0x07ff07fful
/* Register member: apb_slave::UMCTL2_MP.PCFGWQOS0_0                       */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGWQOS0_0             */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGWQOS0_0         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_OFFSET 0xa4u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_BYTE_OFFSET 0xa4u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_RESET_VALUE 0x00000e00ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WRITE_MASK 0x03330f0ful
/* Register member: apb_slave::UMCTL2_MP.PCFGWQOS1_0                       */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGWQOS1_0             */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGWQOS1_0         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_OFFSET 0xa8u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_BYTE_OFFSET 0xa8u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WRITE_MASK 0x07ff07fful
/* Register member: apb_slave::UMCTL2_MP.PCFGR_1                           */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGR_1                 */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGR_1             */
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_OFFSET 0xbcu
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_BYTE_OFFSET 0xbcu
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RESET_VALUE 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_WRITE_MASK 0x000073fful
/* Register member: apb_slave::UMCTL2_MP.PCFGW_1                           */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGW_1                 */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGW_1             */
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_OFFSET 0xc0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_BYTE_OFFSET 0xc0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_RESET_VALUE 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WRITE_MASK 0x000073fful
/* Register member: apb_slave::UMCTL2_MP.PCTRL_1                           */
/* Register type referenced: apb_slave::UMCTL2_MP::PCTRL_1                 */
/* Register template referenced: apb_slave::UMCTL2_MP::PCTRL_1             */
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_OFFSET 0x148u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_BYTE_OFFSET 0x148u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_WRITE_MASK 0x00000001ul
/* Register member: apb_slave::UMCTL2_MP.PCFGQOS0_1                        */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGQOS0_1              */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGQOS0_1          */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_OFFSET 0x14cu
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_BYTE_OFFSET 0x14cu
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_WRITE_MASK 0x0033000ful
/* Register member: apb_slave::UMCTL2_MP.PCFGQOS1_1                        */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGQOS1_1              */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGQOS1_1          */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_OFFSET 0x150u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_BYTE_OFFSET 0x150u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_WRITE_MASK 0x07ff07fful
/* Register member: apb_slave::UMCTL2_MP.PCFGWQOS0_1                       */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGWQOS0_1             */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGWQOS0_1         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_OFFSET 0x154u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_BYTE_OFFSET 0x154u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_RESET_VALUE 0x00000e00ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WRITE_MASK 0x03330f0ful
/* Register member: apb_slave::UMCTL2_MP.PCFGWQOS1_1                       */
/* Register type referenced: apb_slave::UMCTL2_MP::PCFGWQOS1_1             */
/* Register template referenced: apb_slave::UMCTL2_MP::PCFGWQOS1_1         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_OFFSET 0x158u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_BYTE_OFFSET 0x158u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WRITE_MASK 0x07ff07fful
/* Register member: apb_slave::UMCTL2_MP.SBRCTL                            */
/* Register type referenced: apb_slave::UMCTL2_MP::SBRCTL                  */
/* Register template referenced: apb_slave::UMCTL2_MP::SBRCTL              */
#define APB_SLAVE_UMCTL2_MP_SBRCTL_OFFSET 0xb2cu
#define APB_SLAVE_UMCTL2_MP_SBRCTL_BYTE_OFFSET 0xb2cu
#define APB_SLAVE_UMCTL2_MP_SBRCTL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_RESET_VALUE 0x0000ff10ul
#define APB_SLAVE_UMCTL2_MP_SBRCTL_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRCTL_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRCTL_WRITE_MASK 0x001fff77ul
/* Register member: apb_slave::UMCTL2_MP.SBRSTAT                           */
/* Register type referenced: apb_slave::UMCTL2_MP::SBRSTAT                 */
/* Register template referenced: apb_slave::UMCTL2_MP::SBRSTAT             */
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_OFFSET 0xb30u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_BYTE_OFFSET 0xb30u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_MP.SBRWDATA0                         */
/* Register type referenced: apb_slave::UMCTL2_MP::SBRWDATA0               */
/* Register template referenced: apb_slave::UMCTL2_MP::SBRWDATA0           */
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_OFFSET 0xb34u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_BYTE_OFFSET 0xb34u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_RESET_VALUE 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_WRITE_MASK 0xfffffffful
/* Register member: apb_slave::UMCTL2_MP.UMCTL2_VER_NUMBER                 */
/* Register type referenced: apb_slave::UMCTL2_MP::UMCTL2_VER_NUMBER       */
/* Register template referenced: apb_slave::UMCTL2_MP::UMCTL2_VER_NUMBER   */
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_OFFSET 0xbf8u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_BYTE_OFFSET 0xbf8u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_RESET_VALUE 0x3335302aul
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_WRITE_MASK 0x00000000ul
/* Register member: apb_slave::UMCTL2_MP.UMCTL2_VER_TYPE                   */
/* Register type referenced: apb_slave::UMCTL2_MP::UMCTL2_VER_TYPE         */
/* Register template referenced: apb_slave::UMCTL2_MP::UMCTL2_VER_TYPE     */
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_OFFSET 0xbfcu
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_BYTE_OFFSET 0xbfcu
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_RESET_VALUE 0x67612a2aul
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_RESET_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_READ_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_WRITE_MASK 0x00000000ul

/* Register type: apb_slave::UMCTL2_MP::PSTAT                              */
/* Register template: apb_slave::UMCTL2_MP::PSTAT                          */
/* Source filename: DWC_ddr_umctl2.csr, line: 5432                         */
/* Field member: apb_slave::UMCTL2_MP::PSTAT.wr_port_busy_1                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5460                         */
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_MSB 17u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_LSB 17u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_FIELD_MASK 0x00020000ul
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_1_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: apb_slave::UMCTL2_MP::PSTAT.wr_port_busy_0                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5452                         */
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_MSB 16u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_FIELD_MASK 0x00010000ul
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define APB_SLAVE_UMCTL2_MP_PSTAT_WR_PORT_BUSY_0_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: apb_slave::UMCTL2_MP::PSTAT.rd_port_busy_1                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5444                         */
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_MSB 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_LSB 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_MP::PSTAT.rd_port_busy_0                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5436                         */
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_MSB 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PSTAT_RD_PORT_BUSY_0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_MP::PCCFG                              */
/* Register template: apb_slave::UMCTL2_MP::PCCFG                          */
/* Source filename: DWC_ddr_umctl2.csr, line: 5469                         */
/* Field member: apb_slave::UMCTL2_MP::PCCFG.bl_exp_mode                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 5501                         */
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_MSB 8u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_LSB 8u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_FIELD_MASK 0x00000100ul
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define APB_SLAVE_UMCTL2_MP_PCCFG_BL_EXP_MODE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: apb_slave::UMCTL2_MP::PCCFG.pagematch_limit               */
/* Source filename: DWC_ddr_umctl2.csr, line: 5488                         */
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_MSB 4u
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_LSB 4u
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_FIELD_MASK 0x00000010ul
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define APB_SLAVE_UMCTL2_MP_PCCFG_PAGEMATCH_LIMIT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: apb_slave::UMCTL2_MP::PCCFG.go2critical_en                */
/* Source filename: DWC_ddr_umctl2.csr, line: 5472                         */
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_MSB 0u
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PCCFG_GO2CRITICAL_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_MP::PCFGR_0                            */
/* Register template: apb_slave::UMCTL2_MP::PCFGR_0                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5535                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGR_0.rd_port_pagematch_en        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5594                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_MSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_LSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_FIELD_MASK 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PAGEMATCH_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGR_0.rd_port_urgent_en           */
/* Source filename: DWC_ddr_umctl2.csr, line: 5578                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_MSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_LSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_FIELD_MASK 0x00002000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_URGENT_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGR_0.rd_port_aging_en            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5569                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_MSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_LSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_FIELD_MASK 0x00001000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_AGING_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGR_0.rd_port_priority            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5538                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_MSB 9u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_WIDTH 10u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGR_0_RD_PORT_PRIORITY_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGW_0                            */
/* Register template: apb_slave::UMCTL2_MP::PCFGW_0                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5607                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGW_0.wr_port_pagematch_en        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5663                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_MSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_LSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_FIELD_MASK 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PAGEMATCH_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGW_0.wr_port_urgent_en           */
/* Source filename: DWC_ddr_umctl2.csr, line: 5647                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_MSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_LSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_FIELD_MASK 0x00002000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_URGENT_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGW_0.wr_port_aging_en            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5638                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_MSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_LSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_FIELD_MASK 0x00001000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_AGING_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGW_0.wr_port_priority            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5610                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_MSB 9u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_WIDTH 10u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGW_0_WR_PORT_PRIORITY_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_MP::PCTRL_0                            */
/* Register template: apb_slave::UMCTL2_MP::PCTRL_0                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5676                         */
/* Field member: apb_slave::UMCTL2_MP::PCTRL_0.port_en                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5679                         */
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_MSB 0u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PCTRL_0_PORT_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_MP::PCFGQOS0_0                         */
/* Register template: apb_slave::UMCTL2_MP::PCFGQOS0_0                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5688                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS0_0.rqos_map_region1         */
/* Source filename: DWC_ddr_umctl2.csr, line: 5726                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_MSB 21u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_LSB 20u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_FIELD_MASK 0x00300000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_GET(x) \
   (((x) & 0x00300000ul) >> 20)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_SET(x) \
   (((x) << 20) & 0x00300000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION1_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000ul) | ((r) & 0xffcffffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS0_0.rqos_map_region0         */
/* Source filename: DWC_ddr_umctl2.csr, line: 5707                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_MSB 17u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_FIELD_MASK 0x00030000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_GET(x) \
   (((x) & 0x00030000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_SET(x) \
   (((x) << 16) & 0x00030000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_REGION0_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS0_0.rqos_map_level1          */
/* Source filename: DWC_ddr_umctl2.csr, line: 5691                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_MSB 3u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_WIDTH 4u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_0_RQOS_MAP_LEVEL1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGQOS1_0                         */
/* Register template: apb_slave::UMCTL2_MP::PCFGQOS1_0                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 5747                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS1_0.rqos_map_timeoutr        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5759                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_MSB 26u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_FIELD_MASK 0x07ff0000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS1_0.rqos_map_timeoutb        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5750                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_MSB 10u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_FIELD_MASK 0x000007fful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_GET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_SET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGWQOS0_0                        */
/* Register template: apb_slave::UMCTL2_MP::PCFGWQOS0_0                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 5769                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_0.wqos_map_region2        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5832                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_MSB 25u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_LSB 24u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_FIELD_MASK 0x03000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_GET(x) \
   (((x) & 0x03000000ul) >> 24)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_SET(x) \
   (((x) << 24) & 0x03000000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION2_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000ul) | ((r) & 0xfcfffffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_0.wqos_map_region1        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5819                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_MSB 21u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_LSB 20u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_FIELD_MASK 0x00300000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_GET(x) \
   (((x) & 0x00300000ul) >> 20)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_SET(x) \
   (((x) << 20) & 0x00300000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION1_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000ul) | ((r) & 0xffcffffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_0.wqos_map_region0        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5803                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_MSB 17u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_FIELD_MASK 0x00030000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_GET(x) \
   (((x) & 0x00030000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_SET(x) \
   (((x) << 16) & 0x00030000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_REGION0_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_0.wqos_map_level2         */
/* Source filename: DWC_ddr_umctl2.csr, line: 5787                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_MSB 11u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_LSB 8u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_WIDTH 4u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_RESET 0xeu
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_0.wqos_map_level1         */
/* Source filename: DWC_ddr_umctl2.csr, line: 5772                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_MSB 3u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_WIDTH 4u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_0_WQOS_MAP_LEVEL1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGWQOS1_0                        */
/* Register template: apb_slave::UMCTL2_MP::PCFGWQOS1_0                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 5846                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS1_0.wqos_map_timeout2       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5858                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_MSB 26u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_FIELD_MASK 0x07ff0000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS1_0.wqos_map_timeout1       */
/* Source filename: DWC_ddr_umctl2.csr, line: 5849                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_MSB 10u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_FIELD_MASK 0x000007fful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_GET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_SET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGR_1                            */
/* Register template: apb_slave::UMCTL2_MP::PCFGR_1                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5868                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGR_1.rd_port_pagematch_en        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5927                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_MSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_LSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_FIELD_MASK 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PAGEMATCH_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGR_1.rd_port_urgent_en           */
/* Source filename: DWC_ddr_umctl2.csr, line: 5911                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_MSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_LSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_FIELD_MASK 0x00002000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_URGENT_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGR_1.rd_port_aging_en            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5902                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_MSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_LSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_FIELD_MASK 0x00001000ul
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_AGING_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGR_1.rd_port_priority            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5871                         */
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_MSB 9u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_WIDTH 10u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGR_1_RD_PORT_PRIORITY_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGW_1                            */
/* Register template: apb_slave::UMCTL2_MP::PCFGW_1                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5940                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGW_1.wr_port_pagematch_en        */
/* Source filename: DWC_ddr_umctl2.csr, line: 5996                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_MSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_LSB 14u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_RESET 0x1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_FIELD_MASK 0x00004000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PAGEMATCH_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGW_1.wr_port_urgent_en           */
/* Source filename: DWC_ddr_umctl2.csr, line: 5980                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_MSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_LSB 13u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_FIELD_MASK 0x00002000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_URGENT_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGW_1.wr_port_aging_en            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5971                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_MSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_LSB 12u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_FIELD_MASK 0x00001000ul
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_AGING_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGW_1.wr_port_priority            */
/* Source filename: DWC_ddr_umctl2.csr, line: 5943                         */
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_MSB 9u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_WIDTH 10u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_FIELD_MASK 0x000003fful
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_GET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_SET(x) \
   ((x) & 0x000003fful)
#define APB_SLAVE_UMCTL2_MP_PCFGW_1_WR_PORT_PRIORITY_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: apb_slave::UMCTL2_MP::PCTRL_1                            */
/* Register template: apb_slave::UMCTL2_MP::PCTRL_1                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6009                         */
/* Field member: apb_slave::UMCTL2_MP::PCTRL_1.port_en                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 6012                         */
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_MSB 0u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_PCTRL_1_PORT_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_MP::PCFGQOS0_1                         */
/* Register template: apb_slave::UMCTL2_MP::PCFGQOS0_1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 6021                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS0_1.rqos_map_region1         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6059                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_MSB 21u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_LSB 20u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_FIELD_MASK 0x00300000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_GET(x) \
   (((x) & 0x00300000ul) >> 20)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_SET(x) \
   (((x) << 20) & 0x00300000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION1_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000ul) | ((r) & 0xffcffffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS0_1.rqos_map_region0         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6040                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_MSB 17u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_FIELD_MASK 0x00030000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_GET(x) \
   (((x) & 0x00030000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_SET(x) \
   (((x) << 16) & 0x00030000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_REGION0_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS0_1.rqos_map_level1          */
/* Source filename: DWC_ddr_umctl2.csr, line: 6024                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_MSB 3u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_WIDTH 4u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS0_1_RQOS_MAP_LEVEL1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGQOS1_1                         */
/* Register template: apb_slave::UMCTL2_MP::PCFGQOS1_1                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 6080                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS1_1.rqos_map_timeoutr        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6092                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_MSB 26u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_FIELD_MASK 0x07ff0000ul
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGQOS1_1.rqos_map_timeoutb        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6083                         */
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_MSB 10u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_FIELD_MASK 0x000007fful
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_GET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_SET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGWQOS0_1                        */
/* Register template: apb_slave::UMCTL2_MP::PCFGWQOS0_1                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 6102                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_1.wqos_map_region2        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6165                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_MSB 25u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_LSB 24u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_FIELD_MASK 0x03000000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_GET(x) \
   (((x) & 0x03000000ul) >> 24)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_SET(x) \
   (((x) << 24) & 0x03000000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION2_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000ul) | ((r) & 0xfcfffffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_1.wqos_map_region1        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6152                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_MSB 21u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_LSB 20u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_FIELD_MASK 0x00300000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_GET(x) \
   (((x) & 0x00300000ul) >> 20)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_SET(x) \
   (((x) << 20) & 0x00300000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION1_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000ul) | ((r) & 0xffcffffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_1.wqos_map_region0        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6136                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_MSB 17u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_WIDTH 2u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_FIELD_MASK 0x00030000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_GET(x) \
   (((x) & 0x00030000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_SET(x) \
   (((x) << 16) & 0x00030000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_REGION0_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000ul) | ((r) & 0xfffcfffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_1.wqos_map_level2         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6120                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_MSB 11u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_LSB 8u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_WIDTH 4u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_RESET 0xeu
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_FIELD_MASK 0x00000f00ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL2_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS0_1.wqos_map_level1         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6105                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_MSB 3u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_WIDTH 4u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_FIELD_MASK 0x0000000ful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_GET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_SET(x) \
   ((x) & 0x0000000ful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS0_1_WQOS_MAP_LEVEL1_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: apb_slave::UMCTL2_MP::PCFGWQOS1_1                        */
/* Register template: apb_slave::UMCTL2_MP::PCFGWQOS1_1                    */
/* Source filename: DWC_ddr_umctl2.csr, line: 6179                         */
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS1_1.wqos_map_timeout2       */
/* Source filename: DWC_ddr_umctl2.csr, line: 6191                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_MSB 26u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_LSB 16u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_FIELD_MASK 0x07ff0000ul
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: apb_slave::UMCTL2_MP::PCFGWQOS1_1.wqos_map_timeout1       */
/* Source filename: DWC_ddr_umctl2.csr, line: 6182                         */
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_MSB 10u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_LSB 0u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_WIDTH 11u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_RESET 0x000u
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_FIELD_MASK 0x000007fful
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_GET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_SET(x) \
   ((x) & 0x000007fful)
#define APB_SLAVE_UMCTL2_MP_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: apb_slave::UMCTL2_MP::SBRCTL                             */
/* Register template: apb_slave::UMCTL2_MP::SBRCTL                         */
/* Source filename: DWC_ddr_umctl2.csr, line: 6201                         */
/* Field member: apb_slave::UMCTL2_MP::SBRCTL.scrub_interval               */
/* Source filename: DWC_ddr_umctl2.csr, line: 6268                         */
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_MSB 20u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_LSB 8u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_WIDTH 13u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_RESET 0x00ffu
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_FIELD_MASK 0x001fff00ul
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_GET(x) \
   (((x) & 0x001fff00ul) >> 8)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_SET(x) \
   (((x) << 8) & 0x001fff00ul)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_INTERVAL_MODIFY(r, x) \
   ((((x) << 8) & 0x001fff00ul) | ((r) & 0xffe000fful))
/* Field member: apb_slave::UMCTL2_MP::SBRCTL.scrub_burst                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 6245                         */
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_MSB 6u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_LSB 4u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_WIDTH 3u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_RESET 0x1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_FIELD_MASK 0x00000070ul
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_GET(x) \
   (((x) & 0x00000070ul) >> 4)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_SET(x) \
   (((x) << 4) & 0x00000070ul)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_BURST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070ul) | ((r) & 0xffffff8ful))
/* Field member: apb_slave::UMCTL2_MP::SBRCTL.scrub_mode                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 6236                         */
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_MSB 2u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_LSB 2u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_FIELD_MASK 0x00000004ul
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_MODE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: apb_slave::UMCTL2_MP::SBRCTL.scrub_during_lowpower        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6219                         */
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_MSB 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_LSB 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_DURING_LOWPOWER_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_MP::SBRCTL.scrub_en                     */
/* Source filename: DWC_ddr_umctl2.csr, line: 6204                         */
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_MSB 0u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_LSB 0u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_SBRCTL_SCRUB_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_MP::SBRSTAT                            */
/* Register template: apb_slave::UMCTL2_MP::SBRSTAT                        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6290                         */
/* Field member: apb_slave::UMCTL2_MP::SBRSTAT.scrub_done                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 6305                         */
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_MSB 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_LSB 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_FIELD_MASK 0x00000002ul
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: apb_slave::UMCTL2_MP::SBRSTAT.scrub_busy                  */
/* Source filename: DWC_ddr_umctl2.csr, line: 6294                         */
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_MSB 0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_LSB 0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_WIDTH 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_RESET 0x0u
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_FIELD_MASK 0x00000001ul
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_GET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_SET(x) ((x) & 0x00000001ul)
#define APB_SLAVE_UMCTL2_MP_SBRSTAT_SCRUB_BUSY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: apb_slave::UMCTL2_MP::SBRWDATA0                          */
/* Register template: apb_slave::UMCTL2_MP::SBRWDATA0                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 6319                         */
/* Field member: apb_slave::UMCTL2_MP::SBRWDATA0.scrub_pattern0            */
/* Source filename: DWC_ddr_umctl2.csr, line: 6322                         */
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_MSB 31u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_LSB 0u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_WIDTH 32u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_WRITE_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_RESET 0x00000000ul
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_MP_SBRWDATA0_SCRUB_PATTERN0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_MP::UMCTL2_VER_NUMBER                  */
/* Register template: apb_slave::UMCTL2_MP::UMCTL2_VER_NUMBER              */
/* Source filename: DWC_ddr_umctl2.csr, line: 6331                         */
/* Field member: apb_slave::UMCTL2_MP::UMCTL2_VER_NUMBER.ver_number        */
/* Source filename: DWC_ddr_umctl2.csr, line: 6335                         */
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_MSB 31u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_LSB 0u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_WIDTH 32u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_RESET 0x3335302aul
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_NUMBER_VER_NUMBER_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: apb_slave::UMCTL2_MP::UMCTL2_VER_TYPE                    */
/* Register template: apb_slave::UMCTL2_MP::UMCTL2_VER_TYPE                */
/* Source filename: DWC_ddr_umctl2.csr, line: 6344                         */
/* Field member: apb_slave::UMCTL2_MP::UMCTL2_VER_TYPE.ver_type            */
/* Source filename: DWC_ddr_umctl2.csr, line: 6348                         */
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_MSB 31u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_LSB 0u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_WIDTH 32u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_READ_ACCESS 1u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_WRITE_ACCESS 0u
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_RESET 0x67612a2aul
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_FIELD_MASK 0xfffffffful
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_GET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_SET(x) \
   ((x) & 0xfffffffful)
#define APB_SLAVE_UMCTL2_MP_UMCTL2_VER_TYPE_VER_TYPE_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Addressmap type: axi4_slave_00                                          */
/* Addressmap template: axi4_slave_00                                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 6360                         */
#define AXI4_SLAVE_00_SIZE 0x1000u
#define AXI4_SLAVE_00_BYTE_SIZE 0x1000u
/* Memory member: axi4_slave_00.AXI_block                                  */
/* Memory type referenced: axi4_slave_00::AXI_block                        */
/* Memory template referenced: axi4_slave_00::AXI_block                    */
#define AXI4_SLAVE_00_AXI_BLOCK_OFFSET 0x0u
#define AXI4_SLAVE_00_AXI_BLOCK_BYTE_OFFSET 0x0u
#define AXI4_SLAVE_00_AXI_BLOCK_READ_ACCESS 1u
#define AXI4_SLAVE_00_AXI_BLOCK_WRITE_ACCESS 1u
#define AXI4_SLAVE_00_AXI_BLOCK_READ_MASK 0xfffffffful
#define AXI4_SLAVE_00_AXI_BLOCK_WRITE_MASK 0xfffffffful

/* Memory type: axi4_slave_00::AXI_block                                   */
/* Memory template: axi4_slave_00::AXI_block                               */
/* Source filename: DWC_ddr_umctl2.csr, line: 6364                         */
#define AXI4_SLAVE_00_AXI_BLOCK_SIZE 0x1000u
#define AXI4_SLAVE_00_AXI_BLOCK_BYTE_SIZE 0x1000u
#define AXI4_SLAVE_00_AXI_BLOCK_ENTRIES 0x400ull
#define AXI4_SLAVE_00_AXI_BLOCK_MSB 31u
#define AXI4_SLAVE_00_AXI_BLOCK_LSB 0u
#define AXI4_SLAVE_00_AXI_BLOCK_WIDTH 32u
#define AXI4_SLAVE_00_AXI_BLOCK_MASK 0xfffffffful
#define AXI4_SLAVE_00_AXI_BLOCK_GET(x) ((x) & 0xfffffffful)
#define AXI4_SLAVE_00_AXI_BLOCK_SET(x) ((x) & 0xfffffffful)

/* Addressmap type: axi4_slave_01                                          */
/* Addressmap template: axi4_slave_01                                      */
/* Source filename: DWC_ddr_umctl2.csr, line: 6372                         */
#define AXI4_SLAVE_01_SIZE 0x1000u
#define AXI4_SLAVE_01_BYTE_SIZE 0x1000u
/* Memory member: axi4_slave_01.AXI_block_0                                */
/* Memory type referenced: axi4_slave_01::AXI_block_0                      */
/* Memory template referenced: axi4_slave_01::AXI_block_0                  */
#define AXI4_SLAVE_01_AXI_BLOCK_0_OFFSET 0x0u
#define AXI4_SLAVE_01_AXI_BLOCK_0_BYTE_OFFSET 0x0u
#define AXI4_SLAVE_01_AXI_BLOCK_0_READ_ACCESS 1u
#define AXI4_SLAVE_01_AXI_BLOCK_0_WRITE_ACCESS 1u
#define AXI4_SLAVE_01_AXI_BLOCK_0_READ_MASK 0xfffffffful
#define AXI4_SLAVE_01_AXI_BLOCK_0_WRITE_MASK 0xfffffffful

/* Memory type: axi4_slave_01::AXI_block_0                                 */
/* Memory template: axi4_slave_01::AXI_block_0                             */
/* Source filename: DWC_ddr_umctl2.csr, line: 6376                         */
#define AXI4_SLAVE_01_AXI_BLOCK_0_SIZE 0x1000u
#define AXI4_SLAVE_01_AXI_BLOCK_0_BYTE_SIZE 0x1000u
#define AXI4_SLAVE_01_AXI_BLOCK_0_ENTRIES 0x400ull
#define AXI4_SLAVE_01_AXI_BLOCK_0_MSB 31u
#define AXI4_SLAVE_01_AXI_BLOCK_0_LSB 0u
#define AXI4_SLAVE_01_AXI_BLOCK_0_WIDTH 32u
#define AXI4_SLAVE_01_AXI_BLOCK_0_MASK 0xfffffffful
#define AXI4_SLAVE_01_AXI_BLOCK_0_GET(x) ((x) & 0xfffffffful)
#define AXI4_SLAVE_01_AXI_BLOCK_0_SET(x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: apb_slave::UMCTL2_REGS                               */
/* Source filename: DWC_ddr_umctl2.csr, line: 23                           */
typedef struct {
   volatile uint32_t MSTR; /**< Offset 0x0 (R/W) */
   uint32_t STAT; /**< Offset 0x4 (R) */
   uint8_t _pad0[0x8];
   volatile uint32_t MRCTRL0; /**< Offset 0x10 (R/W) */
   volatile uint32_t MRCTRL1; /**< Offset 0x14 (R/W) */
   uint32_t MRSTAT; /**< Offset 0x18 (R) */
   uint8_t _pad1[0x4];
   volatile uint32_t DERATEEN; /**< Offset 0x20 (R/W) */
   volatile uint32_t DERATEINT; /**< Offset 0x24 (R/W) */
   uint8_t _pad2[0x4];
   volatile uint32_t DERATECTL; /**< Offset 0x2c (R/W) */
   volatile uint32_t PWRCTL; /**< Offset 0x30 (R/W) */
   volatile uint32_t PWRTMG; /**< Offset 0x34 (R/W) */
   volatile uint32_t HWLPCTL; /**< Offset 0x38 (R/W) */
   uint8_t _pad3[0x14];
   volatile uint32_t RFSHCTL0; /**< Offset 0x50 (R/W) */
   uint8_t _pad4[0xc];
   volatile uint32_t RFSHCTL3; /**< Offset 0x60 (R/W) */
   volatile uint32_t RFSHTMG; /**< Offset 0x64 (R/W) */
   volatile uint32_t RFSHTMG1; /**< Offset 0x68 (R/W) */
   uint8_t _pad5[0x4];
   volatile uint32_t ECCCFG0; /**< Offset 0x70 (R/W) */
   volatile uint32_t ECCCFG1; /**< Offset 0x74 (R/W) */
   uint32_t ECCSTAT; /**< Offset 0x78 (R) */
   volatile uint32_t ECCCTL; /**< Offset 0x7c (R/W) */
   uint32_t ECCERRCNT; /**< Offset 0x80 (R) */
   uint32_t ECCCADDR0; /**< Offset 0x84 (R) */
   uint32_t ECCCADDR1; /**< Offset 0x88 (R) */
   uint32_t ECCCSYN0; /**< Offset 0x8c (R) */
   uint32_t ECCCSYN1; /**< Offset 0x90 (R) */
   uint32_t ECCCSYN2; /**< Offset 0x94 (R) */
   uint32_t ECCBITMASK0; /**< Offset 0x98 (R) */
   uint32_t ECCBITMASK1; /**< Offset 0x9c (R) */
   uint32_t ECCBITMASK2; /**< Offset 0xa0 (R) */
   uint32_t ECCUADDR0; /**< Offset 0xa4 (R) */
   uint32_t ECCUADDR1; /**< Offset 0xa8 (R) */
   uint32_t ECCUSYN0; /**< Offset 0xac (R) */
   uint32_t ECCUSYN1; /**< Offset 0xb0 (R) */
   uint32_t ECCUSYN2; /**< Offset 0xb4 (R) */
   volatile uint32_t ECCPOISONADDR0; /**< Offset 0xb8 (R/W) */
   volatile uint32_t ECCPOISONADDR1; /**< Offset 0xbc (R/W) */
   volatile uint32_t CRCPARCTL0; /**< Offset 0xc0 (R/W) */
   uint8_t _pad6[0x8];
   uint32_t CRCPARSTAT; /**< Offset 0xcc (R) */
   volatile uint32_t INIT0; /**< Offset 0xd0 (R/W) */
   volatile uint32_t INIT1; /**< Offset 0xd4 (R/W) */
   volatile uint32_t INIT2; /**< Offset 0xd8 (R/W) */
   volatile uint32_t INIT3; /**< Offset 0xdc (R/W) */
   volatile uint32_t INIT4; /**< Offset 0xe0 (R/W) */
   volatile uint32_t INIT5; /**< Offset 0xe4 (R/W) */
   volatile uint32_t INIT6; /**< Offset 0xe8 (R/W) */
   volatile uint32_t INIT7; /**< Offset 0xec (R/W) */
   volatile uint32_t DIMMCTL; /**< Offset 0xf0 (R/W) */
   uint8_t _pad7[0xc];
   volatile uint32_t DRAMTMG0; /**< Offset 0x100 (R/W) */
   volatile uint32_t DRAMTMG1; /**< Offset 0x104 (R/W) */
   volatile uint32_t DRAMTMG2; /**< Offset 0x108 (R/W) */
   volatile uint32_t DRAMTMG3; /**< Offset 0x10c (R/W) */
   volatile uint32_t DRAMTMG4; /**< Offset 0x110 (R/W) */
   volatile uint32_t DRAMTMG5; /**< Offset 0x114 (R/W) */
   volatile uint32_t DRAMTMG6; /**< Offset 0x118 (R/W) */
   volatile uint32_t DRAMTMG7; /**< Offset 0x11c (R/W) */
   volatile uint32_t DRAMTMG8; /**< Offset 0x120 (R/W) */
   uint8_t _pad8[0xc];
   volatile uint32_t DRAMTMG12; /**< Offset 0x130 (R/W) */
   volatile uint32_t DRAMTMG13; /**< Offset 0x134 (R/W) */
   volatile uint32_t DRAMTMG14; /**< Offset 0x138 (R/W) */
   uint8_t _pad9[0x44];
   volatile uint32_t ZQCTL0; /**< Offset 0x180 (R/W) */
   volatile uint32_t ZQCTL1; /**< Offset 0x184 (R/W) */
   volatile uint32_t ZQCTL2; /**< Offset 0x188 (R/W) */
   uint32_t ZQSTAT; /**< Offset 0x18c (R) */
   volatile uint32_t DFITMG0; /**< Offset 0x190 (R/W) */
   volatile uint32_t DFITMG1; /**< Offset 0x194 (R/W) */
   volatile uint32_t DFILPCFG0; /**< Offset 0x198 (R/W) */
   uint8_t _pad10[0x4];
   volatile uint32_t DFIUPD0; /**< Offset 0x1a0 (R/W) */
   volatile uint32_t DFIUPD1; /**< Offset 0x1a4 (R/W) */
   volatile uint32_t DFIUPD2; /**< Offset 0x1a8 (R/W) */
   uint8_t _pad11[0x4];
   volatile uint32_t DFIMISC; /**< Offset 0x1b0 (R/W) */
   volatile uint32_t DFITMG2; /**< Offset 0x1b4 (R/W) */
   uint8_t _pad12[0x4];
   uint32_t DFISTAT; /**< Offset 0x1bc (R) */
   volatile uint32_t DBICTL; /**< Offset 0x1c0 (R/W) */
   volatile uint32_t DFIPHYMSTR; /**< Offset 0x1c4 (R/W) */
   uint8_t _pad13[0x3c];
   volatile uint32_t ADDRMAP1; /**< Offset 0x204 (R/W) */
   volatile uint32_t ADDRMAP2; /**< Offset 0x208 (R/W) */
   volatile uint32_t ADDRMAP3; /**< Offset 0x20c (R/W) */
   volatile uint32_t ADDRMAP4; /**< Offset 0x210 (R/W) */
   volatile uint32_t ADDRMAP5; /**< Offset 0x214 (R/W) */
   volatile uint32_t ADDRMAP6; /**< Offset 0x218 (R/W) */
   volatile uint32_t ADDRMAP7; /**< Offset 0x21c (R/W) */
   uint8_t _pad14[0x4];
   volatile uint32_t ADDRMAP9; /**< Offset 0x224 (R/W) */
   volatile uint32_t ADDRMAP10; /**< Offset 0x228 (R/W) */
   volatile uint32_t ADDRMAP11; /**< Offset 0x22c (R/W) */
   uint8_t _pad15[0x10];
   volatile uint32_t ODTCFG; /**< Offset 0x240 (R/W) */
   volatile uint32_t ODTMAP; /**< Offset 0x244 (R/W) */
   uint8_t _pad16[0x8];
   volatile uint32_t SCHED; /**< Offset 0x250 (R/W) */
   volatile uint32_t SCHED1; /**< Offset 0x254 (R/W) */
   uint8_t _pad17[0x4];
   volatile uint32_t PERFHPR1; /**< Offset 0x25c (R/W) */
   uint8_t _pad18[0x4];
   volatile uint32_t PERFLPR1; /**< Offset 0x264 (R/W) */
   uint8_t _pad19[0x4];
   volatile uint32_t PERFWR1; /**< Offset 0x26c (R/W) */
   uint8_t _pad20[0x90];
   volatile uint32_t DBG0; /**< Offset 0x300 (R/W) */
   volatile uint32_t DBG1; /**< Offset 0x304 (R/W) */
   uint32_t DBGCAM; /**< Offset 0x308 (R) */
   volatile uint32_t DBGCMD; /**< Offset 0x30c (R/W) */
   uint32_t DBGSTAT; /**< Offset 0x310 (R) */
   uint8_t _pad21[0x4];
   uint32_t DBGCAM1; /**< Offset 0x318 (R) */
   uint8_t _pad22[0x4];
   volatile uint32_t SWCTL; /**< Offset 0x320 (R/W) */
   uint32_t SWSTAT; /**< Offset 0x324 (R) */
   uint8_t _pad23[0x44];
   volatile uint32_t POISONCFG; /**< Offset 0x36c (R/W) */
   uint32_t POISONSTAT; /**< Offset 0x370 (R) */
   volatile uint32_t ADVECCINDEX; /**< Offset 0x374 (R/W) */
   uint8_t _pad24[0x4];
   volatile uint32_t ECCPOISONPAT0; /**< Offset 0x37c (R/W) */
   uint8_t _pad25[0x4];
   volatile uint32_t ECCPOISONPAT2; /**< Offset 0x384 (R/W) */
   uint8_t _pad26[0x68];
   uint32_t DERATESTAT; /**< Offset 0x3f0 (R) */
   uint8_t _pad27[0x4];
} Apb_slave_UMCTL2_REGS, *PTR_Apb_slave_UMCTL2_REGS;

/* Typedef for Group: apb_slave::UMCTL2_MP                                 */
/* Source filename: DWC_ddr_umctl2.csr, line: 5428                         */
typedef struct {
   uint8_t _pad0[0x4];
   uint32_t PSTAT; /**< Offset 0x4 (R) */
   volatile uint32_t PCCFG; /**< Offset 0x8 (R/W) */
   volatile uint32_t PCFGR_0; /**< Offset 0xc (R/W) */
   volatile uint32_t PCFGW_0; /**< Offset 0x10 (R/W) */
   uint8_t _pad1[0x84];
   volatile uint32_t PCTRL_0; /**< Offset 0x98 (R/W) */
   volatile uint32_t PCFGQOS0_0; /**< Offset 0x9c (R/W) */
   volatile uint32_t PCFGQOS1_0; /**< Offset 0xa0 (R/W) */
   volatile uint32_t PCFGWQOS0_0; /**< Offset 0xa4 (R/W) */
   volatile uint32_t PCFGWQOS1_0; /**< Offset 0xa8 (R/W) */
   uint8_t _pad2[0x10];
   volatile uint32_t PCFGR_1; /**< Offset 0xbc (R/W) */
   volatile uint32_t PCFGW_1; /**< Offset 0xc0 (R/W) */
   uint8_t _pad3[0x84];
   volatile uint32_t PCTRL_1; /**< Offset 0x148 (R/W) */
   volatile uint32_t PCFGQOS0_1; /**< Offset 0x14c (R/W) */
   volatile uint32_t PCFGQOS1_1; /**< Offset 0x150 (R/W) */
   volatile uint32_t PCFGWQOS0_1; /**< Offset 0x154 (R/W) */
   volatile uint32_t PCFGWQOS1_1; /**< Offset 0x158 (R/W) */
   uint8_t _pad4[0x9d0];
   volatile uint32_t SBRCTL; /**< Offset 0xb2c (R/W) */
   uint32_t SBRSTAT; /**< Offset 0xb30 (R) */
   volatile uint32_t SBRWDATA0; /**< Offset 0xb34 (R/W) */
   uint8_t _pad5[0xc0];
   uint32_t UMCTL2_VER_NUMBER; /**< Offset 0xbf8 (R) */
   uint32_t UMCTL2_VER_TYPE; /**< Offset 0xbfc (R) */
   uint8_t _pad6[0xb08];
} Apb_slave_UMCTL2_MP, *PTR_Apb_slave_UMCTL2_MP;

/* Typedef for Addressmap: apb_slave                                       */
/* Source filename: DWC_ddr_umctl2.csr, line: 6358                         */
typedef struct {
   Apb_slave_UMCTL2_REGS UMCTL2_REGS; /**< Offset 0x0 (R/W) */
   Apb_slave_UMCTL2_MP UMCTL2_MP; /**< Offset 0x3f8 (R/W) */
} Apb_slave, *PTR_Apb_slave;

/* Typedef for Memory: axi4_slave_00::AXI_block                            */
/* Source filename: DWC_ddr_umctl2.csr, line: 6364                         */
typedef struct {
   uint8_t _pad0[0x1000];
} Axi4_slave_00_AXI_block, *PTR_Axi4_slave_00_AXI_block;

/* Typedef for Addressmap: axi4_slave_00                                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 6370                         */
typedef struct {
   Axi4_slave_00_AXI_block AXI_block; /**< Offset 0x0 (R/W) */
} Axi4_slave_00, *PTR_Axi4_slave_00;

/* Typedef for Memory: axi4_slave_01::AXI_block_0                          */
/* Source filename: DWC_ddr_umctl2.csr, line: 6376                         */
typedef struct {
   uint8_t _pad0[0x1000];
} Axi4_slave_01_AXI_block_0, *PTR_Axi4_slave_01_AXI_block_0;

/* Typedef for Addressmap: axi4_slave_01                                   */
/* Source filename: DWC_ddr_umctl2.csr, line: 6382                         */
typedef struct {
   Axi4_slave_01_AXI_block_0 AXI_block_0; /**< Offset 0x0 (R/W) */
} Axi4_slave_01, *PTR_Axi4_slave_01;

#endif
