# SAR_SPIM_USB_Test01
# 2016-05-13 08:41:27Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "\LCD_Char:LCDPort(0)\" iocell 2 0
set_io "\LCD_Char:LCDPort(1)\" iocell 2 1
set_io "\LCD_Char:LCDPort(2)\" iocell 2 2
set_io "\LCD_Char:LCDPort(3)\" iocell 2 3
set_io "\LCD_Char:LCDPort(4)\" iocell 2 4
set_io "\LCD_Char:LCDPort(5)\" iocell 2 5
set_io "\LCD_Char:LCDPort(6)\" iocell 2 6
set_io "MOSI_1(0)" iocell 3 1
set_io "SCLK_1(0)" iocell 3 2
set_io "MISO_1(0)" iocell 3 0
set_io "SS_1(0)" iocell 3 3
set_io "Dev_mosi(0)" iocell 0 1
set_io "Dev_sclk(0)" iocell 0 2
set_io "Dev_ss(0)" iocell 0 3
set_io "Dev_miso(0)" iocell 0 0
set_io "Dev_GND(0)" iocell 0 4
set_location "\SPIS:BSPIS:inv_ss\" 0 3 1 0
set_location "\SPIS:BSPIS:tx_load\" 0 3 0 2
set_location "\SPIS:BSPIS:byte_complete\" 1 4 0 2
set_location "\SPIS:BSPIS:rx_buf_overrun\" 1 4 0 3
set_location "Net_20" 1 3 0 0
set_location "\SPIS:BSPIS:mosi_buf_overrun\" 0 3 0 3
set_location "\SPIS:BSPIS:tx_status_0\" 1 4 0 0
set_location "\SPIS:BSPIS:rx_status_4\" 1 3 0 1
set_location "\SPIS:BSPIS:mosi_to_dp\" 0 3 0 0
set_location "\SPIS:BSPIS:sync_1\" 0 4 5 3
set_location "\SPIS:BSPIS:sync_2\" 0 4 5 0
set_location "\SPIS:BSPIS:sync_3\" 0 4 5 2
set_location "\SPIS:BSPIS:sync_4\" 0 4 5 1
set_location "\SPIS:BSPIS:BitCounter\" 0 3 7
set_location "\SPIS:BSPIS:TxStsReg\" 1 4 4
set_location "\SPIS:BSPIS:RxStsReg\" 1 3 4
set_location "\SPIS:BSPIS:sR16:Dp:u0\" 0 3 2
set_location "\SPIS:BSPIS:sR16:Dp:u1\" 1 3 2
set_location "\SPIS:BSPIS:dpcounter_one_reg\" 1 4 0 1
set_location "\SPIS:BSPIS:mosi_buf_overrun_fin\" 1 4 1 0
set_location "\SPIS:BSPIS:mosi_tmp\" 0 3 0 1
