# Reading pref.tcl
# do lab4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying G:/Applications/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {N:/GitHub/ECE-3270/Lab 4/REG1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:51 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work N:/GitHub/ECE-3270/Lab 4/REG1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity REG1
# -- Compiling architecture mixed of REG1
# End time: 14:06:51 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {N:/GitHub/ECE-3270/Lab 4/simulation/modelsim/REG1.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:52 on Apr 29,2022
# vcom -reportprogress 300 -93 -work work N:/GitHub/ECE-3270/Lab 4/simulation/modelsim/REG1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG1_vhd_tst
# -- Compiling architecture REG1_arch of REG1_vhd_tst
# ** Warning: N:/GitHub/ECE-3270/Lab 4/simulation/modelsim/REG1.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: N:/GitHub/ECE-3270/Lab 4/simulation/modelsim/REG1.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: N:/GitHub/ECE-3270/Lab 4/simulation/modelsim/REG1.vht(84): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: N:/GitHub/ECE-3270/Lab 4/simulation/modelsim/REG1.vht(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 14:06:52 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  REG1_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" REG1_vhd_tst 
# Start time: 14:06:52 on Apr 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg1_vhd_tst(reg1_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.reg1(mixed)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:07:02 on Apr 29,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
