// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Canny_accel.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const int Canny_accel::C_S_AXI_DATA_WIDTH = "100000";
const int Canny_accel::C_S_AXI_WSTRB_WIDTH = "100";
const int Canny_accel::C_S_AXI_ADDR_WIDTH = "100000";
const sc_logic Canny_accel::ap_const_logic_1 = sc_dt::Log_1;
const int Canny_accel::C_M_AXI_GMEM0_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int Canny_accel::C_M_AXI_GMEM0_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int Canny_accel::C_M_AXI_GMEM0_CACHE_VALUE = "11";
const int Canny_accel::C_M_AXI_ID_WIDTH = "1";
const int Canny_accel::C_M_AXI_ADDR_WIDTH = "100000";
const int Canny_accel::C_M_AXI_DATA_WIDTH = "100000";
const int Canny_accel::C_M_AXI_WSTRB_WIDTH = "100";
const int Canny_accel::C_M_AXI_AWUSER_WIDTH = "1";
const int Canny_accel::C_M_AXI_ARUSER_WIDTH = "1";
const int Canny_accel::C_M_AXI_WUSER_WIDTH = "1";
const int Canny_accel::C_M_AXI_RUSER_WIDTH = "1";
const int Canny_accel::C_M_AXI_BUSER_WIDTH = "1";
const int Canny_accel::C_M_AXI_GMEM1_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int Canny_accel::C_M_AXI_GMEM1_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int Canny_accel::C_M_AXI_GMEM1_CACHE_VALUE = "11";
const sc_logic Canny_accel::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> Canny_accel::ap_const_lv8_0 = "00000000";
const sc_lv<1> Canny_accel::ap_const_lv1_0 = "0";
const sc_lv<2> Canny_accel::ap_const_lv2_0 = "00";
const sc_lv<2> Canny_accel::ap_const_lv2_1 = "1";
const bool Canny_accel::ap_const_boolean_1 = true;
const sc_lv<32> Canny_accel::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Canny_accel::ap_const_lv32_1 = "1";
const sc_lv<1> Canny_accel::ap_const_lv1_1 = "1";
const sc_lv<3> Canny_accel::ap_const_lv3_0 = "000";
const sc_lv<3> Canny_accel::ap_const_lv3_1 = "1";
const sc_lv<4> Canny_accel::ap_const_lv4_0 = "0000";
const sc_lv<4> Canny_accel::ap_const_lv4_1 = "1";
const sc_lv<8> Canny_accel::ap_const_lv8_1 = "1";

Canny_accel::Canny_accel(sc_module_name name) : sc_module(name), mVcdFile(0) {
    Canny_accel_control_s_axi_U = new Canny_accel_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>("Canny_accel_control_s_axi_U");
    Canny_accel_control_s_axi_U->AWVALID(s_axi_control_AWVALID);
    Canny_accel_control_s_axi_U->AWREADY(s_axi_control_AWREADY);
    Canny_accel_control_s_axi_U->AWADDR(s_axi_control_AWADDR);
    Canny_accel_control_s_axi_U->WVALID(s_axi_control_WVALID);
    Canny_accel_control_s_axi_U->WREADY(s_axi_control_WREADY);
    Canny_accel_control_s_axi_U->WDATA(s_axi_control_WDATA);
    Canny_accel_control_s_axi_U->WSTRB(s_axi_control_WSTRB);
    Canny_accel_control_s_axi_U->ARVALID(s_axi_control_ARVALID);
    Canny_accel_control_s_axi_U->ARREADY(s_axi_control_ARREADY);
    Canny_accel_control_s_axi_U->ARADDR(s_axi_control_ARADDR);
    Canny_accel_control_s_axi_U->RVALID(s_axi_control_RVALID);
    Canny_accel_control_s_axi_U->RREADY(s_axi_control_RREADY);
    Canny_accel_control_s_axi_U->RDATA(s_axi_control_RDATA);
    Canny_accel_control_s_axi_U->RRESP(s_axi_control_RRESP);
    Canny_accel_control_s_axi_U->BVALID(s_axi_control_BVALID);
    Canny_accel_control_s_axi_U->BREADY(s_axi_control_BREADY);
    Canny_accel_control_s_axi_U->BRESP(s_axi_control_BRESP);
    Canny_accel_control_s_axi_U->ACLK(ap_clk);
    Canny_accel_control_s_axi_U->ARESET(ap_rst_n_inv);
    Canny_accel_control_s_axi_U->ACLK_EN(ap_var_for_const0);
    Canny_accel_control_s_axi_U->ap_start(ap_start);
    Canny_accel_control_s_axi_U->interrupt(interrupt);
    Canny_accel_control_s_axi_U->ap_ready(ap_ready);
    Canny_accel_control_s_axi_U->ap_done(ap_done);
    Canny_accel_control_s_axi_U->ap_idle(ap_idle);
    Canny_accel_control_s_axi_U->img_inp_V(img_inp_V);
    Canny_accel_control_s_axi_U->img_out_V(img_out_V);
    Canny_accel_control_s_axi_U->rows(rows);
    Canny_accel_control_s_axi_U->cols(cols);
    Canny_accel_control_s_axi_U->low_threshold(low_threshold);
    Canny_accel_control_s_axi_U->high_threshold(high_threshold);
    Canny_accel_gmem0_m_axi_U = new Canny_accel_gmem0_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>("Canny_accel_gmem0_m_axi_U");
    Canny_accel_gmem0_m_axi_U->AWVALID(m_axi_gmem0_AWVALID);
    Canny_accel_gmem0_m_axi_U->AWREADY(m_axi_gmem0_AWREADY);
    Canny_accel_gmem0_m_axi_U->AWADDR(m_axi_gmem0_AWADDR);
    Canny_accel_gmem0_m_axi_U->AWID(m_axi_gmem0_AWID);
    Canny_accel_gmem0_m_axi_U->AWLEN(m_axi_gmem0_AWLEN);
    Canny_accel_gmem0_m_axi_U->AWSIZE(m_axi_gmem0_AWSIZE);
    Canny_accel_gmem0_m_axi_U->AWBURST(m_axi_gmem0_AWBURST);
    Canny_accel_gmem0_m_axi_U->AWLOCK(m_axi_gmem0_AWLOCK);
    Canny_accel_gmem0_m_axi_U->AWCACHE(m_axi_gmem0_AWCACHE);
    Canny_accel_gmem0_m_axi_U->AWPROT(m_axi_gmem0_AWPROT);
    Canny_accel_gmem0_m_axi_U->AWQOS(m_axi_gmem0_AWQOS);
    Canny_accel_gmem0_m_axi_U->AWREGION(m_axi_gmem0_AWREGION);
    Canny_accel_gmem0_m_axi_U->AWUSER(m_axi_gmem0_AWUSER);
    Canny_accel_gmem0_m_axi_U->WVALID(m_axi_gmem0_WVALID);
    Canny_accel_gmem0_m_axi_U->WREADY(m_axi_gmem0_WREADY);
    Canny_accel_gmem0_m_axi_U->WDATA(m_axi_gmem0_WDATA);
    Canny_accel_gmem0_m_axi_U->WSTRB(m_axi_gmem0_WSTRB);
    Canny_accel_gmem0_m_axi_U->WLAST(m_axi_gmem0_WLAST);
    Canny_accel_gmem0_m_axi_U->WID(m_axi_gmem0_WID);
    Canny_accel_gmem0_m_axi_U->WUSER(m_axi_gmem0_WUSER);
    Canny_accel_gmem0_m_axi_U->ARVALID(m_axi_gmem0_ARVALID);
    Canny_accel_gmem0_m_axi_U->ARREADY(m_axi_gmem0_ARREADY);
    Canny_accel_gmem0_m_axi_U->ARADDR(m_axi_gmem0_ARADDR);
    Canny_accel_gmem0_m_axi_U->ARID(m_axi_gmem0_ARID);
    Canny_accel_gmem0_m_axi_U->ARLEN(m_axi_gmem0_ARLEN);
    Canny_accel_gmem0_m_axi_U->ARSIZE(m_axi_gmem0_ARSIZE);
    Canny_accel_gmem0_m_axi_U->ARBURST(m_axi_gmem0_ARBURST);
    Canny_accel_gmem0_m_axi_U->ARLOCK(m_axi_gmem0_ARLOCK);
    Canny_accel_gmem0_m_axi_U->ARCACHE(m_axi_gmem0_ARCACHE);
    Canny_accel_gmem0_m_axi_U->ARPROT(m_axi_gmem0_ARPROT);
    Canny_accel_gmem0_m_axi_U->ARQOS(m_axi_gmem0_ARQOS);
    Canny_accel_gmem0_m_axi_U->ARREGION(m_axi_gmem0_ARREGION);
    Canny_accel_gmem0_m_axi_U->ARUSER(m_axi_gmem0_ARUSER);
    Canny_accel_gmem0_m_axi_U->RVALID(m_axi_gmem0_RVALID);
    Canny_accel_gmem0_m_axi_U->RREADY(m_axi_gmem0_RREADY);
    Canny_accel_gmem0_m_axi_U->RDATA(m_axi_gmem0_RDATA);
    Canny_accel_gmem0_m_axi_U->RLAST(m_axi_gmem0_RLAST);
    Canny_accel_gmem0_m_axi_U->RID(m_axi_gmem0_RID);
    Canny_accel_gmem0_m_axi_U->RUSER(m_axi_gmem0_RUSER);
    Canny_accel_gmem0_m_axi_U->RRESP(m_axi_gmem0_RRESP);
    Canny_accel_gmem0_m_axi_U->BVALID(m_axi_gmem0_BVALID);
    Canny_accel_gmem0_m_axi_U->BREADY(m_axi_gmem0_BREADY);
    Canny_accel_gmem0_m_axi_U->BRESP(m_axi_gmem0_BRESP);
    Canny_accel_gmem0_m_axi_U->BID(m_axi_gmem0_BID);
    Canny_accel_gmem0_m_axi_U->BUSER(m_axi_gmem0_BUSER);
    Canny_accel_gmem0_m_axi_U->ACLK(ap_clk);
    Canny_accel_gmem0_m_axi_U->ARESET(ap_rst_n_inv);
    Canny_accel_gmem0_m_axi_U->ACLK_EN(ap_var_for_const0);
    Canny_accel_gmem0_m_axi_U->I_ARVALID(Array2xfMat_U0_m_axi_srcPtr_V_ARVALID);
    Canny_accel_gmem0_m_axi_U->I_ARREADY(gmem0_ARREADY);
    Canny_accel_gmem0_m_axi_U->I_ARADDR(Array2xfMat_U0_m_axi_srcPtr_V_ARADDR);
    Canny_accel_gmem0_m_axi_U->I_ARID(Array2xfMat_U0_m_axi_srcPtr_V_ARID);
    Canny_accel_gmem0_m_axi_U->I_ARLEN(Array2xfMat_U0_m_axi_srcPtr_V_ARLEN);
    Canny_accel_gmem0_m_axi_U->I_ARSIZE(Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE);
    Canny_accel_gmem0_m_axi_U->I_ARLOCK(Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK);
    Canny_accel_gmem0_m_axi_U->I_ARCACHE(Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE);
    Canny_accel_gmem0_m_axi_U->I_ARQOS(Array2xfMat_U0_m_axi_srcPtr_V_ARQOS);
    Canny_accel_gmem0_m_axi_U->I_ARPROT(Array2xfMat_U0_m_axi_srcPtr_V_ARPROT);
    Canny_accel_gmem0_m_axi_U->I_ARUSER(Array2xfMat_U0_m_axi_srcPtr_V_ARUSER);
    Canny_accel_gmem0_m_axi_U->I_ARBURST(Array2xfMat_U0_m_axi_srcPtr_V_ARBURST);
    Canny_accel_gmem0_m_axi_U->I_ARREGION(Array2xfMat_U0_m_axi_srcPtr_V_ARREGION);
    Canny_accel_gmem0_m_axi_U->I_RVALID(gmem0_RVALID);
    Canny_accel_gmem0_m_axi_U->I_RREADY(Array2xfMat_U0_m_axi_srcPtr_V_RREADY);
    Canny_accel_gmem0_m_axi_U->I_RDATA(gmem0_RDATA);
    Canny_accel_gmem0_m_axi_U->I_RID(gmem0_RID);
    Canny_accel_gmem0_m_axi_U->I_RUSER(gmem0_RUSER);
    Canny_accel_gmem0_m_axi_U->I_RRESP(gmem0_RRESP);
    Canny_accel_gmem0_m_axi_U->I_RLAST(gmem0_RLAST);
    Canny_accel_gmem0_m_axi_U->I_AWVALID(ap_var_for_const1);
    Canny_accel_gmem0_m_axi_U->I_AWREADY(gmem0_AWREADY);
    Canny_accel_gmem0_m_axi_U->I_AWADDR(ap_var_for_const2);
    Canny_accel_gmem0_m_axi_U->I_AWID(ap_var_for_const3);
    Canny_accel_gmem0_m_axi_U->I_AWLEN(ap_var_for_const2);
    Canny_accel_gmem0_m_axi_U->I_AWSIZE(ap_var_for_const4);
    Canny_accel_gmem0_m_axi_U->I_AWLOCK(ap_var_for_const5);
    Canny_accel_gmem0_m_axi_U->I_AWCACHE(ap_var_for_const6);
    Canny_accel_gmem0_m_axi_U->I_AWQOS(ap_var_for_const6);
    Canny_accel_gmem0_m_axi_U->I_AWPROT(ap_var_for_const4);
    Canny_accel_gmem0_m_axi_U->I_AWUSER(ap_var_for_const3);
    Canny_accel_gmem0_m_axi_U->I_AWBURST(ap_var_for_const5);
    Canny_accel_gmem0_m_axi_U->I_AWREGION(ap_var_for_const6);
    Canny_accel_gmem0_m_axi_U->I_WVALID(ap_var_for_const1);
    Canny_accel_gmem0_m_axi_U->I_WREADY(gmem0_WREADY);
    Canny_accel_gmem0_m_axi_U->I_WDATA(ap_var_for_const7);
    Canny_accel_gmem0_m_axi_U->I_WID(ap_var_for_const3);
    Canny_accel_gmem0_m_axi_U->I_WUSER(ap_var_for_const3);
    Canny_accel_gmem0_m_axi_U->I_WLAST(ap_var_for_const1);
    Canny_accel_gmem0_m_axi_U->I_WSTRB(ap_var_for_const3);
    Canny_accel_gmem0_m_axi_U->I_BVALID(gmem0_BVALID);
    Canny_accel_gmem0_m_axi_U->I_BREADY(ap_var_for_const1);
    Canny_accel_gmem0_m_axi_U->I_BRESP(gmem0_BRESP);
    Canny_accel_gmem0_m_axi_U->I_BID(gmem0_BID);
    Canny_accel_gmem0_m_axi_U->I_BUSER(gmem0_BUSER);
    Canny_accel_gmem1_m_axi_U = new Canny_accel_gmem1_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>("Canny_accel_gmem1_m_axi_U");
    Canny_accel_gmem1_m_axi_U->AWVALID(m_axi_gmem1_AWVALID);
    Canny_accel_gmem1_m_axi_U->AWREADY(m_axi_gmem1_AWREADY);
    Canny_accel_gmem1_m_axi_U->AWADDR(m_axi_gmem1_AWADDR);
    Canny_accel_gmem1_m_axi_U->AWID(m_axi_gmem1_AWID);
    Canny_accel_gmem1_m_axi_U->AWLEN(m_axi_gmem1_AWLEN);
    Canny_accel_gmem1_m_axi_U->AWSIZE(m_axi_gmem1_AWSIZE);
    Canny_accel_gmem1_m_axi_U->AWBURST(m_axi_gmem1_AWBURST);
    Canny_accel_gmem1_m_axi_U->AWLOCK(m_axi_gmem1_AWLOCK);
    Canny_accel_gmem1_m_axi_U->AWCACHE(m_axi_gmem1_AWCACHE);
    Canny_accel_gmem1_m_axi_U->AWPROT(m_axi_gmem1_AWPROT);
    Canny_accel_gmem1_m_axi_U->AWQOS(m_axi_gmem1_AWQOS);
    Canny_accel_gmem1_m_axi_U->AWREGION(m_axi_gmem1_AWREGION);
    Canny_accel_gmem1_m_axi_U->AWUSER(m_axi_gmem1_AWUSER);
    Canny_accel_gmem1_m_axi_U->WVALID(m_axi_gmem1_WVALID);
    Canny_accel_gmem1_m_axi_U->WREADY(m_axi_gmem1_WREADY);
    Canny_accel_gmem1_m_axi_U->WDATA(m_axi_gmem1_WDATA);
    Canny_accel_gmem1_m_axi_U->WSTRB(m_axi_gmem1_WSTRB);
    Canny_accel_gmem1_m_axi_U->WLAST(m_axi_gmem1_WLAST);
    Canny_accel_gmem1_m_axi_U->WID(m_axi_gmem1_WID);
    Canny_accel_gmem1_m_axi_U->WUSER(m_axi_gmem1_WUSER);
    Canny_accel_gmem1_m_axi_U->ARVALID(m_axi_gmem1_ARVALID);
    Canny_accel_gmem1_m_axi_U->ARREADY(m_axi_gmem1_ARREADY);
    Canny_accel_gmem1_m_axi_U->ARADDR(m_axi_gmem1_ARADDR);
    Canny_accel_gmem1_m_axi_U->ARID(m_axi_gmem1_ARID);
    Canny_accel_gmem1_m_axi_U->ARLEN(m_axi_gmem1_ARLEN);
    Canny_accel_gmem1_m_axi_U->ARSIZE(m_axi_gmem1_ARSIZE);
    Canny_accel_gmem1_m_axi_U->ARBURST(m_axi_gmem1_ARBURST);
    Canny_accel_gmem1_m_axi_U->ARLOCK(m_axi_gmem1_ARLOCK);
    Canny_accel_gmem1_m_axi_U->ARCACHE(m_axi_gmem1_ARCACHE);
    Canny_accel_gmem1_m_axi_U->ARPROT(m_axi_gmem1_ARPROT);
    Canny_accel_gmem1_m_axi_U->ARQOS(m_axi_gmem1_ARQOS);
    Canny_accel_gmem1_m_axi_U->ARREGION(m_axi_gmem1_ARREGION);
    Canny_accel_gmem1_m_axi_U->ARUSER(m_axi_gmem1_ARUSER);
    Canny_accel_gmem1_m_axi_U->RVALID(m_axi_gmem1_RVALID);
    Canny_accel_gmem1_m_axi_U->RREADY(m_axi_gmem1_RREADY);
    Canny_accel_gmem1_m_axi_U->RDATA(m_axi_gmem1_RDATA);
    Canny_accel_gmem1_m_axi_U->RLAST(m_axi_gmem1_RLAST);
    Canny_accel_gmem1_m_axi_U->RID(m_axi_gmem1_RID);
    Canny_accel_gmem1_m_axi_U->RUSER(m_axi_gmem1_RUSER);
    Canny_accel_gmem1_m_axi_U->RRESP(m_axi_gmem1_RRESP);
    Canny_accel_gmem1_m_axi_U->BVALID(m_axi_gmem1_BVALID);
    Canny_accel_gmem1_m_axi_U->BREADY(m_axi_gmem1_BREADY);
    Canny_accel_gmem1_m_axi_U->BRESP(m_axi_gmem1_BRESP);
    Canny_accel_gmem1_m_axi_U->BID(m_axi_gmem1_BID);
    Canny_accel_gmem1_m_axi_U->BUSER(m_axi_gmem1_BUSER);
    Canny_accel_gmem1_m_axi_U->ACLK(ap_clk);
    Canny_accel_gmem1_m_axi_U->ARESET(ap_rst_n_inv);
    Canny_accel_gmem1_m_axi_U->ACLK_EN(ap_var_for_const0);
    Canny_accel_gmem1_m_axi_U->I_ARVALID(ap_var_for_const1);
    Canny_accel_gmem1_m_axi_U->I_ARREADY(gmem1_ARREADY);
    Canny_accel_gmem1_m_axi_U->I_ARADDR(ap_var_for_const2);
    Canny_accel_gmem1_m_axi_U->I_ARID(ap_var_for_const3);
    Canny_accel_gmem1_m_axi_U->I_ARLEN(ap_var_for_const2);
    Canny_accel_gmem1_m_axi_U->I_ARSIZE(ap_var_for_const4);
    Canny_accel_gmem1_m_axi_U->I_ARLOCK(ap_var_for_const5);
    Canny_accel_gmem1_m_axi_U->I_ARCACHE(ap_var_for_const6);
    Canny_accel_gmem1_m_axi_U->I_ARQOS(ap_var_for_const6);
    Canny_accel_gmem1_m_axi_U->I_ARPROT(ap_var_for_const4);
    Canny_accel_gmem1_m_axi_U->I_ARUSER(ap_var_for_const3);
    Canny_accel_gmem1_m_axi_U->I_ARBURST(ap_var_for_const5);
    Canny_accel_gmem1_m_axi_U->I_ARREGION(ap_var_for_const6);
    Canny_accel_gmem1_m_axi_U->I_RVALID(gmem1_RVALID);
    Canny_accel_gmem1_m_axi_U->I_RREADY(ap_var_for_const1);
    Canny_accel_gmem1_m_axi_U->I_RDATA(gmem1_RDATA);
    Canny_accel_gmem1_m_axi_U->I_RID(gmem1_RID);
    Canny_accel_gmem1_m_axi_U->I_RUSER(gmem1_RUSER);
    Canny_accel_gmem1_m_axi_U->I_RRESP(gmem1_RRESP);
    Canny_accel_gmem1_m_axi_U->I_RLAST(gmem1_RLAST);
    Canny_accel_gmem1_m_axi_U->I_AWVALID(xfMat2Array_U0_m_axi_dstPtr_V_AWVALID);
    Canny_accel_gmem1_m_axi_U->I_AWREADY(gmem1_AWREADY);
    Canny_accel_gmem1_m_axi_U->I_AWADDR(xfMat2Array_U0_m_axi_dstPtr_V_AWADDR);
    Canny_accel_gmem1_m_axi_U->I_AWID(xfMat2Array_U0_m_axi_dstPtr_V_AWID);
    Canny_accel_gmem1_m_axi_U->I_AWLEN(xfMat2Array_U0_m_axi_dstPtr_V_AWLEN);
    Canny_accel_gmem1_m_axi_U->I_AWSIZE(xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE);
    Canny_accel_gmem1_m_axi_U->I_AWLOCK(xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK);
    Canny_accel_gmem1_m_axi_U->I_AWCACHE(xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE);
    Canny_accel_gmem1_m_axi_U->I_AWQOS(xfMat2Array_U0_m_axi_dstPtr_V_AWQOS);
    Canny_accel_gmem1_m_axi_U->I_AWPROT(xfMat2Array_U0_m_axi_dstPtr_V_AWPROT);
    Canny_accel_gmem1_m_axi_U->I_AWUSER(xfMat2Array_U0_m_axi_dstPtr_V_AWUSER);
    Canny_accel_gmem1_m_axi_U->I_AWBURST(xfMat2Array_U0_m_axi_dstPtr_V_AWBURST);
    Canny_accel_gmem1_m_axi_U->I_AWREGION(xfMat2Array_U0_m_axi_dstPtr_V_AWREGION);
    Canny_accel_gmem1_m_axi_U->I_WVALID(xfMat2Array_U0_m_axi_dstPtr_V_WVALID);
    Canny_accel_gmem1_m_axi_U->I_WREADY(gmem1_WREADY);
    Canny_accel_gmem1_m_axi_U->I_WDATA(xfMat2Array_U0_m_axi_dstPtr_V_WDATA);
    Canny_accel_gmem1_m_axi_U->I_WID(xfMat2Array_U0_m_axi_dstPtr_V_WID);
    Canny_accel_gmem1_m_axi_U->I_WUSER(xfMat2Array_U0_m_axi_dstPtr_V_WUSER);
    Canny_accel_gmem1_m_axi_U->I_WLAST(xfMat2Array_U0_m_axi_dstPtr_V_WLAST);
    Canny_accel_gmem1_m_axi_U->I_WSTRB(xfMat2Array_U0_m_axi_dstPtr_V_WSTRB);
    Canny_accel_gmem1_m_axi_U->I_BVALID(gmem1_BVALID);
    Canny_accel_gmem1_m_axi_U->I_BREADY(xfMat2Array_U0_m_axi_dstPtr_V_BREADY);
    Canny_accel_gmem1_m_axi_U->I_BRESP(gmem1_BRESP);
    Canny_accel_gmem1_m_axi_U->I_BID(gmem1_BID);
    Canny_accel_gmem1_m_axi_U->I_BUSER(gmem1_BUSER);
    imgInput_data_V_U = new Canny_accel_imgIndEe("imgInput_data_V_U");
    imgInput_data_V_U->clk(ap_clk);
    imgInput_data_V_U->reset(ap_rst_n_inv);
    imgInput_data_V_U->i_address0(Array2xfMat_U0_dstMat_data_V_address0);
    imgInput_data_V_U->i_ce0(Array2xfMat_U0_dstMat_data_V_ce0);
    imgInput_data_V_U->i_we0(Array2xfMat_U0_dstMat_data_V_we0);
    imgInput_data_V_U->i_d0(Array2xfMat_U0_dstMat_data_V_d0);
    imgInput_data_V_U->i_q0(imgInput_data_V_i_q0);
    imgInput_data_V_U->t_address0(binary_threshold_U0_src_data_V_address0);
    imgInput_data_V_U->t_ce0(binary_threshold_U0_src_data_V_ce0);
    imgInput_data_V_U->t_we0(ap_var_for_const1);
    imgInput_data_V_U->t_d0(ap_var_for_const7);
    imgInput_data_V_U->t_q0(imgInput_data_V_t_q0);
    imgInput_data_V_U->i_ce(ap_var_for_const0);
    imgInput_data_V_U->t_ce(ap_var_for_const0);
    imgInput_data_V_U->i_full_n(imgInput_data_V_i_full_n);
    imgInput_data_V_U->i_write(Array2xfMat_U0_ap_done);
    imgInput_data_V_U->t_empty_n(imgInput_data_V_t_empty_n);
    imgInput_data_V_U->t_read(binary_threshold_U0_ap_ready);
    imgOutput_data_V_U = new Canny_accel_imgOueOg("imgOutput_data_V_U");
    imgOutput_data_V_U->clk(ap_clk);
    imgOutput_data_V_U->reset(ap_rst_n_inv);
    imgOutput_data_V_U->i_address0(binary_threshold_U0_dst_data_V_address0);
    imgOutput_data_V_U->i_ce0(binary_threshold_U0_dst_data_V_ce0);
    imgOutput_data_V_U->i_we0(binary_threshold_U0_dst_data_V_we0);
    imgOutput_data_V_U->i_d0(binary_threshold_U0_dst_data_V_d0);
    imgOutput_data_V_U->i_q0(imgOutput_data_V_i_q0);
    imgOutput_data_V_U->t_address0(xfMat2Array_U0_srcMat_data_V_address0);
    imgOutput_data_V_U->t_ce0(xfMat2Array_U0_srcMat_data_V_ce0);
    imgOutput_data_V_U->t_we0(ap_var_for_const1);
    imgOutput_data_V_U->t_d0(ap_var_for_const3);
    imgOutput_data_V_U->t_q0(imgOutput_data_V_t_q0);
    imgOutput_data_V_U->i_ce(ap_var_for_const0);
    imgOutput_data_V_U->t_ce(ap_var_for_const0);
    imgOutput_data_V_U->i_full_n(imgOutput_data_V_i_full_n);
    imgOutput_data_V_U->i_write(binary_threshold_U0_ap_done);
    imgOutput_data_V_U->t_empty_n(imgOutput_data_V_t_empty_n);
    imgOutput_data_V_U->t_read(xfMat2Array_U0_ap_ready);
    Block_Mat_exit45_pro_U0 = new Block_Mat_exit45_pro("Block_Mat_exit45_pro_U0");
    Block_Mat_exit45_pro_U0->ap_clk(ap_clk);
    Block_Mat_exit45_pro_U0->ap_rst(ap_rst_n_inv);
    Block_Mat_exit45_pro_U0->ap_start(Block_Mat_exit45_pro_U0_ap_start);
    Block_Mat_exit45_pro_U0->ap_done(Block_Mat_exit45_pro_U0_ap_done);
    Block_Mat_exit45_pro_U0->ap_continue(Block_Mat_exit45_pro_U0_ap_continue);
    Block_Mat_exit45_pro_U0->ap_idle(Block_Mat_exit45_pro_U0_ap_idle);
    Block_Mat_exit45_pro_U0->ap_ready(Block_Mat_exit45_pro_U0_ap_ready);
    Block_Mat_exit45_pro_U0->rows(rows);
    Block_Mat_exit45_pro_U0->cols(cols);
    Block_Mat_exit45_pro_U0->low_threshold(low_threshold);
    Block_Mat_exit45_pro_U0->imgInput_rows_out_din(Block_Mat_exit45_pro_U0_imgInput_rows_out_din);
    Block_Mat_exit45_pro_U0->imgInput_rows_out_full_n(imgInput_rows_c_full_n);
    Block_Mat_exit45_pro_U0->imgInput_rows_out_write(Block_Mat_exit45_pro_U0_imgInput_rows_out_write);
    Block_Mat_exit45_pro_U0->imgInput_cols_out_din(Block_Mat_exit45_pro_U0_imgInput_cols_out_din);
    Block_Mat_exit45_pro_U0->imgInput_cols_out_full_n(imgInput_cols_c_full_n);
    Block_Mat_exit45_pro_U0->imgInput_cols_out_write(Block_Mat_exit45_pro_U0_imgInput_cols_out_write);
    Block_Mat_exit45_pro_U0->imgOutput_rows_out_din(Block_Mat_exit45_pro_U0_imgOutput_rows_out_din);
    Block_Mat_exit45_pro_U0->imgOutput_rows_out_full_n(imgOutput_rows_c_full_n);
    Block_Mat_exit45_pro_U0->imgOutput_rows_out_write(Block_Mat_exit45_pro_U0_imgOutput_rows_out_write);
    Block_Mat_exit45_pro_U0->imgOutput_cols_out_din(Block_Mat_exit45_pro_U0_imgOutput_cols_out_din);
    Block_Mat_exit45_pro_U0->imgOutput_cols_out_full_n(imgOutput_cols_c_full_n);
    Block_Mat_exit45_pro_U0->imgOutput_cols_out_write(Block_Mat_exit45_pro_U0_imgOutput_cols_out_write);
    Block_Mat_exit45_pro_U0->low_threshold_out_din(Block_Mat_exit45_pro_U0_low_threshold_out_din);
    Block_Mat_exit45_pro_U0->low_threshold_out_full_n(low_threshold_c_full_n);
    Block_Mat_exit45_pro_U0->low_threshold_out_write(Block_Mat_exit45_pro_U0_low_threshold_out_write);
    Block_Mat_exit45_pro_U0->img_inp_V(img_inp_V);
    Block_Mat_exit45_pro_U0->img_out_V(img_out_V);
    Block_Mat_exit45_pro_U0->img_inp_V_out_din(Block_Mat_exit45_pro_U0_img_inp_V_out_din);
    Block_Mat_exit45_pro_U0->img_inp_V_out_full_n(img_inp_V_c_full_n);
    Block_Mat_exit45_pro_U0->img_inp_V_out_write(Block_Mat_exit45_pro_U0_img_inp_V_out_write);
    Block_Mat_exit45_pro_U0->img_out_V_out_din(Block_Mat_exit45_pro_U0_img_out_V_out_din);
    Block_Mat_exit45_pro_U0->img_out_V_out_full_n(img_out_V_c_full_n);
    Block_Mat_exit45_pro_U0->img_out_V_out_write(Block_Mat_exit45_pro_U0_img_out_V_out_write);
    Array2xfMat_U0 = new Array2xfMat("Array2xfMat_U0");
    Array2xfMat_U0->m_axi_srcPtr_V_AWVALID(Array2xfMat_U0_m_axi_srcPtr_V_AWVALID);
    Array2xfMat_U0->m_axi_srcPtr_V_AWREADY(ap_var_for_const1);
    Array2xfMat_U0->m_axi_srcPtr_V_AWADDR(Array2xfMat_U0_m_axi_srcPtr_V_AWADDR);
    Array2xfMat_U0->m_axi_srcPtr_V_AWID(Array2xfMat_U0_m_axi_srcPtr_V_AWID);
    Array2xfMat_U0->m_axi_srcPtr_V_AWLEN(Array2xfMat_U0_m_axi_srcPtr_V_AWLEN);
    Array2xfMat_U0->m_axi_srcPtr_V_AWSIZE(Array2xfMat_U0_m_axi_srcPtr_V_AWSIZE);
    Array2xfMat_U0->m_axi_srcPtr_V_AWBURST(Array2xfMat_U0_m_axi_srcPtr_V_AWBURST);
    Array2xfMat_U0->m_axi_srcPtr_V_AWLOCK(Array2xfMat_U0_m_axi_srcPtr_V_AWLOCK);
    Array2xfMat_U0->m_axi_srcPtr_V_AWCACHE(Array2xfMat_U0_m_axi_srcPtr_V_AWCACHE);
    Array2xfMat_U0->m_axi_srcPtr_V_AWPROT(Array2xfMat_U0_m_axi_srcPtr_V_AWPROT);
    Array2xfMat_U0->m_axi_srcPtr_V_AWQOS(Array2xfMat_U0_m_axi_srcPtr_V_AWQOS);
    Array2xfMat_U0->m_axi_srcPtr_V_AWREGION(Array2xfMat_U0_m_axi_srcPtr_V_AWREGION);
    Array2xfMat_U0->m_axi_srcPtr_V_AWUSER(Array2xfMat_U0_m_axi_srcPtr_V_AWUSER);
    Array2xfMat_U0->m_axi_srcPtr_V_WVALID(Array2xfMat_U0_m_axi_srcPtr_V_WVALID);
    Array2xfMat_U0->m_axi_srcPtr_V_WREADY(ap_var_for_const1);
    Array2xfMat_U0->m_axi_srcPtr_V_WDATA(Array2xfMat_U0_m_axi_srcPtr_V_WDATA);
    Array2xfMat_U0->m_axi_srcPtr_V_WSTRB(Array2xfMat_U0_m_axi_srcPtr_V_WSTRB);
    Array2xfMat_U0->m_axi_srcPtr_V_WLAST(Array2xfMat_U0_m_axi_srcPtr_V_WLAST);
    Array2xfMat_U0->m_axi_srcPtr_V_WID(Array2xfMat_U0_m_axi_srcPtr_V_WID);
    Array2xfMat_U0->m_axi_srcPtr_V_WUSER(Array2xfMat_U0_m_axi_srcPtr_V_WUSER);
    Array2xfMat_U0->m_axi_srcPtr_V_ARVALID(Array2xfMat_U0_m_axi_srcPtr_V_ARVALID);
    Array2xfMat_U0->m_axi_srcPtr_V_ARREADY(gmem0_ARREADY);
    Array2xfMat_U0->m_axi_srcPtr_V_ARADDR(Array2xfMat_U0_m_axi_srcPtr_V_ARADDR);
    Array2xfMat_U0->m_axi_srcPtr_V_ARID(Array2xfMat_U0_m_axi_srcPtr_V_ARID);
    Array2xfMat_U0->m_axi_srcPtr_V_ARLEN(Array2xfMat_U0_m_axi_srcPtr_V_ARLEN);
    Array2xfMat_U0->m_axi_srcPtr_V_ARSIZE(Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE);
    Array2xfMat_U0->m_axi_srcPtr_V_ARBURST(Array2xfMat_U0_m_axi_srcPtr_V_ARBURST);
    Array2xfMat_U0->m_axi_srcPtr_V_ARLOCK(Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK);
    Array2xfMat_U0->m_axi_srcPtr_V_ARCACHE(Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE);
    Array2xfMat_U0->m_axi_srcPtr_V_ARPROT(Array2xfMat_U0_m_axi_srcPtr_V_ARPROT);
    Array2xfMat_U0->m_axi_srcPtr_V_ARQOS(Array2xfMat_U0_m_axi_srcPtr_V_ARQOS);
    Array2xfMat_U0->m_axi_srcPtr_V_ARREGION(Array2xfMat_U0_m_axi_srcPtr_V_ARREGION);
    Array2xfMat_U0->m_axi_srcPtr_V_ARUSER(Array2xfMat_U0_m_axi_srcPtr_V_ARUSER);
    Array2xfMat_U0->m_axi_srcPtr_V_RVALID(gmem0_RVALID);
    Array2xfMat_U0->m_axi_srcPtr_V_RREADY(Array2xfMat_U0_m_axi_srcPtr_V_RREADY);
    Array2xfMat_U0->m_axi_srcPtr_V_RDATA(gmem0_RDATA);
    Array2xfMat_U0->m_axi_srcPtr_V_RLAST(gmem0_RLAST);
    Array2xfMat_U0->m_axi_srcPtr_V_RID(gmem0_RID);
    Array2xfMat_U0->m_axi_srcPtr_V_RUSER(gmem0_RUSER);
    Array2xfMat_U0->m_axi_srcPtr_V_RRESP(gmem0_RRESP);
    Array2xfMat_U0->m_axi_srcPtr_V_BVALID(ap_var_for_const1);
    Array2xfMat_U0->m_axi_srcPtr_V_BREADY(Array2xfMat_U0_m_axi_srcPtr_V_BREADY);
    Array2xfMat_U0->m_axi_srcPtr_V_BRESP(ap_var_for_const5);
    Array2xfMat_U0->m_axi_srcPtr_V_BID(ap_var_for_const3);
    Array2xfMat_U0->m_axi_srcPtr_V_BUSER(ap_var_for_const3);
    Array2xfMat_U0->srcPtr_V_offset_dout(img_inp_V_c_dout);
    Array2xfMat_U0->srcPtr_V_offset_empty_n(img_inp_V_c_empty_n);
    Array2xfMat_U0->srcPtr_V_offset_read(Array2xfMat_U0_srcPtr_V_offset_read);
    Array2xfMat_U0->dstMat_rows_dout(imgInput_rows_c_dout);
    Array2xfMat_U0->dstMat_rows_empty_n(imgInput_rows_c_empty_n);
    Array2xfMat_U0->dstMat_rows_read(Array2xfMat_U0_dstMat_rows_read);
    Array2xfMat_U0->dstMat_cols_dout(imgInput_cols_c_dout);
    Array2xfMat_U0->dstMat_cols_empty_n(imgInput_cols_c_empty_n);
    Array2xfMat_U0->dstMat_cols_read(Array2xfMat_U0_dstMat_cols_read);
    Array2xfMat_U0->dstMat_data_V_address0(Array2xfMat_U0_dstMat_data_V_address0);
    Array2xfMat_U0->dstMat_data_V_ce0(Array2xfMat_U0_dstMat_data_V_ce0);
    Array2xfMat_U0->dstMat_data_V_d0(Array2xfMat_U0_dstMat_data_V_d0);
    Array2xfMat_U0->dstMat_data_V_q0(ap_var_for_const7);
    Array2xfMat_U0->dstMat_data_V_we0(Array2xfMat_U0_dstMat_data_V_we0);
    Array2xfMat_U0->dstMat_data_V_address1(Array2xfMat_U0_dstMat_data_V_address1);
    Array2xfMat_U0->dstMat_data_V_ce1(Array2xfMat_U0_dstMat_data_V_ce1);
    Array2xfMat_U0->dstMat_data_V_d1(Array2xfMat_U0_dstMat_data_V_d1);
    Array2xfMat_U0->dstMat_data_V_q1(ap_var_for_const7);
    Array2xfMat_U0->dstMat_data_V_we1(Array2xfMat_U0_dstMat_data_V_we1);
    Array2xfMat_U0->dstMat_rows_out_din(Array2xfMat_U0_dstMat_rows_out_din);
    Array2xfMat_U0->dstMat_rows_out_full_n(imgInput_rows_c13_full_n);
    Array2xfMat_U0->dstMat_rows_out_write(Array2xfMat_U0_dstMat_rows_out_write);
    Array2xfMat_U0->dstMat_cols_out_din(Array2xfMat_U0_dstMat_cols_out_din);
    Array2xfMat_U0->dstMat_cols_out_full_n(imgInput_cols_c14_full_n);
    Array2xfMat_U0->dstMat_cols_out_write(Array2xfMat_U0_dstMat_cols_out_write);
    Array2xfMat_U0->ap_clk(ap_clk);
    Array2xfMat_U0->ap_rst(ap_rst_n_inv);
    Array2xfMat_U0->ap_start(Array2xfMat_U0_ap_start);
    Array2xfMat_U0->ap_done(Array2xfMat_U0_ap_done);
    Array2xfMat_U0->dstMat_data_V_full_n(imgInput_data_V_i_full_n);
    Array2xfMat_U0->dstMat_data_V_write(Array2xfMat_U0_dstMat_data_V_write);
    Array2xfMat_U0->ap_ready(Array2xfMat_U0_ap_ready);
    Array2xfMat_U0->ap_idle(Array2xfMat_U0_ap_idle);
    Array2xfMat_U0->ap_continue(Array2xfMat_U0_ap_continue);
    binary_threshold_U0 = new binary_threshold("binary_threshold_U0");
    binary_threshold_U0->ap_clk(ap_clk);
    binary_threshold_U0->ap_rst(ap_rst_n_inv);
    binary_threshold_U0->ap_start(binary_threshold_U0_ap_start);
    binary_threshold_U0->ap_done(binary_threshold_U0_ap_done);
    binary_threshold_U0->ap_continue(binary_threshold_U0_ap_continue);
    binary_threshold_U0->ap_idle(binary_threshold_U0_ap_idle);
    binary_threshold_U0->ap_ready(binary_threshold_U0_ap_ready);
    binary_threshold_U0->src_rows_dout(imgInput_rows_c13_dout);
    binary_threshold_U0->src_rows_empty_n(imgInput_rows_c13_empty_n);
    binary_threshold_U0->src_rows_read(binary_threshold_U0_src_rows_read);
    binary_threshold_U0->src_cols_dout(imgInput_cols_c14_dout);
    binary_threshold_U0->src_cols_empty_n(imgInput_cols_c14_empty_n);
    binary_threshold_U0->src_cols_read(binary_threshold_U0_src_cols_read);
    binary_threshold_U0->src_data_V_address0(binary_threshold_U0_src_data_V_address0);
    binary_threshold_U0->src_data_V_ce0(binary_threshold_U0_src_data_V_ce0);
    binary_threshold_U0->src_data_V_q0(imgInput_data_V_t_q0);
    binary_threshold_U0->dst_data_V_address0(binary_threshold_U0_dst_data_V_address0);
    binary_threshold_U0->dst_data_V_ce0(binary_threshold_U0_dst_data_V_ce0);
    binary_threshold_U0->dst_data_V_we0(binary_threshold_U0_dst_data_V_we0);
    binary_threshold_U0->dst_data_V_d0(binary_threshold_U0_dst_data_V_d0);
    binary_threshold_U0->threshold_dout(low_threshold_c_dout);
    binary_threshold_U0->threshold_empty_n(low_threshold_c_empty_n);
    binary_threshold_U0->threshold_read(binary_threshold_U0_threshold_read);
    xfMat2Array_U0 = new xfMat2Array("xfMat2Array_U0");
    xfMat2Array_U0->srcMat_rows_dout(imgOutput_rows_c_dout);
    xfMat2Array_U0->srcMat_rows_empty_n(imgOutput_rows_c_empty_n);
    xfMat2Array_U0->srcMat_rows_read(xfMat2Array_U0_srcMat_rows_read);
    xfMat2Array_U0->srcMat_cols_dout(imgOutput_cols_c_dout);
    xfMat2Array_U0->srcMat_cols_empty_n(imgOutput_cols_c_empty_n);
    xfMat2Array_U0->srcMat_cols_read(xfMat2Array_U0_srcMat_cols_read);
    xfMat2Array_U0->srcMat_data_V_address0(xfMat2Array_U0_srcMat_data_V_address0);
    xfMat2Array_U0->srcMat_data_V_ce0(xfMat2Array_U0_srcMat_data_V_ce0);
    xfMat2Array_U0->srcMat_data_V_d0(xfMat2Array_U0_srcMat_data_V_d0);
    xfMat2Array_U0->srcMat_data_V_q0(imgOutput_data_V_t_q0);
    xfMat2Array_U0->srcMat_data_V_we0(xfMat2Array_U0_srcMat_data_V_we0);
    xfMat2Array_U0->srcMat_data_V_address1(xfMat2Array_U0_srcMat_data_V_address1);
    xfMat2Array_U0->srcMat_data_V_ce1(xfMat2Array_U0_srcMat_data_V_ce1);
    xfMat2Array_U0->srcMat_data_V_d1(xfMat2Array_U0_srcMat_data_V_d1);
    xfMat2Array_U0->srcMat_data_V_q1(ap_var_for_const3);
    xfMat2Array_U0->srcMat_data_V_we1(xfMat2Array_U0_srcMat_data_V_we1);
    xfMat2Array_U0->m_axi_dstPtr_V_AWVALID(xfMat2Array_U0_m_axi_dstPtr_V_AWVALID);
    xfMat2Array_U0->m_axi_dstPtr_V_AWREADY(gmem1_AWREADY);
    xfMat2Array_U0->m_axi_dstPtr_V_AWADDR(xfMat2Array_U0_m_axi_dstPtr_V_AWADDR);
    xfMat2Array_U0->m_axi_dstPtr_V_AWID(xfMat2Array_U0_m_axi_dstPtr_V_AWID);
    xfMat2Array_U0->m_axi_dstPtr_V_AWLEN(xfMat2Array_U0_m_axi_dstPtr_V_AWLEN);
    xfMat2Array_U0->m_axi_dstPtr_V_AWSIZE(xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE);
    xfMat2Array_U0->m_axi_dstPtr_V_AWBURST(xfMat2Array_U0_m_axi_dstPtr_V_AWBURST);
    xfMat2Array_U0->m_axi_dstPtr_V_AWLOCK(xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK);
    xfMat2Array_U0->m_axi_dstPtr_V_AWCACHE(xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE);
    xfMat2Array_U0->m_axi_dstPtr_V_AWPROT(xfMat2Array_U0_m_axi_dstPtr_V_AWPROT);
    xfMat2Array_U0->m_axi_dstPtr_V_AWQOS(xfMat2Array_U0_m_axi_dstPtr_V_AWQOS);
    xfMat2Array_U0->m_axi_dstPtr_V_AWREGION(xfMat2Array_U0_m_axi_dstPtr_V_AWREGION);
    xfMat2Array_U0->m_axi_dstPtr_V_AWUSER(xfMat2Array_U0_m_axi_dstPtr_V_AWUSER);
    xfMat2Array_U0->m_axi_dstPtr_V_WVALID(xfMat2Array_U0_m_axi_dstPtr_V_WVALID);
    xfMat2Array_U0->m_axi_dstPtr_V_WREADY(gmem1_WREADY);
    xfMat2Array_U0->m_axi_dstPtr_V_WDATA(xfMat2Array_U0_m_axi_dstPtr_V_WDATA);
    xfMat2Array_U0->m_axi_dstPtr_V_WSTRB(xfMat2Array_U0_m_axi_dstPtr_V_WSTRB);
    xfMat2Array_U0->m_axi_dstPtr_V_WLAST(xfMat2Array_U0_m_axi_dstPtr_V_WLAST);
    xfMat2Array_U0->m_axi_dstPtr_V_WID(xfMat2Array_U0_m_axi_dstPtr_V_WID);
    xfMat2Array_U0->m_axi_dstPtr_V_WUSER(xfMat2Array_U0_m_axi_dstPtr_V_WUSER);
    xfMat2Array_U0->m_axi_dstPtr_V_ARVALID(xfMat2Array_U0_m_axi_dstPtr_V_ARVALID);
    xfMat2Array_U0->m_axi_dstPtr_V_ARREADY(ap_var_for_const1);
    xfMat2Array_U0->m_axi_dstPtr_V_ARADDR(xfMat2Array_U0_m_axi_dstPtr_V_ARADDR);
    xfMat2Array_U0->m_axi_dstPtr_V_ARID(xfMat2Array_U0_m_axi_dstPtr_V_ARID);
    xfMat2Array_U0->m_axi_dstPtr_V_ARLEN(xfMat2Array_U0_m_axi_dstPtr_V_ARLEN);
    xfMat2Array_U0->m_axi_dstPtr_V_ARSIZE(xfMat2Array_U0_m_axi_dstPtr_V_ARSIZE);
    xfMat2Array_U0->m_axi_dstPtr_V_ARBURST(xfMat2Array_U0_m_axi_dstPtr_V_ARBURST);
    xfMat2Array_U0->m_axi_dstPtr_V_ARLOCK(xfMat2Array_U0_m_axi_dstPtr_V_ARLOCK);
    xfMat2Array_U0->m_axi_dstPtr_V_ARCACHE(xfMat2Array_U0_m_axi_dstPtr_V_ARCACHE);
    xfMat2Array_U0->m_axi_dstPtr_V_ARPROT(xfMat2Array_U0_m_axi_dstPtr_V_ARPROT);
    xfMat2Array_U0->m_axi_dstPtr_V_ARQOS(xfMat2Array_U0_m_axi_dstPtr_V_ARQOS);
    xfMat2Array_U0->m_axi_dstPtr_V_ARREGION(xfMat2Array_U0_m_axi_dstPtr_V_ARREGION);
    xfMat2Array_U0->m_axi_dstPtr_V_ARUSER(xfMat2Array_U0_m_axi_dstPtr_V_ARUSER);
    xfMat2Array_U0->m_axi_dstPtr_V_RVALID(ap_var_for_const1);
    xfMat2Array_U0->m_axi_dstPtr_V_RREADY(xfMat2Array_U0_m_axi_dstPtr_V_RREADY);
    xfMat2Array_U0->m_axi_dstPtr_V_RDATA(ap_var_for_const7);
    xfMat2Array_U0->m_axi_dstPtr_V_RLAST(ap_var_for_const1);
    xfMat2Array_U0->m_axi_dstPtr_V_RID(ap_var_for_const3);
    xfMat2Array_U0->m_axi_dstPtr_V_RUSER(ap_var_for_const3);
    xfMat2Array_U0->m_axi_dstPtr_V_RRESP(ap_var_for_const5);
    xfMat2Array_U0->m_axi_dstPtr_V_BVALID(gmem1_BVALID);
    xfMat2Array_U0->m_axi_dstPtr_V_BREADY(xfMat2Array_U0_m_axi_dstPtr_V_BREADY);
    xfMat2Array_U0->m_axi_dstPtr_V_BRESP(gmem1_BRESP);
    xfMat2Array_U0->m_axi_dstPtr_V_BID(gmem1_BID);
    xfMat2Array_U0->m_axi_dstPtr_V_BUSER(gmem1_BUSER);
    xfMat2Array_U0->dstPtr_V_offset_dout(img_out_V_c_dout);
    xfMat2Array_U0->dstPtr_V_offset_empty_n(img_out_V_c_empty_n);
    xfMat2Array_U0->dstPtr_V_offset_read(xfMat2Array_U0_dstPtr_V_offset_read);
    xfMat2Array_U0->ap_clk(ap_clk);
    xfMat2Array_U0->ap_rst(ap_rst_n_inv);
    xfMat2Array_U0->srcMat_data_V_empty_n(ap_var_for_const1);
    xfMat2Array_U0->srcMat_data_V_read(xfMat2Array_U0_srcMat_data_V_read);
    xfMat2Array_U0->ap_start(xfMat2Array_U0_ap_start);
    xfMat2Array_U0->ap_done(xfMat2Array_U0_ap_done);
    xfMat2Array_U0->ap_ready(xfMat2Array_U0_ap_ready);
    xfMat2Array_U0->ap_idle(xfMat2Array_U0_ap_idle);
    xfMat2Array_U0->ap_continue(xfMat2Array_U0_ap_continue);
    imgInput_rows_c_U = new fifo_w32_d2_A_x_x("imgInput_rows_c_U");
    imgInput_rows_c_U->clk(ap_clk);
    imgInput_rows_c_U->reset(ap_rst_n_inv);
    imgInput_rows_c_U->if_read_ce(ap_var_for_const0);
    imgInput_rows_c_U->if_write_ce(ap_var_for_const0);
    imgInput_rows_c_U->if_din(Block_Mat_exit45_pro_U0_imgInput_rows_out_din);
    imgInput_rows_c_U->if_full_n(imgInput_rows_c_full_n);
    imgInput_rows_c_U->if_write(Block_Mat_exit45_pro_U0_imgInput_rows_out_write);
    imgInput_rows_c_U->if_dout(imgInput_rows_c_dout);
    imgInput_rows_c_U->if_empty_n(imgInput_rows_c_empty_n);
    imgInput_rows_c_U->if_read(Array2xfMat_U0_dstMat_rows_read);
    imgInput_cols_c_U = new fifo_w32_d2_A_x_x("imgInput_cols_c_U");
    imgInput_cols_c_U->clk(ap_clk);
    imgInput_cols_c_U->reset(ap_rst_n_inv);
    imgInput_cols_c_U->if_read_ce(ap_var_for_const0);
    imgInput_cols_c_U->if_write_ce(ap_var_for_const0);
    imgInput_cols_c_U->if_din(Block_Mat_exit45_pro_U0_imgInput_cols_out_din);
    imgInput_cols_c_U->if_full_n(imgInput_cols_c_full_n);
    imgInput_cols_c_U->if_write(Block_Mat_exit45_pro_U0_imgInput_cols_out_write);
    imgInput_cols_c_U->if_dout(imgInput_cols_c_dout);
    imgInput_cols_c_U->if_empty_n(imgInput_cols_c_empty_n);
    imgInput_cols_c_U->if_read(Array2xfMat_U0_dstMat_cols_read);
    imgOutput_rows_c_U = new fifo_w32_d4_A("imgOutput_rows_c_U");
    imgOutput_rows_c_U->clk(ap_clk);
    imgOutput_rows_c_U->reset(ap_rst_n_inv);
    imgOutput_rows_c_U->if_read_ce(ap_var_for_const0);
    imgOutput_rows_c_U->if_write_ce(ap_var_for_const0);
    imgOutput_rows_c_U->if_din(Block_Mat_exit45_pro_U0_imgOutput_rows_out_din);
    imgOutput_rows_c_U->if_full_n(imgOutput_rows_c_full_n);
    imgOutput_rows_c_U->if_write(Block_Mat_exit45_pro_U0_imgOutput_rows_out_write);
    imgOutput_rows_c_U->if_dout(imgOutput_rows_c_dout);
    imgOutput_rows_c_U->if_empty_n(imgOutput_rows_c_empty_n);
    imgOutput_rows_c_U->if_read(xfMat2Array_U0_srcMat_rows_read);
    imgOutput_cols_c_U = new fifo_w32_d4_A("imgOutput_cols_c_U");
    imgOutput_cols_c_U->clk(ap_clk);
    imgOutput_cols_c_U->reset(ap_rst_n_inv);
    imgOutput_cols_c_U->if_read_ce(ap_var_for_const0);
    imgOutput_cols_c_U->if_write_ce(ap_var_for_const0);
    imgOutput_cols_c_U->if_din(Block_Mat_exit45_pro_U0_imgOutput_cols_out_din);
    imgOutput_cols_c_U->if_full_n(imgOutput_cols_c_full_n);
    imgOutput_cols_c_U->if_write(Block_Mat_exit45_pro_U0_imgOutput_cols_out_write);
    imgOutput_cols_c_U->if_dout(imgOutput_cols_c_dout);
    imgOutput_cols_c_U->if_empty_n(imgOutput_cols_c_empty_n);
    imgOutput_cols_c_U->if_read(xfMat2Array_U0_srcMat_cols_read);
    low_threshold_c_U = new fifo_w32_d3_A("low_threshold_c_U");
    low_threshold_c_U->clk(ap_clk);
    low_threshold_c_U->reset(ap_rst_n_inv);
    low_threshold_c_U->if_read_ce(ap_var_for_const0);
    low_threshold_c_U->if_write_ce(ap_var_for_const0);
    low_threshold_c_U->if_din(Block_Mat_exit45_pro_U0_low_threshold_out_din);
    low_threshold_c_U->if_full_n(low_threshold_c_full_n);
    low_threshold_c_U->if_write(Block_Mat_exit45_pro_U0_low_threshold_out_write);
    low_threshold_c_U->if_dout(low_threshold_c_dout);
    low_threshold_c_U->if_empty_n(low_threshold_c_empty_n);
    low_threshold_c_U->if_read(binary_threshold_U0_threshold_read);
    img_inp_V_c_U = new fifo_w32_d2_A_x_x("img_inp_V_c_U");
    img_inp_V_c_U->clk(ap_clk);
    img_inp_V_c_U->reset(ap_rst_n_inv);
    img_inp_V_c_U->if_read_ce(ap_var_for_const0);
    img_inp_V_c_U->if_write_ce(ap_var_for_const0);
    img_inp_V_c_U->if_din(Block_Mat_exit45_pro_U0_img_inp_V_out_din);
    img_inp_V_c_U->if_full_n(img_inp_V_c_full_n);
    img_inp_V_c_U->if_write(Block_Mat_exit45_pro_U0_img_inp_V_out_write);
    img_inp_V_c_U->if_dout(img_inp_V_c_dout);
    img_inp_V_c_U->if_empty_n(img_inp_V_c_empty_n);
    img_inp_V_c_U->if_read(Array2xfMat_U0_srcPtr_V_offset_read);
    img_out_V_c_U = new fifo_w32_d4_A("img_out_V_c_U");
    img_out_V_c_U->clk(ap_clk);
    img_out_V_c_U->reset(ap_rst_n_inv);
    img_out_V_c_U->if_read_ce(ap_var_for_const0);
    img_out_V_c_U->if_write_ce(ap_var_for_const0);
    img_out_V_c_U->if_din(Block_Mat_exit45_pro_U0_img_out_V_out_din);
    img_out_V_c_U->if_full_n(img_out_V_c_full_n);
    img_out_V_c_U->if_write(Block_Mat_exit45_pro_U0_img_out_V_out_write);
    img_out_V_c_U->if_dout(img_out_V_c_dout);
    img_out_V_c_U->if_empty_n(img_out_V_c_empty_n);
    img_out_V_c_U->if_read(xfMat2Array_U0_dstPtr_V_offset_read);
    imgInput_rows_c13_U = new fifo_w32_d2_A_x_x("imgInput_rows_c13_U");
    imgInput_rows_c13_U->clk(ap_clk);
    imgInput_rows_c13_U->reset(ap_rst_n_inv);
    imgInput_rows_c13_U->if_read_ce(ap_var_for_const0);
    imgInput_rows_c13_U->if_write_ce(ap_var_for_const0);
    imgInput_rows_c13_U->if_din(Array2xfMat_U0_dstMat_rows_out_din);
    imgInput_rows_c13_U->if_full_n(imgInput_rows_c13_full_n);
    imgInput_rows_c13_U->if_write(Array2xfMat_U0_dstMat_rows_out_write);
    imgInput_rows_c13_U->if_dout(imgInput_rows_c13_dout);
    imgInput_rows_c13_U->if_empty_n(imgInput_rows_c13_empty_n);
    imgInput_rows_c13_U->if_read(binary_threshold_U0_src_rows_read);
    imgInput_cols_c14_U = new fifo_w32_d2_A_x_x("imgInput_cols_c14_U");
    imgInput_cols_c14_U->clk(ap_clk);
    imgInput_cols_c14_U->reset(ap_rst_n_inv);
    imgInput_cols_c14_U->if_read_ce(ap_var_for_const0);
    imgInput_cols_c14_U->if_write_ce(ap_var_for_const0);
    imgInput_cols_c14_U->if_din(Array2xfMat_U0_dstMat_cols_out_din);
    imgInput_cols_c14_U->if_full_n(imgInput_cols_c14_full_n);
    imgInput_cols_c14_U->if_write(Array2xfMat_U0_dstMat_cols_out_write);
    imgInput_cols_c14_U->if_dout(imgInput_cols_c14_dout);
    imgInput_cols_c14_U->if_empty_n(imgInput_cols_c14_empty_n);
    imgInput_cols_c14_U->if_read(binary_threshold_U0_src_cols_read);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Array2xfMat_U0_ap_continue);
    sensitive << ( Array2xfMat_U0_dstMat_data_V_full_n );

    SC_METHOD(thread_Array2xfMat_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Array2xfMat_U0_ap_ready );

    SC_METHOD(thread_Array2xfMat_U0_dstMat_data_V_full_n);
    sensitive << ( imgInput_data_V_i_full_n );

    SC_METHOD(thread_Array2xfMat_U0_start_full_n);

    SC_METHOD(thread_Array2xfMat_U0_start_write);

    SC_METHOD(thread_Block_Mat_exit45_pro_U0_ap_continue);

    SC_METHOD(thread_Block_Mat_exit45_pro_U0_ap_start);
    sensitive << ( ap_start );
    sensitive << ( ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready );

    SC_METHOD(thread_Block_Mat_exit45_pro_U0_start_full_n);

    SC_METHOD(thread_Block_Mat_exit45_pro_U0_start_write);

    SC_METHOD(thread_ap_channel_done_imgInput_data_V);
    sensitive << ( Array2xfMat_U0_ap_done );

    SC_METHOD(thread_ap_channel_done_imgOutput_data_V);
    sensitive << ( binary_threshold_U0_ap_done );

    SC_METHOD(thread_ap_done);
    sensitive << ( xfMat2Array_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( Block_Mat_exit45_pro_U0_ap_idle );
    sensitive << ( Array2xfMat_U0_ap_idle );
    sensitive << ( binary_threshold_U0_ap_idle );
    sensitive << ( xfMat2Array_U0_ap_idle );
    sensitive << ( imgInput_data_V_t_empty_n );
    sensitive << ( imgOutput_data_V_t_empty_n );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sync_ready );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_ap_sync_Array2xfMat_U0_ap_ready);
    sensitive << ( Array2xfMat_U0_ap_ready );
    sensitive << ( ap_sync_reg_Array2xfMat_U0_ap_ready );

    SC_METHOD(thread_ap_sync_Block_Mat_exit45_pro_U0_ap_ready);
    sensitive << ( Block_Mat_exit45_pro_U0_ap_ready );
    sensitive << ( ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( xfMat2Array_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( ap_sync_Block_Mat_exit45_pro_U0_ap_ready );
    sensitive << ( ap_sync_Array2xfMat_U0_ap_ready );

    SC_METHOD(thread_binary_threshold_U0_ap_continue);
    sensitive << ( imgOutput_data_V_i_full_n );

    SC_METHOD(thread_binary_threshold_U0_ap_start);
    sensitive << ( imgInput_data_V_t_empty_n );

    SC_METHOD(thread_binary_threshold_U0_dst_data_V_full_n);
    sensitive << ( imgOutput_data_V_i_full_n );

    SC_METHOD(thread_binary_threshold_U0_start_full_n);

    SC_METHOD(thread_binary_threshold_U0_start_write);

    SC_METHOD(thread_xfMat2Array_U0_ap_continue);

    SC_METHOD(thread_xfMat2Array_U0_ap_start);
    sensitive << ( imgOutput_data_V_t_empty_n );

    SC_METHOD(thread_xfMat2Array_U0_start_full_n);

    SC_METHOD(thread_xfMat2Array_U0_start_write);

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const6);

    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready = SC_LOGIC_0;
    Block_Mat_exit45_pro_U0_ap_ready_count = "00";
    ap_sync_reg_Array2xfMat_U0_ap_ready = SC_LOGIC_0;
    Array2xfMat_U0_ap_ready_count = "00";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Canny_accel_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, s_axi_control_AWVALID, "(port)s_axi_control_AWVALID");
    sc_trace(mVcdFile, s_axi_control_AWREADY, "(port)s_axi_control_AWREADY");
    sc_trace(mVcdFile, s_axi_control_AWADDR, "(port)s_axi_control_AWADDR");
    sc_trace(mVcdFile, s_axi_control_WVALID, "(port)s_axi_control_WVALID");
    sc_trace(mVcdFile, s_axi_control_WREADY, "(port)s_axi_control_WREADY");
    sc_trace(mVcdFile, s_axi_control_WDATA, "(port)s_axi_control_WDATA");
    sc_trace(mVcdFile, s_axi_control_WSTRB, "(port)s_axi_control_WSTRB");
    sc_trace(mVcdFile, s_axi_control_ARVALID, "(port)s_axi_control_ARVALID");
    sc_trace(mVcdFile, s_axi_control_ARREADY, "(port)s_axi_control_ARREADY");
    sc_trace(mVcdFile, s_axi_control_ARADDR, "(port)s_axi_control_ARADDR");
    sc_trace(mVcdFile, s_axi_control_RVALID, "(port)s_axi_control_RVALID");
    sc_trace(mVcdFile, s_axi_control_RREADY, "(port)s_axi_control_RREADY");
    sc_trace(mVcdFile, s_axi_control_RDATA, "(port)s_axi_control_RDATA");
    sc_trace(mVcdFile, s_axi_control_RRESP, "(port)s_axi_control_RRESP");
    sc_trace(mVcdFile, s_axi_control_BVALID, "(port)s_axi_control_BVALID");
    sc_trace(mVcdFile, s_axi_control_BREADY, "(port)s_axi_control_BREADY");
    sc_trace(mVcdFile, s_axi_control_BRESP, "(port)s_axi_control_BRESP");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
    sc_trace(mVcdFile, m_axi_gmem0_AWVALID, "(port)m_axi_gmem0_AWVALID");
    sc_trace(mVcdFile, m_axi_gmem0_AWREADY, "(port)m_axi_gmem0_AWREADY");
    sc_trace(mVcdFile, m_axi_gmem0_AWADDR, "(port)m_axi_gmem0_AWADDR");
    sc_trace(mVcdFile, m_axi_gmem0_AWID, "(port)m_axi_gmem0_AWID");
    sc_trace(mVcdFile, m_axi_gmem0_AWLEN, "(port)m_axi_gmem0_AWLEN");
    sc_trace(mVcdFile, m_axi_gmem0_AWSIZE, "(port)m_axi_gmem0_AWSIZE");
    sc_trace(mVcdFile, m_axi_gmem0_AWBURST, "(port)m_axi_gmem0_AWBURST");
    sc_trace(mVcdFile, m_axi_gmem0_AWLOCK, "(port)m_axi_gmem0_AWLOCK");
    sc_trace(mVcdFile, m_axi_gmem0_AWCACHE, "(port)m_axi_gmem0_AWCACHE");
    sc_trace(mVcdFile, m_axi_gmem0_AWPROT, "(port)m_axi_gmem0_AWPROT");
    sc_trace(mVcdFile, m_axi_gmem0_AWQOS, "(port)m_axi_gmem0_AWQOS");
    sc_trace(mVcdFile, m_axi_gmem0_AWREGION, "(port)m_axi_gmem0_AWREGION");
    sc_trace(mVcdFile, m_axi_gmem0_AWUSER, "(port)m_axi_gmem0_AWUSER");
    sc_trace(mVcdFile, m_axi_gmem0_WVALID, "(port)m_axi_gmem0_WVALID");
    sc_trace(mVcdFile, m_axi_gmem0_WREADY, "(port)m_axi_gmem0_WREADY");
    sc_trace(mVcdFile, m_axi_gmem0_WDATA, "(port)m_axi_gmem0_WDATA");
    sc_trace(mVcdFile, m_axi_gmem0_WSTRB, "(port)m_axi_gmem0_WSTRB");
    sc_trace(mVcdFile, m_axi_gmem0_WLAST, "(port)m_axi_gmem0_WLAST");
    sc_trace(mVcdFile, m_axi_gmem0_WID, "(port)m_axi_gmem0_WID");
    sc_trace(mVcdFile, m_axi_gmem0_WUSER, "(port)m_axi_gmem0_WUSER");
    sc_trace(mVcdFile, m_axi_gmem0_ARVALID, "(port)m_axi_gmem0_ARVALID");
    sc_trace(mVcdFile, m_axi_gmem0_ARREADY, "(port)m_axi_gmem0_ARREADY");
    sc_trace(mVcdFile, m_axi_gmem0_ARADDR, "(port)m_axi_gmem0_ARADDR");
    sc_trace(mVcdFile, m_axi_gmem0_ARID, "(port)m_axi_gmem0_ARID");
    sc_trace(mVcdFile, m_axi_gmem0_ARLEN, "(port)m_axi_gmem0_ARLEN");
    sc_trace(mVcdFile, m_axi_gmem0_ARSIZE, "(port)m_axi_gmem0_ARSIZE");
    sc_trace(mVcdFile, m_axi_gmem0_ARBURST, "(port)m_axi_gmem0_ARBURST");
    sc_trace(mVcdFile, m_axi_gmem0_ARLOCK, "(port)m_axi_gmem0_ARLOCK");
    sc_trace(mVcdFile, m_axi_gmem0_ARCACHE, "(port)m_axi_gmem0_ARCACHE");
    sc_trace(mVcdFile, m_axi_gmem0_ARPROT, "(port)m_axi_gmem0_ARPROT");
    sc_trace(mVcdFile, m_axi_gmem0_ARQOS, "(port)m_axi_gmem0_ARQOS");
    sc_trace(mVcdFile, m_axi_gmem0_ARREGION, "(port)m_axi_gmem0_ARREGION");
    sc_trace(mVcdFile, m_axi_gmem0_ARUSER, "(port)m_axi_gmem0_ARUSER");
    sc_trace(mVcdFile, m_axi_gmem0_RVALID, "(port)m_axi_gmem0_RVALID");
    sc_trace(mVcdFile, m_axi_gmem0_RREADY, "(port)m_axi_gmem0_RREADY");
    sc_trace(mVcdFile, m_axi_gmem0_RDATA, "(port)m_axi_gmem0_RDATA");
    sc_trace(mVcdFile, m_axi_gmem0_RLAST, "(port)m_axi_gmem0_RLAST");
    sc_trace(mVcdFile, m_axi_gmem0_RID, "(port)m_axi_gmem0_RID");
    sc_trace(mVcdFile, m_axi_gmem0_RUSER, "(port)m_axi_gmem0_RUSER");
    sc_trace(mVcdFile, m_axi_gmem0_RRESP, "(port)m_axi_gmem0_RRESP");
    sc_trace(mVcdFile, m_axi_gmem0_BVALID, "(port)m_axi_gmem0_BVALID");
    sc_trace(mVcdFile, m_axi_gmem0_BREADY, "(port)m_axi_gmem0_BREADY");
    sc_trace(mVcdFile, m_axi_gmem0_BRESP, "(port)m_axi_gmem0_BRESP");
    sc_trace(mVcdFile, m_axi_gmem0_BID, "(port)m_axi_gmem0_BID");
    sc_trace(mVcdFile, m_axi_gmem0_BUSER, "(port)m_axi_gmem0_BUSER");
    sc_trace(mVcdFile, m_axi_gmem1_AWVALID, "(port)m_axi_gmem1_AWVALID");
    sc_trace(mVcdFile, m_axi_gmem1_AWREADY, "(port)m_axi_gmem1_AWREADY");
    sc_trace(mVcdFile, m_axi_gmem1_AWADDR, "(port)m_axi_gmem1_AWADDR");
    sc_trace(mVcdFile, m_axi_gmem1_AWID, "(port)m_axi_gmem1_AWID");
    sc_trace(mVcdFile, m_axi_gmem1_AWLEN, "(port)m_axi_gmem1_AWLEN");
    sc_trace(mVcdFile, m_axi_gmem1_AWSIZE, "(port)m_axi_gmem1_AWSIZE");
    sc_trace(mVcdFile, m_axi_gmem1_AWBURST, "(port)m_axi_gmem1_AWBURST");
    sc_trace(mVcdFile, m_axi_gmem1_AWLOCK, "(port)m_axi_gmem1_AWLOCK");
    sc_trace(mVcdFile, m_axi_gmem1_AWCACHE, "(port)m_axi_gmem1_AWCACHE");
    sc_trace(mVcdFile, m_axi_gmem1_AWPROT, "(port)m_axi_gmem1_AWPROT");
    sc_trace(mVcdFile, m_axi_gmem1_AWQOS, "(port)m_axi_gmem1_AWQOS");
    sc_trace(mVcdFile, m_axi_gmem1_AWREGION, "(port)m_axi_gmem1_AWREGION");
    sc_trace(mVcdFile, m_axi_gmem1_AWUSER, "(port)m_axi_gmem1_AWUSER");
    sc_trace(mVcdFile, m_axi_gmem1_WVALID, "(port)m_axi_gmem1_WVALID");
    sc_trace(mVcdFile, m_axi_gmem1_WREADY, "(port)m_axi_gmem1_WREADY");
    sc_trace(mVcdFile, m_axi_gmem1_WDATA, "(port)m_axi_gmem1_WDATA");
    sc_trace(mVcdFile, m_axi_gmem1_WSTRB, "(port)m_axi_gmem1_WSTRB");
    sc_trace(mVcdFile, m_axi_gmem1_WLAST, "(port)m_axi_gmem1_WLAST");
    sc_trace(mVcdFile, m_axi_gmem1_WID, "(port)m_axi_gmem1_WID");
    sc_trace(mVcdFile, m_axi_gmem1_WUSER, "(port)m_axi_gmem1_WUSER");
    sc_trace(mVcdFile, m_axi_gmem1_ARVALID, "(port)m_axi_gmem1_ARVALID");
    sc_trace(mVcdFile, m_axi_gmem1_ARREADY, "(port)m_axi_gmem1_ARREADY");
    sc_trace(mVcdFile, m_axi_gmem1_ARADDR, "(port)m_axi_gmem1_ARADDR");
    sc_trace(mVcdFile, m_axi_gmem1_ARID, "(port)m_axi_gmem1_ARID");
    sc_trace(mVcdFile, m_axi_gmem1_ARLEN, "(port)m_axi_gmem1_ARLEN");
    sc_trace(mVcdFile, m_axi_gmem1_ARSIZE, "(port)m_axi_gmem1_ARSIZE");
    sc_trace(mVcdFile, m_axi_gmem1_ARBURST, "(port)m_axi_gmem1_ARBURST");
    sc_trace(mVcdFile, m_axi_gmem1_ARLOCK, "(port)m_axi_gmem1_ARLOCK");
    sc_trace(mVcdFile, m_axi_gmem1_ARCACHE, "(port)m_axi_gmem1_ARCACHE");
    sc_trace(mVcdFile, m_axi_gmem1_ARPROT, "(port)m_axi_gmem1_ARPROT");
    sc_trace(mVcdFile, m_axi_gmem1_ARQOS, "(port)m_axi_gmem1_ARQOS");
    sc_trace(mVcdFile, m_axi_gmem1_ARREGION, "(port)m_axi_gmem1_ARREGION");
    sc_trace(mVcdFile, m_axi_gmem1_ARUSER, "(port)m_axi_gmem1_ARUSER");
    sc_trace(mVcdFile, m_axi_gmem1_RVALID, "(port)m_axi_gmem1_RVALID");
    sc_trace(mVcdFile, m_axi_gmem1_RREADY, "(port)m_axi_gmem1_RREADY");
    sc_trace(mVcdFile, m_axi_gmem1_RDATA, "(port)m_axi_gmem1_RDATA");
    sc_trace(mVcdFile, m_axi_gmem1_RLAST, "(port)m_axi_gmem1_RLAST");
    sc_trace(mVcdFile, m_axi_gmem1_RID, "(port)m_axi_gmem1_RID");
    sc_trace(mVcdFile, m_axi_gmem1_RUSER, "(port)m_axi_gmem1_RUSER");
    sc_trace(mVcdFile, m_axi_gmem1_RRESP, "(port)m_axi_gmem1_RRESP");
    sc_trace(mVcdFile, m_axi_gmem1_BVALID, "(port)m_axi_gmem1_BVALID");
    sc_trace(mVcdFile, m_axi_gmem1_BREADY, "(port)m_axi_gmem1_BREADY");
    sc_trace(mVcdFile, m_axi_gmem1_BRESP, "(port)m_axi_gmem1_BRESP");
    sc_trace(mVcdFile, m_axi_gmem1_BID, "(port)m_axi_gmem1_BID");
    sc_trace(mVcdFile, m_axi_gmem1_BUSER, "(port)m_axi_gmem1_BUSER");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, img_inp_V, "img_inp_V");
    sc_trace(mVcdFile, img_out_V, "img_out_V");
    sc_trace(mVcdFile, rows, "rows");
    sc_trace(mVcdFile, cols, "cols");
    sc_trace(mVcdFile, low_threshold, "low_threshold");
    sc_trace(mVcdFile, high_threshold, "high_threshold");
    sc_trace(mVcdFile, gmem0_AWREADY, "gmem0_AWREADY");
    sc_trace(mVcdFile, gmem0_WREADY, "gmem0_WREADY");
    sc_trace(mVcdFile, gmem0_ARREADY, "gmem0_ARREADY");
    sc_trace(mVcdFile, gmem0_RVALID, "gmem0_RVALID");
    sc_trace(mVcdFile, gmem0_RDATA, "gmem0_RDATA");
    sc_trace(mVcdFile, gmem0_RLAST, "gmem0_RLAST");
    sc_trace(mVcdFile, gmem0_RID, "gmem0_RID");
    sc_trace(mVcdFile, gmem0_RUSER, "gmem0_RUSER");
    sc_trace(mVcdFile, gmem0_RRESP, "gmem0_RRESP");
    sc_trace(mVcdFile, gmem0_BVALID, "gmem0_BVALID");
    sc_trace(mVcdFile, gmem0_BRESP, "gmem0_BRESP");
    sc_trace(mVcdFile, gmem0_BID, "gmem0_BID");
    sc_trace(mVcdFile, gmem0_BUSER, "gmem0_BUSER");
    sc_trace(mVcdFile, gmem1_AWREADY, "gmem1_AWREADY");
    sc_trace(mVcdFile, gmem1_WREADY, "gmem1_WREADY");
    sc_trace(mVcdFile, gmem1_ARREADY, "gmem1_ARREADY");
    sc_trace(mVcdFile, gmem1_RVALID, "gmem1_RVALID");
    sc_trace(mVcdFile, gmem1_RDATA, "gmem1_RDATA");
    sc_trace(mVcdFile, gmem1_RLAST, "gmem1_RLAST");
    sc_trace(mVcdFile, gmem1_RID, "gmem1_RID");
    sc_trace(mVcdFile, gmem1_RUSER, "gmem1_RUSER");
    sc_trace(mVcdFile, gmem1_RRESP, "gmem1_RRESP");
    sc_trace(mVcdFile, gmem1_BVALID, "gmem1_BVALID");
    sc_trace(mVcdFile, gmem1_BRESP, "gmem1_BRESP");
    sc_trace(mVcdFile, gmem1_BID, "gmem1_BID");
    sc_trace(mVcdFile, gmem1_BUSER, "gmem1_BUSER");
    sc_trace(mVcdFile, imgInput_data_V_i_q0, "imgInput_data_V_i_q0");
    sc_trace(mVcdFile, imgInput_data_V_t_q0, "imgInput_data_V_t_q0");
    sc_trace(mVcdFile, imgOutput_data_V_i_q0, "imgOutput_data_V_i_q0");
    sc_trace(mVcdFile, imgOutput_data_V_t_q0, "imgOutput_data_V_t_q0");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_ap_start, "Block_Mat_exit45_pro_U0_ap_start");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_ap_done, "Block_Mat_exit45_pro_U0_ap_done");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_ap_continue, "Block_Mat_exit45_pro_U0_ap_continue");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_ap_idle, "Block_Mat_exit45_pro_U0_ap_idle");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_ap_ready, "Block_Mat_exit45_pro_U0_ap_ready");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgInput_rows_out_din, "Block_Mat_exit45_pro_U0_imgInput_rows_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgInput_rows_out_write, "Block_Mat_exit45_pro_U0_imgInput_rows_out_write");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgInput_cols_out_din, "Block_Mat_exit45_pro_U0_imgInput_cols_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgInput_cols_out_write, "Block_Mat_exit45_pro_U0_imgInput_cols_out_write");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgOutput_rows_out_din, "Block_Mat_exit45_pro_U0_imgOutput_rows_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgOutput_rows_out_write, "Block_Mat_exit45_pro_U0_imgOutput_rows_out_write");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgOutput_cols_out_din, "Block_Mat_exit45_pro_U0_imgOutput_cols_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_imgOutput_cols_out_write, "Block_Mat_exit45_pro_U0_imgOutput_cols_out_write");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_low_threshold_out_din, "Block_Mat_exit45_pro_U0_low_threshold_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_low_threshold_out_write, "Block_Mat_exit45_pro_U0_low_threshold_out_write");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_img_inp_V_out_din, "Block_Mat_exit45_pro_U0_img_inp_V_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_img_inp_V_out_write, "Block_Mat_exit45_pro_U0_img_inp_V_out_write");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_img_out_V_out_din, "Block_Mat_exit45_pro_U0_img_out_V_out_din");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_img_out_V_out_write, "Block_Mat_exit45_pro_U0_img_out_V_out_write");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWVALID, "Array2xfMat_U0_m_axi_srcPtr_V_AWVALID");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWADDR, "Array2xfMat_U0_m_axi_srcPtr_V_AWADDR");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWID, "Array2xfMat_U0_m_axi_srcPtr_V_AWID");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWLEN, "Array2xfMat_U0_m_axi_srcPtr_V_AWLEN");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWSIZE, "Array2xfMat_U0_m_axi_srcPtr_V_AWSIZE");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWBURST, "Array2xfMat_U0_m_axi_srcPtr_V_AWBURST");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWLOCK, "Array2xfMat_U0_m_axi_srcPtr_V_AWLOCK");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWCACHE, "Array2xfMat_U0_m_axi_srcPtr_V_AWCACHE");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWPROT, "Array2xfMat_U0_m_axi_srcPtr_V_AWPROT");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWQOS, "Array2xfMat_U0_m_axi_srcPtr_V_AWQOS");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWREGION, "Array2xfMat_U0_m_axi_srcPtr_V_AWREGION");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_AWUSER, "Array2xfMat_U0_m_axi_srcPtr_V_AWUSER");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_WVALID, "Array2xfMat_U0_m_axi_srcPtr_V_WVALID");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_WDATA, "Array2xfMat_U0_m_axi_srcPtr_V_WDATA");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_WSTRB, "Array2xfMat_U0_m_axi_srcPtr_V_WSTRB");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_WLAST, "Array2xfMat_U0_m_axi_srcPtr_V_WLAST");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_WID, "Array2xfMat_U0_m_axi_srcPtr_V_WID");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_WUSER, "Array2xfMat_U0_m_axi_srcPtr_V_WUSER");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARVALID, "Array2xfMat_U0_m_axi_srcPtr_V_ARVALID");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARADDR, "Array2xfMat_U0_m_axi_srcPtr_V_ARADDR");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARID, "Array2xfMat_U0_m_axi_srcPtr_V_ARID");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARLEN, "Array2xfMat_U0_m_axi_srcPtr_V_ARLEN");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE, "Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARBURST, "Array2xfMat_U0_m_axi_srcPtr_V_ARBURST");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK, "Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE, "Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARPROT, "Array2xfMat_U0_m_axi_srcPtr_V_ARPROT");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARQOS, "Array2xfMat_U0_m_axi_srcPtr_V_ARQOS");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARREGION, "Array2xfMat_U0_m_axi_srcPtr_V_ARREGION");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_ARUSER, "Array2xfMat_U0_m_axi_srcPtr_V_ARUSER");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_RREADY, "Array2xfMat_U0_m_axi_srcPtr_V_RREADY");
    sc_trace(mVcdFile, Array2xfMat_U0_m_axi_srcPtr_V_BREADY, "Array2xfMat_U0_m_axi_srcPtr_V_BREADY");
    sc_trace(mVcdFile, Array2xfMat_U0_srcPtr_V_offset_read, "Array2xfMat_U0_srcPtr_V_offset_read");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_rows_read, "Array2xfMat_U0_dstMat_rows_read");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_cols_read, "Array2xfMat_U0_dstMat_cols_read");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_address0, "Array2xfMat_U0_dstMat_data_V_address0");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_ce0, "Array2xfMat_U0_dstMat_data_V_ce0");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_d0, "Array2xfMat_U0_dstMat_data_V_d0");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_we0, "Array2xfMat_U0_dstMat_data_V_we0");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_address1, "Array2xfMat_U0_dstMat_data_V_address1");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_ce1, "Array2xfMat_U0_dstMat_data_V_ce1");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_d1, "Array2xfMat_U0_dstMat_data_V_d1");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_we1, "Array2xfMat_U0_dstMat_data_V_we1");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_rows_out_din, "Array2xfMat_U0_dstMat_rows_out_din");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_rows_out_write, "Array2xfMat_U0_dstMat_rows_out_write");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_cols_out_din, "Array2xfMat_U0_dstMat_cols_out_din");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_cols_out_write, "Array2xfMat_U0_dstMat_cols_out_write");
    sc_trace(mVcdFile, Array2xfMat_U0_ap_start, "Array2xfMat_U0_ap_start");
    sc_trace(mVcdFile, Array2xfMat_U0_ap_done, "Array2xfMat_U0_ap_done");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_full_n, "Array2xfMat_U0_dstMat_data_V_full_n");
    sc_trace(mVcdFile, Array2xfMat_U0_dstMat_data_V_write, "Array2xfMat_U0_dstMat_data_V_write");
    sc_trace(mVcdFile, Array2xfMat_U0_ap_ready, "Array2xfMat_U0_ap_ready");
    sc_trace(mVcdFile, Array2xfMat_U0_ap_idle, "Array2xfMat_U0_ap_idle");
    sc_trace(mVcdFile, Array2xfMat_U0_ap_continue, "Array2xfMat_U0_ap_continue");
    sc_trace(mVcdFile, ap_channel_done_imgInput_data_V, "ap_channel_done_imgInput_data_V");
    sc_trace(mVcdFile, binary_threshold_U0_ap_start, "binary_threshold_U0_ap_start");
    sc_trace(mVcdFile, binary_threshold_U0_ap_done, "binary_threshold_U0_ap_done");
    sc_trace(mVcdFile, binary_threshold_U0_ap_continue, "binary_threshold_U0_ap_continue");
    sc_trace(mVcdFile, binary_threshold_U0_ap_idle, "binary_threshold_U0_ap_idle");
    sc_trace(mVcdFile, binary_threshold_U0_ap_ready, "binary_threshold_U0_ap_ready");
    sc_trace(mVcdFile, binary_threshold_U0_src_rows_read, "binary_threshold_U0_src_rows_read");
    sc_trace(mVcdFile, binary_threshold_U0_src_cols_read, "binary_threshold_U0_src_cols_read");
    sc_trace(mVcdFile, binary_threshold_U0_src_data_V_address0, "binary_threshold_U0_src_data_V_address0");
    sc_trace(mVcdFile, binary_threshold_U0_src_data_V_ce0, "binary_threshold_U0_src_data_V_ce0");
    sc_trace(mVcdFile, binary_threshold_U0_dst_data_V_address0, "binary_threshold_U0_dst_data_V_address0");
    sc_trace(mVcdFile, binary_threshold_U0_dst_data_V_ce0, "binary_threshold_U0_dst_data_V_ce0");
    sc_trace(mVcdFile, binary_threshold_U0_dst_data_V_we0, "binary_threshold_U0_dst_data_V_we0");
    sc_trace(mVcdFile, binary_threshold_U0_dst_data_V_d0, "binary_threshold_U0_dst_data_V_d0");
    sc_trace(mVcdFile, binary_threshold_U0_threshold_read, "binary_threshold_U0_threshold_read");
    sc_trace(mVcdFile, ap_channel_done_imgOutput_data_V, "ap_channel_done_imgOutput_data_V");
    sc_trace(mVcdFile, binary_threshold_U0_dst_data_V_full_n, "binary_threshold_U0_dst_data_V_full_n");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_rows_read, "xfMat2Array_U0_srcMat_rows_read");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_cols_read, "xfMat2Array_U0_srcMat_cols_read");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_address0, "xfMat2Array_U0_srcMat_data_V_address0");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_ce0, "xfMat2Array_U0_srcMat_data_V_ce0");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_d0, "xfMat2Array_U0_srcMat_data_V_d0");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_we0, "xfMat2Array_U0_srcMat_data_V_we0");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_address1, "xfMat2Array_U0_srcMat_data_V_address1");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_ce1, "xfMat2Array_U0_srcMat_data_V_ce1");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_d1, "xfMat2Array_U0_srcMat_data_V_d1");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_we1, "xfMat2Array_U0_srcMat_data_V_we1");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWVALID, "xfMat2Array_U0_m_axi_dstPtr_V_AWVALID");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWADDR, "xfMat2Array_U0_m_axi_dstPtr_V_AWADDR");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWID, "xfMat2Array_U0_m_axi_dstPtr_V_AWID");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWLEN, "xfMat2Array_U0_m_axi_dstPtr_V_AWLEN");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE, "xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWBURST, "xfMat2Array_U0_m_axi_dstPtr_V_AWBURST");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK, "xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE, "xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWPROT, "xfMat2Array_U0_m_axi_dstPtr_V_AWPROT");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWQOS, "xfMat2Array_U0_m_axi_dstPtr_V_AWQOS");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWREGION, "xfMat2Array_U0_m_axi_dstPtr_V_AWREGION");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_AWUSER, "xfMat2Array_U0_m_axi_dstPtr_V_AWUSER");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_WVALID, "xfMat2Array_U0_m_axi_dstPtr_V_WVALID");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_WDATA, "xfMat2Array_U0_m_axi_dstPtr_V_WDATA");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_WSTRB, "xfMat2Array_U0_m_axi_dstPtr_V_WSTRB");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_WLAST, "xfMat2Array_U0_m_axi_dstPtr_V_WLAST");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_WID, "xfMat2Array_U0_m_axi_dstPtr_V_WID");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_WUSER, "xfMat2Array_U0_m_axi_dstPtr_V_WUSER");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARVALID, "xfMat2Array_U0_m_axi_dstPtr_V_ARVALID");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARADDR, "xfMat2Array_U0_m_axi_dstPtr_V_ARADDR");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARID, "xfMat2Array_U0_m_axi_dstPtr_V_ARID");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARLEN, "xfMat2Array_U0_m_axi_dstPtr_V_ARLEN");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARSIZE, "xfMat2Array_U0_m_axi_dstPtr_V_ARSIZE");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARBURST, "xfMat2Array_U0_m_axi_dstPtr_V_ARBURST");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARLOCK, "xfMat2Array_U0_m_axi_dstPtr_V_ARLOCK");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARCACHE, "xfMat2Array_U0_m_axi_dstPtr_V_ARCACHE");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARPROT, "xfMat2Array_U0_m_axi_dstPtr_V_ARPROT");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARQOS, "xfMat2Array_U0_m_axi_dstPtr_V_ARQOS");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARREGION, "xfMat2Array_U0_m_axi_dstPtr_V_ARREGION");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_ARUSER, "xfMat2Array_U0_m_axi_dstPtr_V_ARUSER");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_RREADY, "xfMat2Array_U0_m_axi_dstPtr_V_RREADY");
    sc_trace(mVcdFile, xfMat2Array_U0_m_axi_dstPtr_V_BREADY, "xfMat2Array_U0_m_axi_dstPtr_V_BREADY");
    sc_trace(mVcdFile, xfMat2Array_U0_dstPtr_V_offset_read, "xfMat2Array_U0_dstPtr_V_offset_read");
    sc_trace(mVcdFile, xfMat2Array_U0_srcMat_data_V_read, "xfMat2Array_U0_srcMat_data_V_read");
    sc_trace(mVcdFile, xfMat2Array_U0_ap_start, "xfMat2Array_U0_ap_start");
    sc_trace(mVcdFile, xfMat2Array_U0_ap_done, "xfMat2Array_U0_ap_done");
    sc_trace(mVcdFile, xfMat2Array_U0_ap_ready, "xfMat2Array_U0_ap_ready");
    sc_trace(mVcdFile, xfMat2Array_U0_ap_idle, "xfMat2Array_U0_ap_idle");
    sc_trace(mVcdFile, xfMat2Array_U0_ap_continue, "xfMat2Array_U0_ap_continue");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, imgInput_data_V_i_full_n, "imgInput_data_V_i_full_n");
    sc_trace(mVcdFile, imgInput_data_V_t_empty_n, "imgInput_data_V_t_empty_n");
    sc_trace(mVcdFile, imgOutput_data_V_i_full_n, "imgOutput_data_V_i_full_n");
    sc_trace(mVcdFile, imgOutput_data_V_t_empty_n, "imgOutput_data_V_t_empty_n");
    sc_trace(mVcdFile, imgInput_rows_c_full_n, "imgInput_rows_c_full_n");
    sc_trace(mVcdFile, imgInput_rows_c_dout, "imgInput_rows_c_dout");
    sc_trace(mVcdFile, imgInput_rows_c_empty_n, "imgInput_rows_c_empty_n");
    sc_trace(mVcdFile, imgInput_cols_c_full_n, "imgInput_cols_c_full_n");
    sc_trace(mVcdFile, imgInput_cols_c_dout, "imgInput_cols_c_dout");
    sc_trace(mVcdFile, imgInput_cols_c_empty_n, "imgInput_cols_c_empty_n");
    sc_trace(mVcdFile, imgOutput_rows_c_full_n, "imgOutput_rows_c_full_n");
    sc_trace(mVcdFile, imgOutput_rows_c_dout, "imgOutput_rows_c_dout");
    sc_trace(mVcdFile, imgOutput_rows_c_empty_n, "imgOutput_rows_c_empty_n");
    sc_trace(mVcdFile, imgOutput_cols_c_full_n, "imgOutput_cols_c_full_n");
    sc_trace(mVcdFile, imgOutput_cols_c_dout, "imgOutput_cols_c_dout");
    sc_trace(mVcdFile, imgOutput_cols_c_empty_n, "imgOutput_cols_c_empty_n");
    sc_trace(mVcdFile, low_threshold_c_full_n, "low_threshold_c_full_n");
    sc_trace(mVcdFile, low_threshold_c_dout, "low_threshold_c_dout");
    sc_trace(mVcdFile, low_threshold_c_empty_n, "low_threshold_c_empty_n");
    sc_trace(mVcdFile, img_inp_V_c_full_n, "img_inp_V_c_full_n");
    sc_trace(mVcdFile, img_inp_V_c_dout, "img_inp_V_c_dout");
    sc_trace(mVcdFile, img_inp_V_c_empty_n, "img_inp_V_c_empty_n");
    sc_trace(mVcdFile, img_out_V_c_full_n, "img_out_V_c_full_n");
    sc_trace(mVcdFile, img_out_V_c_dout, "img_out_V_c_dout");
    sc_trace(mVcdFile, img_out_V_c_empty_n, "img_out_V_c_empty_n");
    sc_trace(mVcdFile, imgInput_rows_c13_full_n, "imgInput_rows_c13_full_n");
    sc_trace(mVcdFile, imgInput_rows_c13_dout, "imgInput_rows_c13_dout");
    sc_trace(mVcdFile, imgInput_rows_c13_empty_n, "imgInput_rows_c13_empty_n");
    sc_trace(mVcdFile, imgInput_cols_c14_full_n, "imgInput_cols_c14_full_n");
    sc_trace(mVcdFile, imgInput_cols_c14_dout, "imgInput_cols_c14_dout");
    sc_trace(mVcdFile, imgInput_cols_c14_empty_n, "imgInput_cols_c14_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready, "ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Block_Mat_exit45_pro_U0_ap_ready, "ap_sync_Block_Mat_exit45_pro_U0_ap_ready");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_ap_ready_count, "Block_Mat_exit45_pro_U0_ap_ready_count");
    sc_trace(mVcdFile, ap_sync_reg_Array2xfMat_U0_ap_ready, "ap_sync_reg_Array2xfMat_U0_ap_ready");
    sc_trace(mVcdFile, ap_sync_Array2xfMat_U0_ap_ready, "ap_sync_Array2xfMat_U0_ap_ready");
    sc_trace(mVcdFile, Array2xfMat_U0_ap_ready_count, "Array2xfMat_U0_ap_ready_count");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_start_full_n, "Block_Mat_exit45_pro_U0_start_full_n");
    sc_trace(mVcdFile, Block_Mat_exit45_pro_U0_start_write, "Block_Mat_exit45_pro_U0_start_write");
    sc_trace(mVcdFile, Array2xfMat_U0_start_full_n, "Array2xfMat_U0_start_full_n");
    sc_trace(mVcdFile, Array2xfMat_U0_start_write, "Array2xfMat_U0_start_write");
    sc_trace(mVcdFile, binary_threshold_U0_start_full_n, "binary_threshold_U0_start_full_n");
    sc_trace(mVcdFile, binary_threshold_U0_start_write, "binary_threshold_U0_start_write");
    sc_trace(mVcdFile, xfMat2Array_U0_start_full_n, "xfMat2Array_U0_start_full_n");
    sc_trace(mVcdFile, xfMat2Array_U0_start_write, "xfMat2Array_U0_start_write");
#endif

    }
    mHdltvinHandle.open("Canny_accel.hdltvin.dat");
    mHdltvoutHandle.open("Canny_accel.hdltvout.dat");
}

Canny_accel::~Canny_accel() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete Canny_accel_control_s_axi_U;
    delete Canny_accel_gmem0_m_axi_U;
    delete Canny_accel_gmem1_m_axi_U;
    delete imgInput_data_V_U;
    delete imgOutput_data_V_U;
    delete Block_Mat_exit45_pro_U0;
    delete Array2xfMat_U0;
    delete binary_threshold_U0;
    delete xfMat2Array_U0;
    delete imgInput_rows_c_U;
    delete imgInput_cols_c_U;
    delete imgOutput_rows_c_U;
    delete imgOutput_cols_c_U;
    delete low_threshold_c_U;
    delete img_inp_V_c_U;
    delete img_out_V_c_U;
    delete imgInput_rows_c13_U;
    delete imgInput_cols_c14_U;
}

void Canny_accel::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Canny_accel::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_0;
}

void Canny_accel::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_0;
}

void Canny_accel::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv1_0;
}

void Canny_accel::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv2_0;
}

void Canny_accel::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv32_0;
}

void Canny_accel::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv3_0;
}

void Canny_accel::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv4_0;
}

void Canny_accel::thread_ap_clk_no_reset_() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()) && 
         esl_seteq<1,1,1>(Array2xfMat_U0_ap_ready.read(), ap_const_logic_0))) {
        Array2xfMat_U0_ap_ready_count = (!Array2xfMat_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Array2xfMat_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, Array2xfMat_U0_ap_ready.read()))) {
        Array2xfMat_U0_ap_ready_count = (!Array2xfMat_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Array2xfMat_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ((esl_seteq<1,1,1>(Block_Mat_exit45_pro_U0_ap_ready.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sync_ready.read()))) {
        Block_Mat_exit45_pro_U0_ap_ready_count = (!Block_Mat_exit45_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Block_Mat_exit45_pro_U0_ap_ready_count.read()) - sc_biguint<2>(ap_const_lv2_1));
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, Block_Mat_exit45_pro_U0_ap_ready.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_0, ap_sync_ready.read()))) {
        Block_Mat_exit45_pro_U0_ap_ready_count = (!Block_Mat_exit45_pro_U0_ap_ready_count.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(Block_Mat_exit45_pro_U0_ap_ready_count.read()) + sc_biguint<2>(ap_const_lv2_1));
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_sync_reg_Array2xfMat_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Array2xfMat_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Array2xfMat_U0_ap_ready = ap_sync_Array2xfMat_U0_ap_ready.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (ap_start.read() & 
             ap_sync_ready.read()))) {
            ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready = ap_const_logic_0;
        } else {
            ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready = ap_sync_Block_Mat_exit45_pro_U0_ap_ready.read();
        }
    }
}

void Canny_accel::thread_Array2xfMat_U0_ap_continue() {
    Array2xfMat_U0_ap_continue = Array2xfMat_U0_dstMat_data_V_full_n.read();
}

void Canny_accel::thread_Array2xfMat_U0_ap_start() {
    Array2xfMat_U0_ap_start = (ap_start.read() & (ap_sync_reg_Array2xfMat_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void Canny_accel::thread_Array2xfMat_U0_dstMat_data_V_full_n() {
    Array2xfMat_U0_dstMat_data_V_full_n = imgInput_data_V_i_full_n.read();
}

void Canny_accel::thread_Array2xfMat_U0_start_full_n() {
    Array2xfMat_U0_start_full_n = ap_const_logic_1;
}

void Canny_accel::thread_Array2xfMat_U0_start_write() {
    Array2xfMat_U0_start_write = ap_const_logic_0;
}

void Canny_accel::thread_Block_Mat_exit45_pro_U0_ap_continue() {
    Block_Mat_exit45_pro_U0_ap_continue = ap_const_logic_1;
}

void Canny_accel::thread_Block_Mat_exit45_pro_U0_ap_start() {
    Block_Mat_exit45_pro_U0_ap_start = (ap_start.read() & (ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready.read() ^ 
  ap_const_logic_1));
}

void Canny_accel::thread_Block_Mat_exit45_pro_U0_start_full_n() {
    Block_Mat_exit45_pro_U0_start_full_n = ap_const_logic_1;
}

void Canny_accel::thread_Block_Mat_exit45_pro_U0_start_write() {
    Block_Mat_exit45_pro_U0_start_write = ap_const_logic_0;
}

void Canny_accel::thread_ap_channel_done_imgInput_data_V() {
    ap_channel_done_imgInput_data_V = Array2xfMat_U0_ap_done.read();
}

void Canny_accel::thread_ap_channel_done_imgOutput_data_V() {
    ap_channel_done_imgOutput_data_V = binary_threshold_U0_ap_done.read();
}

void Canny_accel::thread_ap_done() {
    ap_done = xfMat2Array_U0_ap_done.read();
}

void Canny_accel::thread_ap_idle() {
    ap_idle = (Block_Mat_exit45_pro_U0_ap_idle.read() & Array2xfMat_U0_ap_idle.read() & binary_threshold_U0_ap_idle.read() & xfMat2Array_U0_ap_idle.read() & (imgInput_data_V_t_empty_n.read() ^ 
  ap_const_logic_1) & (imgOutput_data_V_t_empty_n.read() ^ 
  ap_const_logic_1));
}

void Canny_accel::thread_ap_ready() {
    ap_ready = ap_sync_ready.read();
}

void Canny_accel::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void Canny_accel::thread_ap_sync_Array2xfMat_U0_ap_ready() {
    ap_sync_Array2xfMat_U0_ap_ready = (Array2xfMat_U0_ap_ready.read() | ap_sync_reg_Array2xfMat_U0_ap_ready.read());
}

void Canny_accel::thread_ap_sync_Block_Mat_exit45_pro_U0_ap_ready() {
    ap_sync_Block_Mat_exit45_pro_U0_ap_ready = (Block_Mat_exit45_pro_U0_ap_ready.read() | ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready.read());
}

void Canny_accel::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_1;
}

void Canny_accel::thread_ap_sync_done() {
    ap_sync_done = xfMat2Array_U0_ap_done.read();
}

void Canny_accel::thread_ap_sync_ready() {
    ap_sync_ready = (ap_sync_Block_Mat_exit45_pro_U0_ap_ready.read() & ap_sync_Array2xfMat_U0_ap_ready.read());
}

void Canny_accel::thread_binary_threshold_U0_ap_continue() {
    binary_threshold_U0_ap_continue = imgOutput_data_V_i_full_n.read();
}

void Canny_accel::thread_binary_threshold_U0_ap_start() {
    binary_threshold_U0_ap_start = imgInput_data_V_t_empty_n.read();
}

void Canny_accel::thread_binary_threshold_U0_dst_data_V_full_n() {
    binary_threshold_U0_dst_data_V_full_n = imgOutput_data_V_i_full_n.read();
}

void Canny_accel::thread_binary_threshold_U0_start_full_n() {
    binary_threshold_U0_start_full_n = ap_const_logic_1;
}

void Canny_accel::thread_binary_threshold_U0_start_write() {
    binary_threshold_U0_start_write = ap_const_logic_0;
}

void Canny_accel::thread_xfMat2Array_U0_ap_continue() {
    xfMat2Array_U0_ap_continue = ap_const_logic_1;
}

void Canny_accel::thread_xfMat2Array_U0_ap_start() {
    xfMat2Array_U0_ap_start = imgOutput_data_V_t_empty_n.read();
}

void Canny_accel::thread_xfMat2Array_U0_start_full_n() {
    xfMat2Array_U0_start_full_n = ap_const_logic_1;
}

void Canny_accel::thread_xfMat2Array_U0_start_write() {
    xfMat2Array_U0_start_write = ap_const_logic_0;
}

void Canny_accel::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"s_axi_control_AWVALID\" :  \"" << s_axi_control_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_control_AWREADY\" :  \"" << s_axi_control_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_AWADDR\" :  \"" << s_axi_control_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WVALID\" :  \"" << s_axi_control_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_WREADY\" :  \"" << s_axi_control_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WDATA\" :  \"" << s_axi_control_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WSTRB\" :  \"" << s_axi_control_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARVALID\" :  \"" << s_axi_control_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_ARREADY\" :  \"" << s_axi_control_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARADDR\" :  \"" << s_axi_control_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RVALID\" :  \"" << s_axi_control_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_RREADY\" :  \"" << s_axi_control_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RDATA\" :  \"" << s_axi_control_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RRESP\" :  \"" << s_axi_control_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BVALID\" :  \"" << s_axi_control_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_BREADY\" :  \"" << s_axi_control_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BRESP\" :  \"" << s_axi_control_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWVALID\" :  \"" << m_axi_gmem0_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_AWREADY\" :  \"" << m_axi_gmem0_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWADDR\" :  \"" << m_axi_gmem0_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWID\" :  \"" << m_axi_gmem0_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWLEN\" :  \"" << m_axi_gmem0_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWSIZE\" :  \"" << m_axi_gmem0_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWBURST\" :  \"" << m_axi_gmem0_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWLOCK\" :  \"" << m_axi_gmem0_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWCACHE\" :  \"" << m_axi_gmem0_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWPROT\" :  \"" << m_axi_gmem0_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWQOS\" :  \"" << m_axi_gmem0_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWREGION\" :  \"" << m_axi_gmem0_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_AWUSER\" :  \"" << m_axi_gmem0_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WVALID\" :  \"" << m_axi_gmem0_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_WREADY\" :  \"" << m_axi_gmem0_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WDATA\" :  \"" << m_axi_gmem0_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WSTRB\" :  \"" << m_axi_gmem0_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WLAST\" :  \"" << m_axi_gmem0_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WID\" :  \"" << m_axi_gmem0_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_WUSER\" :  \"" << m_axi_gmem0_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARVALID\" :  \"" << m_axi_gmem0_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_ARREADY\" :  \"" << m_axi_gmem0_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARADDR\" :  \"" << m_axi_gmem0_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARID\" :  \"" << m_axi_gmem0_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARLEN\" :  \"" << m_axi_gmem0_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARSIZE\" :  \"" << m_axi_gmem0_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARBURST\" :  \"" << m_axi_gmem0_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARLOCK\" :  \"" << m_axi_gmem0_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARCACHE\" :  \"" << m_axi_gmem0_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARPROT\" :  \"" << m_axi_gmem0_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARQOS\" :  \"" << m_axi_gmem0_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARREGION\" :  \"" << m_axi_gmem0_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_ARUSER\" :  \"" << m_axi_gmem0_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RVALID\" :  \"" << m_axi_gmem0_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_RREADY\" :  \"" << m_axi_gmem0_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RDATA\" :  \"" << m_axi_gmem0_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RLAST\" :  \"" << m_axi_gmem0_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RID\" :  \"" << m_axi_gmem0_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RUSER\" :  \"" << m_axi_gmem0_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_RRESP\" :  \"" << m_axi_gmem0_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BVALID\" :  \"" << m_axi_gmem0_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem0_BREADY\" :  \"" << m_axi_gmem0_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BRESP\" :  \"" << m_axi_gmem0_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BID\" :  \"" << m_axi_gmem0_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem0_BUSER\" :  \"" << m_axi_gmem0_BUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWVALID\" :  \"" << m_axi_gmem1_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_AWREADY\" :  \"" << m_axi_gmem1_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWADDR\" :  \"" << m_axi_gmem1_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWID\" :  \"" << m_axi_gmem1_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWLEN\" :  \"" << m_axi_gmem1_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWSIZE\" :  \"" << m_axi_gmem1_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWBURST\" :  \"" << m_axi_gmem1_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWLOCK\" :  \"" << m_axi_gmem1_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWCACHE\" :  \"" << m_axi_gmem1_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWPROT\" :  \"" << m_axi_gmem1_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWQOS\" :  \"" << m_axi_gmem1_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWREGION\" :  \"" << m_axi_gmem1_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_AWUSER\" :  \"" << m_axi_gmem1_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_WVALID\" :  \"" << m_axi_gmem1_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_WREADY\" :  \"" << m_axi_gmem1_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_WDATA\" :  \"" << m_axi_gmem1_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_WSTRB\" :  \"" << m_axi_gmem1_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_WLAST\" :  \"" << m_axi_gmem1_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_WID\" :  \"" << m_axi_gmem1_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_WUSER\" :  \"" << m_axi_gmem1_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARVALID\" :  \"" << m_axi_gmem1_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_ARREADY\" :  \"" << m_axi_gmem1_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARADDR\" :  \"" << m_axi_gmem1_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARID\" :  \"" << m_axi_gmem1_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARLEN\" :  \"" << m_axi_gmem1_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARSIZE\" :  \"" << m_axi_gmem1_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARBURST\" :  \"" << m_axi_gmem1_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARLOCK\" :  \"" << m_axi_gmem1_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARCACHE\" :  \"" << m_axi_gmem1_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARPROT\" :  \"" << m_axi_gmem1_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARQOS\" :  \"" << m_axi_gmem1_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARREGION\" :  \"" << m_axi_gmem1_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_ARUSER\" :  \"" << m_axi_gmem1_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_RVALID\" :  \"" << m_axi_gmem1_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_RREADY\" :  \"" << m_axi_gmem1_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_RDATA\" :  \"" << m_axi_gmem1_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_RLAST\" :  \"" << m_axi_gmem1_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_RID\" :  \"" << m_axi_gmem1_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_RUSER\" :  \"" << m_axi_gmem1_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_RRESP\" :  \"" << m_axi_gmem1_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_BVALID\" :  \"" << m_axi_gmem1_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem1_BREADY\" :  \"" << m_axi_gmem1_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_BRESP\" :  \"" << m_axi_gmem1_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_BID\" :  \"" << m_axi_gmem1_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem1_BUSER\" :  \"" << m_axi_gmem1_BUSER.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

