

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Thu Dec 16 22:23:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_11_1   |        ?|        ?|    16 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_14_2  |       18|        ?|        19|          4|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 4, D = 19, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 42 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 36 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 17 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, void @empty, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim" [forward_fcc/fwprop.cpp:2]   --->   Operation 61 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim" [forward_fcc/fwprop.cpp:2]   --->   Operation 62 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [forward_fcc/fwprop.cpp:2]   --->   Operation 63 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y" [forward_fcc/fwprop.cpp:2]   --->   Operation 64 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%w_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w" [forward_fcc/fwprop.cpp:2]   --->   Operation 65 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [forward_fcc/fwprop.cpp:2]   --->   Operation 66 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (2.47ns)   --->   "%cmp31 = icmp_sgt  i32 %xdim_read, i32 0" [forward_fcc/fwprop.cpp:2]   --->   Operation 67 'icmp' 'cmp31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [forward_fcc/fwprop.cpp:11]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln" [forward_fcc/fwprop.cpp:11]   --->   Operation 69 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [forward_fcc/fwprop.cpp:11]   --->   Operation 70 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i62 %trunc_ln11_1" [forward_fcc/fwprop.cpp:14]   --->   Operation 71 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [forward_fcc/fwprop.cpp:14]   --->   Operation 72 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln1" [forward_fcc/fwprop.cpp:12]   --->   Operation 73 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %xdim_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 74 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln11 = br void" [forward_fcc/fwprop.cpp:11]   --->   Operation 75 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln11, void %._crit_edge, i32 0, void %.lr.ph7" [forward_fcc/fwprop.cpp:12]   --->   Operation 76 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul = phi i62 %add_ln11_1, void %._crit_edge, i62 0, void %.lr.ph7" [forward_fcc/fwprop.cpp:11]   --->   Operation 77 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %i, i32 1" [forward_fcc/fwprop.cpp:11]   --->   Operation 78 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (3.46ns)   --->   "%add_ln11_1 = add i62 %phi_mul, i62 %zext_ln12" [forward_fcc/fwprop.cpp:11]   --->   Operation 79 'add' 'add_ln11_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp_eq  i32 %i, i32 %ydim_read" [forward_fcc/fwprop.cpp:11]   --->   Operation 80 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split2, void %._crit_edge8.loopexit" [forward_fcc/fwprop.cpp:11]   --->   Operation 81 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %i" [forward_fcc/fwprop.cpp:11]   --->   Operation 82 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul, i2 0" [forward_fcc/fwprop.cpp:12]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (3.52ns)   --->   "%add_ln12 = add i64 %shl_ln, i64 %w_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 84 'add' 'add_ln12' <Predicate = (!icmp_ln11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (3.46ns)   --->   "%add_ln12_1 = add i63 %zext_ln11, i63 %sext_ln11" [forward_fcc/fwprop.cpp:12]   --->   Operation 85 'add' 'add_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i63 %add_ln12_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 86 'sext' 'sext_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln12_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 87 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [forward_fcc/fwprop.cpp:12]   --->   Operation 88 'bitconcatenate' 'shl_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i34 %shl_ln12_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 89 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln12_2 = add i64 %zext_ln12_1, i64 %y_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 90 'add' 'add_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (3.46ns)   --->   "%add_ln12_3 = add i63 %zext_ln11, i63 %sext_ln14" [forward_fcc/fwprop.cpp:12]   --->   Operation 91 'add' 'add_ln12_3' <Predicate = (!icmp_ln11)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i63 %add_ln12_3" [forward_fcc/fwprop.cpp:12]   --->   Operation 92 'sext' 'sext_ln12_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln12_2" [forward_fcc/fwprop.cpp:12]   --->   Operation 93 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [forward_fcc/fwprop.cpp:19]   --->   Operation 94 'ret' 'ret_ln19' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 95 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 96 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 96 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 100 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [forward_fcc/fwprop.cpp:12]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [forward_fcc/fwprop.cpp:12]   --->   Operation 103 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/1] (7.30ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15" [forward_fcc/fwprop.cpp:12]   --->   Operation 104 'write' 'write_ln12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 105 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 106 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 107 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 107 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 108 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 108 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [forward_fcc/fwprop.cpp:11]   --->   Operation 109 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %gmem_addr_read" [forward_fcc/fwprop.cpp:12]   --->   Operation 110 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [forward_fcc/fwprop.cpp:12]   --->   Operation 111 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %cmp31, void %._crit_edge, void %.lr.ph" [forward_fcc/fwprop.cpp:14]   --->   Operation 112 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln12, i32 2, i32 63" [forward_fcc/fwprop.cpp:14]   --->   Operation 113 'partselect' 'trunc_ln14_1' <Predicate = (cmp31)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i62 %trunc_ln14_1" [forward_fcc/fwprop.cpp:14]   --->   Operation 114 'sext' 'sext_ln14_1' <Predicate = (cmp31)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln14 = br void" [forward_fcc/fwprop.cpp:14]   --->   Operation 115 'br' 'br_ln14' <Predicate = (cmp31)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 3.46>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln14, void %.split, i31 0, void %.lr.ph" [forward_fcc/fwprop.cpp:14]   --->   Operation 116 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [forward_fcc/fwprop.cpp:14]   --->   Operation 117 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp_eq  i32 %j_cast, i32 %xdim_read" [forward_fcc/fwprop.cpp:14]   --->   Operation 118 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%j_cast2 = zext i31 %j" [forward_fcc/fwprop.cpp:14]   --->   Operation 120 'zext' 'j_cast2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (3.46ns)   --->   "%add_ln15 = add i63 %j_cast2, i63 %sext_ln14_1" [forward_fcc/fwprop.cpp:15]   --->   Operation 121 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i63 %add_ln15" [forward_fcc/fwprop.cpp:15]   --->   Operation 122 'sext' 'sext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln15_1" [forward_fcc/fwprop.cpp:15]   --->   Operation 123 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (3.46ns)   --->   "%add_ln15_1 = add i63 %j_cast2, i63 %sext_ln12" [forward_fcc/fwprop.cpp:15]   --->   Operation 124 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i63 %add_ln15_1" [forward_fcc/fwprop.cpp:15]   --->   Operation 125 'sext' 'sext_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 126 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 127 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 127 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 128 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 129 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 129 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 130 [1/1] (2.52ns)   --->   "%add_ln14 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:14]   --->   Operation 130 'add' 'add_ln14' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 132 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 132 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 133 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 134 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 134 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 135 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 136 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 136 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 137 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 138 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 138 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 139 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 140 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 140 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 141 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:15]   --->   Operation 141 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 142 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 142 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 143 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [forward_fcc/fwprop.cpp:15]   --->   Operation 143 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.70>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %gmem_addr_3_read" [forward_fcc/fwprop.cpp:15]   --->   Operation 144 'bitcast' 'bitcast_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln15_2 = bitcast i32 %gmem_addr_4_read" [forward_fcc/fwprop.cpp:15]   --->   Operation 145 'bitcast' 'bitcast_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_27 : Operation 146 [4/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 146 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%add119 = phi i32 %add, void %.split, i32 %bitcast_ln12, void %.lr.ph" [forward_fcc/fwprop.cpp:15]   --->   Operation 147 'phi' 'add119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 149 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 150 [3/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 150 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 151 [2/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 151 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 152 [1/4] (5.70ns)   --->   "%mul8 = fmul i32 %bitcast_ln15_1, i32 %bitcast_ln15_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 152 'fmul' 'mul8' <Predicate = (!icmp_ln14)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 153 [5/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 153 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 14.5>
ST_32 : Operation 154 [4/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 154 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 14.5>
ST_33 : Operation 155 [3/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 155 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 14.5>
ST_34 : Operation 156 [2/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 156 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 14.5>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [forward_fcc/fwprop.cpp:14]   --->   Operation 157 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_35 : Operation 158 [1/5] (7.25ns)   --->   "%add = fadd i32 %add119, i32 %mul8" [forward_fcc/fwprop.cpp:15]   --->   Operation 158 'fadd' 'add' <Predicate = (!icmp_ln14)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln12_2, i32 2, i32 63" [forward_fcc/fwprop.cpp:15]   --->   Operation 160 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln2" [forward_fcc/fwprop.cpp:15]   --->   Operation 161 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln15" [forward_fcc/fwprop.cpp:15]   --->   Operation 162 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [forward_fcc/fwprop.cpp:15]   --->   Operation 163 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %add119" [forward_fcc/fwprop.cpp:15]   --->   Operation 164 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %bitcast_ln15, i4 15" [forward_fcc/fwprop.cpp:15]   --->   Operation 165 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 166 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 166 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 167 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 167 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 32> <Delay = 7.30>
ST_40 : Operation 168 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 168 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 7.30>
ST_41 : Operation 169 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 169 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 34> <Delay = 7.30>
ST_42 : Operation 170 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:15]   --->   Operation 170 'writeresp' 'gmem_addr_2_resp' <Predicate = (cmp31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln11 = br void %._crit_edge" [forward_fcc/fwprop.cpp:11]   --->   Operation 171 'br' 'br_ln11' <Predicate = (cmp31)> <Delay = 0.00>
ST_42 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdim' (forward_fcc/fwprop.cpp:2) [27]  (1 ns)
	'icmp' operation ('cmp31', forward_fcc/fwprop.cpp:2) [32]  (2.47 ns)

 <State 2>: 3.52ns
The critical path consists of the following:
	'phi' operation ('phi_mul', forward_fcc/fwprop.cpp:11) with incoming values : ('add_ln11_1', forward_fcc/fwprop.cpp:11) [43]  (0 ns)
	'add' operation ('add_ln12', forward_fcc/fwprop.cpp:12) [52]  (3.52 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:12) [56]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (forward_fcc/fwprop.cpp:12) [57]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (forward_fcc/fwprop.cpp:12) [66]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:12) [67]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:12) [67]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:12) [67]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:12) [67]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:12) [67]  (7.3 ns)

 <State 17>: 3.47ns
The critical path consists of the following:
	'phi' operation ('j', forward_fcc/fwprop.cpp:14) with incoming values : ('add_ln14', forward_fcc/fwprop.cpp:14) [74]  (0 ns)
	'add' operation ('add_ln15', forward_fcc/fwprop.cpp:15) [85]  (3.47 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [88]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (forward_fcc/fwprop.cpp:15) [89]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (forward_fcc/fwprop.cpp:15) [95]  (7.3 ns)

 <State 27>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', forward_fcc/fwprop.cpp:15) [97]  (5.7 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', forward_fcc/fwprop.cpp:15) [97]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', forward_fcc/fwprop.cpp:15) [97]  (5.7 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

 <State 32>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

 <State 33>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

 <State 34>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

 <State 35>: 14.5ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)
	'phi' operation ('add119', forward_fcc/fwprop.cpp:15) with incoming values : ('bitcast_ln12', forward_fcc/fwprop.cpp:12) ('add', forward_fcc/fwprop.cpp:15) [75]  (0 ns)
	'fadd' operation ('add', forward_fcc/fwprop.cpp:15) [98]  (7.26 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', forward_fcc/fwprop.cpp:15) [104]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:15) [105]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (forward_fcc/fwprop.cpp:15) [106]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:15) [107]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:15) [107]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:15) [107]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:15) [107]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:15) [107]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
