{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637154798143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637154798144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 18:43:18 2021 " "Processing started: Wed Nov 17 18:43:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637154798144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637154798144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637154798144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637154798401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637154798401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806293 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637154806293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain_files/v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain_files/v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806293 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/Scan_Chain_Files/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637154806293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806304 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637154806304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806304 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637154806304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806304 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637154806304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Beh " "Found design unit 1: ALU-Beh" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637154806312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637154806312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637154806344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:add_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/DUT.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637154806352 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y ALU.vhdl(44) " "VHDL Process Statement warning at ALU.vhdl(44): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] ALU.vhdl(44) " "Inferred latch for \"Y\[0\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] ALU.vhdl(44) " "Inferred latch for \"Y\[1\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] ALU.vhdl(44) " "Inferred latch for \"Y\[2\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] ALU.vhdl(44) " "Inferred latch for \"Y\[3\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] ALU.vhdl(44) " "Inferred latch for \"Y\[4\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] ALU.vhdl(44) " "Inferred latch for \"Y\[5\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] ALU.vhdl(44) " "Inferred latch for \"Y\[6\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] ALU.vhdl(44) " "Inferred latch for \"Y\[7\]\" at ALU.vhdl(44)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] ALU.vhdl(34) " "Inferred latch for \"A\[0\]\" at ALU.vhdl(34)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] ALU.vhdl(34) " "Inferred latch for \"A\[1\]\" at ALU.vhdl(34)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] ALU.vhdl(34) " "Inferred latch for \"A\[2\]\" at ALU.vhdl(34)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] ALU.vhdl(34) " "Inferred latch for \"A\[3\]\" at ALU.vhdl(34)" {  } { { "ALU.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/Behavorial/ALUDD/ALU.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637154806362 "|DUT|ALU:add_instance"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1637154806425 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1637154806425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637154806456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 18:43:26 2021 " "Processing ended: Wed Nov 17 18:43:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637154806456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637154806456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637154806456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637154806456 ""}
