<div id="pf1e3" class="pf w0 h0" data-page-no="1e3"><div class="pc pc1e3 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1e3.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The ADC module has the capability of automatically averaging the result of multiple</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">conversions. The hardware average function is enabled by setting SC3[AVGE] and</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">operates in any of the conversion modes and configurations.</div><div class="t m0 x10e h8 y1dec ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y672 ff3 fs5 fc0 sc0 ls0 ws0">For the chip specific modes of operation, see the power</div><div class="t m0 x3e hf y673 ff3 fs5 fc0 sc0 ls0 ws0">management information of this MCU.</div><div class="t m0 x9 he y2686 ff1 fs1 fc0 sc0 ls0 ws0">28.4.1<span class="_ _b"> </span>Clock select and divide control</div><div class="t m0 x9 hf y2aaf ff3 fs5 fc0 sc0 ls0 ws0">One of four clock sources can be selected as the clock source for the ADC module. This</div><div class="t m0 x9 hf y2ab0 ff3 fs5 fc0 sc0 ls0 ws0">clock source is then divided by a configurable value to generate the input clock ADCK,</div><div class="t m0 x9 hf y2ab1 ff3 fs5 fc0 sc0 ls0 ws0">to the module. The clock is selected from one of the following sources by means of</div><div class="t m0 x9 hf y2ab2 ff3 fs5 fc0 sc0 ls0">CFG1[ADICLK].</div><div class="t m0 x33 hf y2ab3 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bus clock. This is the default selection following reset.</div><div class="t m0 x33 hf y2ab4 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bus clock divided by two. For higher bus clock rates, this allows a maximum divide-</div><div class="t m0 x117 hf y2ab5 ff3 fs5 fc0 sc0 ls0 ws0">by-16 of the bus clock using CFG1[ADIV].</div><div class="t m0 x33 hf y2ab6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ALTCLK: As defined for this MCU. See the chip configuration information.</div><div class="t m0 x33 hf y2ab7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Asynchronous clock (ADACK): This clock is generated from a clock source within</div><div class="t m0 x117 hf y2ab8 ff3 fs5 fc0 sc0 ls0 ws0">the ADC module. When the ADACK clock source is selected, it is not required to be</div><div class="t m0 x117 hf y2ab9 ff3 fs5 fc0 sc0 ls0 ws0">active prior to conversion start. When it is selected and it is not active prior to a</div><div class="t m0 x117 hf y2aba ff3 fs5 fc0 sc0 ls0 ws0">conversion start CFG2[ADACKEN]=0, ADACK is activated at the start of a</div><div class="t m0 x117 hf y2abb ff3 fs5 fc0 sc0 ls0 ws0">conversion and deactivated when conversions are terminated. In this case, there is an</div><div class="t m0 x117 hf y2abc ff3 fs5 fc0 sc0 ls0 ws0">associated clock startup delay each time the clock source is re-activated. To avoid the</div><div class="t m0 x117 hf y2abd ff3 fs5 fc0 sc0 ls0 ws0">conversion time variability and latency associated with the ADACK clock startup, set</div><div class="t m0 x117 hf y2abe ff3 fs5 fc0 sc0 ls0 ws0">CFG2[ADACKEN]=1 and wait the worst-case startup time of 5 µs prior to initiating</div><div class="t m0 x117 hf y2abf ff3 fs5 fc0 sc0 ls0 ws0">any conversions using the ADACK clock source. Conversions are possible using</div><div class="t m0 x117 hf y2ac0 ff3 fs5 fc0 sc0 ls0 ws0">ADACK as the input clock source while the MCU is in Normal Stop mode. See</div><div class="t m0 x117 hf y2ac1 ff3 fs5 fc1 sc0 ls0 ws0">Power Control<span class="fc0"> for more information.</span></div><div class="t m0 x9 hf y2ac2 ff3 fs5 fc0 sc0 ls0 ws0">Whichever clock is selected, its frequency must fall within the specified frequency range</div><div class="t m0 x9 hf y2ac3 ff3 fs5 fc0 sc0 ls0 ws0">for ADCK. If the available clocks are too slow, the ADC may not perform according to</div><div class="t m0 x9 hf y2ac4 ff3 fs5 fc0 sc0 ls0 ws0">specifications. If the available clocks are too fast, the clock must be divided to the</div><div class="t m0 x9 hf y2ac5 ff3 fs5 fc0 sc0 ls0 ws0">appropriate frequency. This divider is specified by CFG1[ADIV] and can be divide-by 1,</div><div class="t m0 x9 hf y2ac6 ff3 fs5 fc0 sc0 ls0 ws0">2, 4, or 8.</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>483</div><a class="l" href="#pf1e7" data-dest-detail='[487,"XYZ",null,403.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:78.000000px;bottom:211.400000px;width:82.054000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
