
LAB3_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a24  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08001b30  08001b30  00011b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001bd8  08001bd8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001bd8  08001bd8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001bd8  08001bd8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001bd8  08001bd8  00011bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001bdc  08001bdc  00011bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000070  08001c50  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  08001c50  000200a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ff6  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f9f  00000000  00000000  0002308f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000488  00000000  00000000  00024030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003e0  00000000  00000000  000244b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017572  00000000  00000000  00024898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000053e3  00000000  00000000  0003be0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080c0f  00000000  00000000  000411ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1dfc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001644  00000000  00000000  000c1e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001b18 	.word	0x08001b18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001b18 	.word	0x08001b18

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b590      	push	{r4, r7, lr}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint8_t msg[] = "Hello World!\r\n";
 8000152:	4b18      	ldr	r3, [pc, #96]	; (80001b4 <main+0x68>)
 8000154:	f107 0410 	add.w	r4, r7, #16
 8000158:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800015a:	c407      	stmia	r4!, {r0, r1, r2}
 800015c:	8023      	strh	r3, [r4, #0]
 800015e:	3402      	adds	r4, #2
 8000160:	0c1b      	lsrs	r3, r3, #16
 8000162:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f000 fa5e 	bl	8000624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f82c 	bl	80001c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f86c 	bl	8000248 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  USER_RCC_Init();
 8000170:	f000 f8a4 	bl	80002bc <USER_RCC_Init>
  USER_GPIO_Init();
 8000174:	f000 f8b6 	bl	80002e4 <USER_GPIO_Init>
  USER_USART2_Init();
 8000178:	f000 f8e4 	bl	8000344 <USER_USART2_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //USER_USART2_Transmit( msg, sizeof( msg ) );
	  //printf(msg);
	  if(USER_USART2_Receive() == 't'){
 800017c:	f000 f90c 	bl	8000398 <USER_USART2_Receive>
 8000180:	4603      	mov	r3, r0
 8000182:	2b74      	cmp	r3, #116	; 0x74
 8000184:	d110      	bne.n	80001a8 <main+0x5c>
		  GPIOA->ODR ^= GPIO_ODR_ODR5;
 8000186:	4b0c      	ldr	r3, [pc, #48]	; (80001b8 <main+0x6c>)
 8000188:	68db      	ldr	r3, [r3, #12]
 800018a:	4a0b      	ldr	r2, [pc, #44]	; (80001b8 <main+0x6c>)
 800018c:	f083 0320 	eor.w	r3, r3, #32
 8000190:	60d3      	str	r3, [r2, #12]
		  uint8_t msg2[] = "toggle led";
 8000192:	4a0a      	ldr	r2, [pc, #40]	; (80001bc <main+0x70>)
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	ca07      	ldmia	r2, {r0, r1, r2}
 8000198:	c303      	stmia	r3!, {r0, r1}
 800019a:	801a      	strh	r2, [r3, #0]
 800019c:	3302      	adds	r3, #2
 800019e:	0c12      	lsrs	r2, r2, #16
 80001a0:	701a      	strb	r2, [r3, #0]
		  printf("led\r\n");
 80001a2:	4807      	ldr	r0, [pc, #28]	; (80001c0 <main+0x74>)
 80001a4:	f001 f830 	bl	8001208 <puts>
		  //USER_USART2_Transmit(msg2, sizeof(msg2));
	  }

	  HAL_Delay(1000);
 80001a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001ac:	f000 fa9c 	bl	80006e8 <HAL_Delay>
	  if(USER_USART2_Receive() == 't'){
 80001b0:	e7e4      	b.n	800017c <main+0x30>
 80001b2:	bf00      	nop
 80001b4:	08001b38 	.word	0x08001b38
 80001b8:	40010800 	.word	0x40010800
 80001bc:	08001b48 	.word	0x08001b48
 80001c0:	08001b30 	.word	0x08001b30

080001c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b090      	sub	sp, #64	; 0x40
 80001c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ca:	f107 0318 	add.w	r3, r7, #24
 80001ce:	2228      	movs	r2, #40	; 0x28
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f000 ffa2 	bl	800111c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d8:	1d3b      	adds	r3, r7, #4
 80001da:	2200      	movs	r2, #0
 80001dc:	601a      	str	r2, [r3, #0]
 80001de:	605a      	str	r2, [r3, #4]
 80001e0:	609a      	str	r2, [r3, #8]
 80001e2:	60da      	str	r2, [r3, #12]
 80001e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e6:	2302      	movs	r3, #2
 80001e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ea:	2301      	movs	r3, #1
 80001ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ee:	2310      	movs	r3, #16
 80001f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f2:	2302      	movs	r3, #2
 80001f4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001f6:	2300      	movs	r3, #0
 80001f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001fa:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000200:	f107 0318 	add.w	r3, r7, #24
 8000204:	4618      	mov	r0, r3
 8000206:	f000 fb77 	bl	80008f8 <HAL_RCC_OscConfig>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000210:	f000 f8d4 	bl	80003bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000214:	230f      	movs	r3, #15
 8000216:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000218:	2302      	movs	r3, #2
 800021a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2102      	movs	r1, #2
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fde4 	bl	8000dfc <HAL_RCC_ClockConfig>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800023a:	f000 f8bf 	bl	80003bc <Error_Handler>
  }
}
 800023e:	bf00      	nop
 8000240:	3740      	adds	r7, #64	; 0x40
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
	...

08000248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000248:	b480      	push	{r7}
 800024a:	b085      	sub	sp, #20
 800024c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800024e:	4b1a      	ldr	r3, [pc, #104]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000250:	699b      	ldr	r3, [r3, #24]
 8000252:	4a19      	ldr	r2, [pc, #100]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000254:	f043 0310 	orr.w	r3, r3, #16
 8000258:	6193      	str	r3, [r2, #24]
 800025a:	4b17      	ldr	r3, [pc, #92]	; (80002b8 <MX_GPIO_Init+0x70>)
 800025c:	699b      	ldr	r3, [r3, #24]
 800025e:	f003 0310 	and.w	r3, r3, #16
 8000262:	60fb      	str	r3, [r7, #12]
 8000264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000266:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000268:	699b      	ldr	r3, [r3, #24]
 800026a:	4a13      	ldr	r2, [pc, #76]	; (80002b8 <MX_GPIO_Init+0x70>)
 800026c:	f043 0320 	orr.w	r3, r3, #32
 8000270:	6193      	str	r3, [r2, #24]
 8000272:	4b11      	ldr	r3, [pc, #68]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000274:	699b      	ldr	r3, [r3, #24]
 8000276:	f003 0320 	and.w	r3, r3, #32
 800027a:	60bb      	str	r3, [r7, #8]
 800027c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027e:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a0d      	ldr	r2, [pc, #52]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000284:	f043 0304 	orr.w	r3, r3, #4
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <MX_GPIO_Init+0x70>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0304 	and.w	r3, r3, #4
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000296:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <MX_GPIO_Init+0x70>)
 8000298:	699b      	ldr	r3, [r3, #24]
 800029a:	4a07      	ldr	r2, [pc, #28]	; (80002b8 <MX_GPIO_Init+0x70>)
 800029c:	f043 0308 	orr.w	r3, r3, #8
 80002a0:	6193      	str	r3, [r2, #24]
 80002a2:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <MX_GPIO_Init+0x70>)
 80002a4:	699b      	ldr	r3, [r3, #24]
 80002a6:	f003 0308 	and.w	r3, r3, #8
 80002aa:	603b      	str	r3, [r7, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002ae:	bf00      	nop
 80002b0:	3714      	adds	r7, #20
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bc80      	pop	{r7}
 80002b6:	4770      	bx	lr
 80002b8:	40021000 	.word	0x40021000

080002bc <USER_RCC_Init>:

/* USER CODE BEGIN 4 */
void USER_RCC_Init(void){
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
	RCC->APB1ENR	|=	 RCC_APB1ENR_USART2EN;//  	USART2 clock enable
 80002c0:	4b07      	ldr	r3, [pc, #28]	; (80002e0 <USER_RCC_Init+0x24>)
 80002c2:	69db      	ldr	r3, [r3, #28]
 80002c4:	4a06      	ldr	r2, [pc, #24]	; (80002e0 <USER_RCC_Init+0x24>)
 80002c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002ca:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR	|=	 RCC_APB2ENR_IOPAEN;//    	I/O port A clock enable
 80002cc:	4b04      	ldr	r3, [pc, #16]	; (80002e0 <USER_RCC_Init+0x24>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	4a03      	ldr	r2, [pc, #12]	; (80002e0 <USER_RCC_Init+0x24>)
 80002d2:	f043 0304 	orr.w	r3, r3, #4
 80002d6:	6193      	str	r3, [r2, #24]
}
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr
 80002e0:	40021000 	.word	0x40021000

080002e4 <USER_GPIO_Init>:

void USER_GPIO_Init(void){
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
	GPIOA->BSRR = GPIO_BSRR_BR5;//			PA5 -> 0, LD2 OFF
 80002e8:	4b15      	ldr	r3, [pc, #84]	; (8000340 <USER_GPIO_Init+0x5c>)
 80002ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80002ee:	611a      	str	r2, [r3, #16]
	//pin PA5 as output push-pull max speed 10MHz
	GPIOA->CRL &= ~GPIO_CRL_CNF5 & ~GPIO_CRL_MODE5_1;
 80002f0:	4b13      	ldr	r3, [pc, #76]	; (8000340 <USER_GPIO_Init+0x5c>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a12      	ldr	r2, [pc, #72]	; (8000340 <USER_GPIO_Init+0x5c>)
 80002f6:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80002fa:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= GPIO_CRL_MODE5_0;
 80002fc:	4b10      	ldr	r3, [pc, #64]	; (8000340 <USER_GPIO_Init+0x5c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a0f      	ldr	r2, [pc, #60]	; (8000340 <USER_GPIO_Init+0x5c>)
 8000302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000306:	6013      	str	r3, [r2, #0]

	//pin PA2 (USART2_TX) as alternate function output push-pull, max speed 10MHz
	GPIOA->CRL	&=	~GPIO_CRL_CNF2_0 & ~GPIO_CRL_MODE2_1;
 8000308:	4b0d      	ldr	r3, [pc, #52]	; (8000340 <USER_GPIO_Init+0x5c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a0c      	ldr	r2, [pc, #48]	; (8000340 <USER_GPIO_Init+0x5c>)
 800030e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000312:	6013      	str	r3, [r2, #0]
	GPIOA->CRL	|=	 GPIO_CRL_CNF2_1 | GPIO_CRL_MODE2_0;
 8000314:	4b0a      	ldr	r3, [pc, #40]	; (8000340 <USER_GPIO_Init+0x5c>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a09      	ldr	r2, [pc, #36]	; (8000340 <USER_GPIO_Init+0x5c>)
 800031a:	f443 6310 	orr.w	r3, r3, #2304	; 0x900
 800031e:	6013      	str	r3, [r2, #0]

	//pin PA3 (USART_RX) as input pull-up
	GPIOA->CRL	&=	~GPIO_CRL_CNF3_0 & ~GPIO_CRL_MODE3;
 8000320:	4b07      	ldr	r3, [pc, #28]	; (8000340 <USER_GPIO_Init+0x5c>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a06      	ldr	r2, [pc, #24]	; (8000340 <USER_GPIO_Init+0x5c>)
 8000326:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800032a:	6013      	str	r3, [r2, #0]
	GPIOA->CRL	|=	 GPIO_CRL_CNF3_1;
 800032c:	4b04      	ldr	r3, [pc, #16]	; (8000340 <USER_GPIO_Init+0x5c>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a03      	ldr	r2, [pc, #12]	; (8000340 <USER_GPIO_Init+0x5c>)
 8000332:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000336:	6013      	str	r3, [r2, #0]
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	bc80      	pop	{r7}
 800033e:	4770      	bx	lr
 8000340:	40010800 	.word	0x40010800

08000344 <USER_USART2_Init>:

void USER_USART2_Init(void){
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
	USART2->CR1	|=	 USART_CR1_UE;//		USART enabled
 8000348:	4b12      	ldr	r3, [pc, #72]	; (8000394 <USER_USART2_Init+0x50>)
 800034a:	68db      	ldr	r3, [r3, #12]
 800034c:	4a11      	ldr	r2, [pc, #68]	; (8000394 <USER_USART2_Init+0x50>)
 800034e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000352:	60d3      	str	r3, [r2, #12]
	USART2->CR1	&=	~USART_CR1_M//		  	1 start bit, 8 data bits
 8000354:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <USER_USART2_Init+0x50>)
 8000356:	68db      	ldr	r3, [r3, #12]
 8000358:	4a0e      	ldr	r2, [pc, #56]	; (8000394 <USER_USART2_Init+0x50>)
 800035a:	f423 53a0 	bic.w	r3, r3, #5120	; 0x1400
 800035e:	60d3      	str	r3, [r2, #12]
			&	~USART_CR1_PCE;//		parity control disabled
	USART2->CR2	&=	~USART_CR2_STOP;//  		1 stop bit
 8000360:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <USER_USART2_Init+0x50>)
 8000362:	691b      	ldr	r3, [r3, #16]
 8000364:	4a0b      	ldr	r2, [pc, #44]	; (8000394 <USER_USART2_Init+0x50>)
 8000366:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800036a:	6113      	str	r3, [r2, #16]
	USART2->BRR	 =	 0xD05;//			9600 bps -> 208.33,
 800036c:	4b09      	ldr	r3, [pc, #36]	; (8000394 <USER_USART2_Init+0x50>)
 800036e:	f640 5205 	movw	r2, #3333	; 0xd05
 8000372:	609a      	str	r2, [r3, #8]
	//NEW USARTDIV = 32*10^6/(16*115200)=17.361
	//BRR = [17->HEX=11][.361*16->HEX=6]=116
	//USART2->BRR = 0x116;


	USART2->CR1	|=	 USART_CR1_TE;//		        transmitter enabled
 8000374:	4b07      	ldr	r3, [pc, #28]	; (8000394 <USER_USART2_Init+0x50>)
 8000376:	68db      	ldr	r3, [r3, #12]
 8000378:	4a06      	ldr	r2, [pc, #24]	; (8000394 <USER_USART2_Init+0x50>)
 800037a:	f043 0308 	orr.w	r3, r3, #8
 800037e:	60d3      	str	r3, [r2, #12]
	USART2->CR1	|=	 USART_CR1_RE;//		        receiver enabled
 8000380:	4b04      	ldr	r3, [pc, #16]	; (8000394 <USER_USART2_Init+0x50>)
 8000382:	68db      	ldr	r3, [r3, #12]
 8000384:	4a03      	ldr	r2, [pc, #12]	; (8000394 <USER_USART2_Init+0x50>)
 8000386:	f043 0304 	orr.w	r3, r3, #4
 800038a:	60d3      	str	r3, [r2, #12]
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	40004400 	.word	0x40004400

08000398 <USER_USART2_Receive>:
		while( ( USART2->SR & USART_SR_TXE ) == 0 ){}//	wait until transmit reg is empty
		USART2->DR = *pData++;//			transmit data
	}
}

uint32_t USER_USART2_Receive(void){
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
	while((USART2->SR & USART_SR_RXNE) == 0){}
 800039c:	bf00      	nop
 800039e:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <USER_USART2_Receive+0x20>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	f003 0320 	and.w	r3, r3, #32
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d0f9      	beq.n	800039e <USER_USART2_Receive+0x6>
	return USART2->DR;
 80003aa:	4b03      	ldr	r3, [pc, #12]	; (80003b8 <USER_USART2_Receive+0x20>)
 80003ac:	685b      	ldr	r3, [r3, #4]
}
 80003ae:	4618      	mov	r0, r3
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bc80      	pop	{r7}
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	40004400 	.word	0x40004400

080003bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c0:	b672      	cpsid	i
}
 80003c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003c4:	e7fe      	b.n	80003c4 <Error_Handler+0x8>
	...

080003c8 <_write>:
 */

#include "myprintf.h"
#include "main.h"

int _write(int file, char *ptr, int len){
 80003c8:	b480      	push	{r7}
 80003ca:	b087      	sub	sp, #28
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	60f8      	str	r0, [r7, #12]
 80003d0:	60b9      	str	r1, [r7, #8]
 80003d2:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++){
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]
 80003d8:	e00f      	b.n	80003fa <_write+0x32>
		while( ( USART2->SR & USART_SR_TXE ) == 0 ){}
 80003da:	bf00      	nop
 80003dc:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <_write+0x48>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d0f9      	beq.n	80003dc <_write+0x14>
		USART2->DR = *ptr++;
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	1c5a      	adds	r2, r3, #1
 80003ec:	60ba      	str	r2, [r7, #8]
 80003ee:	781a      	ldrb	r2, [r3, #0]
 80003f0:	4b07      	ldr	r3, [pc, #28]	; (8000410 <_write+0x48>)
 80003f2:	605a      	str	r2, [r3, #4]
	for(DataIdx=0; DataIdx<len; DataIdx++){
 80003f4:	697b      	ldr	r3, [r7, #20]
 80003f6:	3301      	adds	r3, #1
 80003f8:	617b      	str	r3, [r7, #20]
 80003fa:	697a      	ldr	r2, [r7, #20]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	429a      	cmp	r2, r3
 8000400:	dbeb      	blt.n	80003da <_write+0x12>
	}
	return len;
 8000402:	687b      	ldr	r3, [r7, #4]
}
 8000404:	4618      	mov	r0, r3
 8000406:	371c      	adds	r7, #28
 8000408:	46bd      	mov	sp, r7
 800040a:	bc80      	pop	{r7}
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40004400 	.word	0x40004400

08000414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800041a:	4b15      	ldr	r3, [pc, #84]	; (8000470 <HAL_MspInit+0x5c>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	4a14      	ldr	r2, [pc, #80]	; (8000470 <HAL_MspInit+0x5c>)
 8000420:	f043 0301 	orr.w	r3, r3, #1
 8000424:	6193      	str	r3, [r2, #24]
 8000426:	4b12      	ldr	r3, [pc, #72]	; (8000470 <HAL_MspInit+0x5c>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	f003 0301 	and.w	r3, r3, #1
 800042e:	60bb      	str	r3, [r7, #8]
 8000430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000432:	4b0f      	ldr	r3, [pc, #60]	; (8000470 <HAL_MspInit+0x5c>)
 8000434:	69db      	ldr	r3, [r3, #28]
 8000436:	4a0e      	ldr	r2, [pc, #56]	; (8000470 <HAL_MspInit+0x5c>)
 8000438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800043c:	61d3      	str	r3, [r2, #28]
 800043e:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <HAL_MspInit+0x5c>)
 8000440:	69db      	ldr	r3, [r3, #28]
 8000442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800044a:	4b0a      	ldr	r3, [pc, #40]	; (8000474 <HAL_MspInit+0x60>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	60fb      	str	r3, [r7, #12]
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000456:	60fb      	str	r3, [r7, #12]
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	4a04      	ldr	r2, [pc, #16]	; (8000474 <HAL_MspInit+0x60>)
 8000462:	68fb      	ldr	r3, [r7, #12]
 8000464:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000466:	bf00      	nop
 8000468:	3714      	adds	r7, #20
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr
 8000470:	40021000 	.word	0x40021000
 8000474:	40010000 	.word	0x40010000

08000478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800047c:	e7fe      	b.n	800047c <NMI_Handler+0x4>

0800047e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000482:	e7fe      	b.n	8000482 <HardFault_Handler+0x4>

08000484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000488:	e7fe      	b.n	8000488 <MemManage_Handler+0x4>

0800048a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800048e:	e7fe      	b.n	800048e <BusFault_Handler+0x4>

08000490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000494:	e7fe      	b.n	8000494 <UsageFault_Handler+0x4>

08000496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000496:	b480      	push	{r7}
 8000498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800049a:	bf00      	nop
 800049c:	46bd      	mov	sp, r7
 800049e:	bc80      	pop	{r7}
 80004a0:	4770      	bx	lr

080004a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bc80      	pop	{r7}
 80004ac:	4770      	bx	lr

080004ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ae:	b480      	push	{r7}
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004b2:	bf00      	nop
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bc80      	pop	{r7}
 80004b8:	4770      	bx	lr

080004ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004ba:	b580      	push	{r7, lr}
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004be:	f000 f8f7 	bl	80006b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004c2:	bf00      	nop
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	b086      	sub	sp, #24
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	60f8      	str	r0, [r7, #12]
 80004ce:	60b9      	str	r1, [r7, #8]
 80004d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004d2:	2300      	movs	r3, #0
 80004d4:	617b      	str	r3, [r7, #20]
 80004d6:	e00a      	b.n	80004ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80004d8:	f3af 8000 	nop.w
 80004dc:	4601      	mov	r1, r0
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	1c5a      	adds	r2, r3, #1
 80004e2:	60ba      	str	r2, [r7, #8]
 80004e4:	b2ca      	uxtb	r2, r1
 80004e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	3301      	adds	r3, #1
 80004ec:	617b      	str	r3, [r7, #20]
 80004ee:	697a      	ldr	r2, [r7, #20]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	429a      	cmp	r2, r3
 80004f4:	dbf0      	blt.n	80004d8 <_read+0x12>
  }

  return len;
 80004f6:	687b      	ldr	r3, [r7, #4]
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	3718      	adds	r7, #24
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000508:	f04f 33ff 	mov.w	r3, #4294967295
}
 800050c:	4618      	mov	r0, r3
 800050e:	370c      	adds	r7, #12
 8000510:	46bd      	mov	sp, r7
 8000512:	bc80      	pop	{r7}
 8000514:	4770      	bx	lr

08000516 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000516:	b480      	push	{r7}
 8000518:	b083      	sub	sp, #12
 800051a:	af00      	add	r7, sp, #0
 800051c:	6078      	str	r0, [r7, #4]
 800051e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000526:	605a      	str	r2, [r3, #4]
  return 0;
 8000528:	2300      	movs	r3, #0
}
 800052a:	4618      	mov	r0, r3
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	bc80      	pop	{r7}
 8000532:	4770      	bx	lr

08000534 <_isatty>:

int _isatty(int file)
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800053c:	2301      	movs	r3, #1
}
 800053e:	4618      	mov	r0, r3
 8000540:	370c      	adds	r7, #12
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr

08000548 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	60f8      	str	r0, [r7, #12]
 8000550:	60b9      	str	r1, [r7, #8]
 8000552:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	3714      	adds	r7, #20
 800055a:	46bd      	mov	sp, r7
 800055c:	bc80      	pop	{r7}
 800055e:	4770      	bx	lr

08000560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000568:	4a14      	ldr	r2, [pc, #80]	; (80005bc <_sbrk+0x5c>)
 800056a:	4b15      	ldr	r3, [pc, #84]	; (80005c0 <_sbrk+0x60>)
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <_sbrk+0x64>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <_sbrk+0x64>)
 800057e:	4a12      	ldr	r2, [pc, #72]	; (80005c8 <_sbrk+0x68>)
 8000580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000582:	4b10      	ldr	r3, [pc, #64]	; (80005c4 <_sbrk+0x64>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4413      	add	r3, r2
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	429a      	cmp	r2, r3
 800058e:	d207      	bcs.n	80005a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000590:	f000 fd9a 	bl	80010c8 <__errno>
 8000594:	4603      	mov	r3, r0
 8000596:	220c      	movs	r2, #12
 8000598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800059a:	f04f 33ff 	mov.w	r3, #4294967295
 800059e:	e009      	b.n	80005b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <_sbrk+0x64>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005a6:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <_sbrk+0x64>)
 80005a8:	681a      	ldr	r2, [r3, #0]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4413      	add	r3, r2
 80005ae:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <_sbrk+0x64>)
 80005b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005b2:	68fb      	ldr	r3, [r7, #12]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3718      	adds	r7, #24
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20005000 	.word	0x20005000
 80005c0:	00000400 	.word	0x00000400
 80005c4:	2000008c 	.word	0x2000008c
 80005c8:	200000a8 	.word	0x200000a8

080005cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d8:	480c      	ldr	r0, [pc, #48]	; (800060c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005da:	490d      	ldr	r1, [pc, #52]	; (8000610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005dc:	4a0d      	ldr	r2, [pc, #52]	; (8000614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005e0:	e002      	b.n	80005e8 <LoopCopyDataInit>

080005e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005e6:	3304      	adds	r3, #4

080005e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005ec:	d3f9      	bcc.n	80005e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ee:	4a0a      	ldr	r2, [pc, #40]	; (8000618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005f0:	4c0a      	ldr	r4, [pc, #40]	; (800061c <LoopFillZerobss+0x22>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f4:	e001      	b.n	80005fa <LoopFillZerobss>

080005f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f8:	3204      	adds	r2, #4

080005fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005fc:	d3fb      	bcc.n	80005f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005fe:	f7ff ffe5 	bl	80005cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000602:	f000 fd67 	bl	80010d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000606:	f7ff fda1 	bl	800014c <main>
  bx lr
 800060a:	4770      	bx	lr
  ldr r0, =_sdata
 800060c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000610:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000614:	08001be0 	.word	0x08001be0
  ldr r2, =_sbss
 8000618:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800061c:	200000a4 	.word	0x200000a4

08000620 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000620:	e7fe      	b.n	8000620 <ADC1_2_IRQHandler>
	...

08000624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000628:	4b08      	ldr	r3, [pc, #32]	; (800064c <HAL_Init+0x28>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a07      	ldr	r2, [pc, #28]	; (800064c <HAL_Init+0x28>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000634:	2003      	movs	r0, #3
 8000636:	f000 f92b 	bl	8000890 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800063a:	2000      	movs	r0, #0
 800063c:	f000 f808 	bl	8000650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000640:	f7ff fee8 	bl	8000414 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000644:	2300      	movs	r3, #0
}
 8000646:	4618      	mov	r0, r3
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40022000 	.word	0x40022000

08000650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <HAL_InitTick+0x54>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <HAL_InitTick+0x58>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	4619      	mov	r1, r3
 8000662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000666:	fbb3 f3f1 	udiv	r3, r3, r1
 800066a:	fbb2 f3f3 	udiv	r3, r2, r3
 800066e:	4618      	mov	r0, r3
 8000670:	f000 f935 	bl	80008de <HAL_SYSTICK_Config>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	e00e      	b.n	800069c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2b0f      	cmp	r3, #15
 8000682:	d80a      	bhi.n	800069a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000684:	2200      	movs	r2, #0
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	f04f 30ff 	mov.w	r0, #4294967295
 800068c:	f000 f90b 	bl	80008a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000690:	4a06      	ldr	r2, [pc, #24]	; (80006ac <HAL_InitTick+0x5c>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000696:	2300      	movs	r3, #0
 8000698:	e000      	b.n	800069c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800069a:	2301      	movs	r3, #1
}
 800069c:	4618      	mov	r0, r3
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000004 	.word	0x20000004

080006b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <HAL_IncTick+0x1c>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <HAL_IncTick+0x20>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	4a03      	ldr	r2, [pc, #12]	; (80006d0 <HAL_IncTick+0x20>)
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	20000008 	.word	0x20000008
 80006d0:	20000090 	.word	0x20000090

080006d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  return uwTick;
 80006d8:	4b02      	ldr	r3, [pc, #8]	; (80006e4 <HAL_GetTick+0x10>)
 80006da:	681b      	ldr	r3, [r3, #0]
}
 80006dc:	4618      	mov	r0, r3
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr
 80006e4:	20000090 	.word	0x20000090

080006e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006f0:	f7ff fff0 	bl	80006d4 <HAL_GetTick>
 80006f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000700:	d005      	beq.n	800070e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000702:	4b0a      	ldr	r3, [pc, #40]	; (800072c <HAL_Delay+0x44>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	461a      	mov	r2, r3
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4413      	add	r3, r2
 800070c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800070e:	bf00      	nop
 8000710:	f7ff ffe0 	bl	80006d4 <HAL_GetTick>
 8000714:	4602      	mov	r2, r0
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	429a      	cmp	r2, r3
 800071e:	d8f7      	bhi.n	8000710 <HAL_Delay+0x28>
  {
  }
}
 8000720:	bf00      	nop
 8000722:	bf00      	nop
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000008 	.word	0x20000008

08000730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f003 0307 	and.w	r3, r3, #7
 800073e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <__NVIC_SetPriorityGrouping+0x44>)
 8000742:	68db      	ldr	r3, [r3, #12]
 8000744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000746:	68ba      	ldr	r2, [r7, #8]
 8000748:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800074c:	4013      	ands	r3, r2
 800074e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000758:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800075c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000760:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000762:	4a04      	ldr	r2, [pc, #16]	; (8000774 <__NVIC_SetPriorityGrouping+0x44>)
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	60d3      	str	r3, [r2, #12]
}
 8000768:	bf00      	nop
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	bc80      	pop	{r7}
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	e000ed00 	.word	0xe000ed00

08000778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800077c:	4b04      	ldr	r3, [pc, #16]	; (8000790 <__NVIC_GetPriorityGrouping+0x18>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	0a1b      	lsrs	r3, r3, #8
 8000782:	f003 0307 	and.w	r3, r3, #7
}
 8000786:	4618      	mov	r0, r3
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	6039      	str	r1, [r7, #0]
 800079e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	db0a      	blt.n	80007be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	b2da      	uxtb	r2, r3
 80007ac:	490c      	ldr	r1, [pc, #48]	; (80007e0 <__NVIC_SetPriority+0x4c>)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	0112      	lsls	r2, r2, #4
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	440b      	add	r3, r1
 80007b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007bc:	e00a      	b.n	80007d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4908      	ldr	r1, [pc, #32]	; (80007e4 <__NVIC_SetPriority+0x50>)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	f003 030f 	and.w	r3, r3, #15
 80007ca:	3b04      	subs	r3, #4
 80007cc:	0112      	lsls	r2, r2, #4
 80007ce:	b2d2      	uxtb	r2, r2
 80007d0:	440b      	add	r3, r1
 80007d2:	761a      	strb	r2, [r3, #24]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	e000e100 	.word	0xe000e100
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b089      	sub	sp, #36	; 0x24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	f003 0307 	and.w	r3, r3, #7
 80007fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007fc:	69fb      	ldr	r3, [r7, #28]
 80007fe:	f1c3 0307 	rsb	r3, r3, #7
 8000802:	2b04      	cmp	r3, #4
 8000804:	bf28      	it	cs
 8000806:	2304      	movcs	r3, #4
 8000808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	3304      	adds	r3, #4
 800080e:	2b06      	cmp	r3, #6
 8000810:	d902      	bls.n	8000818 <NVIC_EncodePriority+0x30>
 8000812:	69fb      	ldr	r3, [r7, #28]
 8000814:	3b03      	subs	r3, #3
 8000816:	e000      	b.n	800081a <NVIC_EncodePriority+0x32>
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800081c:	f04f 32ff 	mov.w	r2, #4294967295
 8000820:	69bb      	ldr	r3, [r7, #24]
 8000822:	fa02 f303 	lsl.w	r3, r2, r3
 8000826:	43da      	mvns	r2, r3
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	401a      	ands	r2, r3
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000830:	f04f 31ff 	mov.w	r1, #4294967295
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	fa01 f303 	lsl.w	r3, r1, r3
 800083a:	43d9      	mvns	r1, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000840:	4313      	orrs	r3, r2
         );
}
 8000842:	4618      	mov	r0, r3
 8000844:	3724      	adds	r7, #36	; 0x24
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr

0800084c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3b01      	subs	r3, #1
 8000858:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800085c:	d301      	bcc.n	8000862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800085e:	2301      	movs	r3, #1
 8000860:	e00f      	b.n	8000882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000862:	4a0a      	ldr	r2, [pc, #40]	; (800088c <SysTick_Config+0x40>)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	3b01      	subs	r3, #1
 8000868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800086a:	210f      	movs	r1, #15
 800086c:	f04f 30ff 	mov.w	r0, #4294967295
 8000870:	f7ff ff90 	bl	8000794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <SysTick_Config+0x40>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087a:	4b04      	ldr	r3, [pc, #16]	; (800088c <SysTick_Config+0x40>)
 800087c:	2207      	movs	r2, #7
 800087e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	e000e010 	.word	0xe000e010

08000890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f7ff ff49 	bl	8000730 <__NVIC_SetPriorityGrouping>
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b086      	sub	sp, #24
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	4603      	mov	r3, r0
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	607a      	str	r2, [r7, #4]
 80008b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008b8:	f7ff ff5e 	bl	8000778 <__NVIC_GetPriorityGrouping>
 80008bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	6978      	ldr	r0, [r7, #20]
 80008c4:	f7ff ff90 	bl	80007e8 <NVIC_EncodePriority>
 80008c8:	4602      	mov	r2, r0
 80008ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff5f 	bl	8000794 <__NVIC_SetPriority>
}
 80008d6:	bf00      	nop
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f7ff ffb0 	bl	800084c <SysTick_Config>
 80008ec:	4603      	mov	r3, r0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
	...

080008f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d101      	bne.n	800090a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000906:	2301      	movs	r3, #1
 8000908:	e272      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	2b00      	cmp	r3, #0
 8000914:	f000 8087 	beq.w	8000a26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000918:	4b92      	ldr	r3, [pc, #584]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	f003 030c 	and.w	r3, r3, #12
 8000920:	2b04      	cmp	r3, #4
 8000922:	d00c      	beq.n	800093e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000924:	4b8f      	ldr	r3, [pc, #572]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f003 030c 	and.w	r3, r3, #12
 800092c:	2b08      	cmp	r3, #8
 800092e:	d112      	bne.n	8000956 <HAL_RCC_OscConfig+0x5e>
 8000930:	4b8c      	ldr	r3, [pc, #560]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800093c:	d10b      	bne.n	8000956 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800093e:	4b89      	ldr	r3, [pc, #548]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000946:	2b00      	cmp	r3, #0
 8000948:	d06c      	beq.n	8000a24 <HAL_RCC_OscConfig+0x12c>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d168      	bne.n	8000a24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000952:	2301      	movs	r3, #1
 8000954:	e24c      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800095e:	d106      	bne.n	800096e <HAL_RCC_OscConfig+0x76>
 8000960:	4b80      	ldr	r3, [pc, #512]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a7f      	ldr	r2, [pc, #508]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800096a:	6013      	str	r3, [r2, #0]
 800096c:	e02e      	b.n	80009cc <HAL_RCC_OscConfig+0xd4>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d10c      	bne.n	8000990 <HAL_RCC_OscConfig+0x98>
 8000976:	4b7b      	ldr	r3, [pc, #492]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a7a      	ldr	r2, [pc, #488]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 800097c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000980:	6013      	str	r3, [r2, #0]
 8000982:	4b78      	ldr	r3, [pc, #480]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a77      	ldr	r2, [pc, #476]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000988:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800098c:	6013      	str	r3, [r2, #0]
 800098e:	e01d      	b.n	80009cc <HAL_RCC_OscConfig+0xd4>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000998:	d10c      	bne.n	80009b4 <HAL_RCC_OscConfig+0xbc>
 800099a:	4b72      	ldr	r3, [pc, #456]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a71      	ldr	r2, [pc, #452]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009a4:	6013      	str	r3, [r2, #0]
 80009a6:	4b6f      	ldr	r3, [pc, #444]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4a6e      	ldr	r2, [pc, #440]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009b0:	6013      	str	r3, [r2, #0]
 80009b2:	e00b      	b.n	80009cc <HAL_RCC_OscConfig+0xd4>
 80009b4:	4b6b      	ldr	r3, [pc, #428]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a6a      	ldr	r2, [pc, #424]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009be:	6013      	str	r3, [r2, #0]
 80009c0:	4b68      	ldr	r3, [pc, #416]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a67      	ldr	r2, [pc, #412]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d013      	beq.n	80009fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009d4:	f7ff fe7e 	bl	80006d4 <HAL_GetTick>
 80009d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009da:	e008      	b.n	80009ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009dc:	f7ff fe7a 	bl	80006d4 <HAL_GetTick>
 80009e0:	4602      	mov	r2, r0
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	2b64      	cmp	r3, #100	; 0x64
 80009e8:	d901      	bls.n	80009ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80009ea:	2303      	movs	r3, #3
 80009ec:	e200      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ee:	4b5d      	ldr	r3, [pc, #372]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d0f0      	beq.n	80009dc <HAL_RCC_OscConfig+0xe4>
 80009fa:	e014      	b.n	8000a26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009fc:	f7ff fe6a 	bl	80006d4 <HAL_GetTick>
 8000a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a02:	e008      	b.n	8000a16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000a04:	f7ff fe66 	bl	80006d4 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	2b64      	cmp	r3, #100	; 0x64
 8000a10:	d901      	bls.n	8000a16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000a12:	2303      	movs	r3, #3
 8000a14:	e1ec      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a16:	4b53      	ldr	r3, [pc, #332]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d1f0      	bne.n	8000a04 <HAL_RCC_OscConfig+0x10c>
 8000a22:	e000      	b.n	8000a26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d063      	beq.n	8000afa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a32:	4b4c      	ldr	r3, [pc, #304]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	f003 030c 	and.w	r3, r3, #12
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d00b      	beq.n	8000a56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a3e:	4b49      	ldr	r3, [pc, #292]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f003 030c 	and.w	r3, r3, #12
 8000a46:	2b08      	cmp	r3, #8
 8000a48:	d11c      	bne.n	8000a84 <HAL_RCC_OscConfig+0x18c>
 8000a4a:	4b46      	ldr	r3, [pc, #280]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d116      	bne.n	8000a84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a56:	4b43      	ldr	r3, [pc, #268]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d005      	beq.n	8000a6e <HAL_RCC_OscConfig+0x176>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	691b      	ldr	r3, [r3, #16]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d001      	beq.n	8000a6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e1c0      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a6e:	4b3d      	ldr	r3, [pc, #244]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	695b      	ldr	r3, [r3, #20]
 8000a7a:	00db      	lsls	r3, r3, #3
 8000a7c:	4939      	ldr	r1, [pc, #228]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a82:	e03a      	b.n	8000afa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	691b      	ldr	r3, [r3, #16]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d020      	beq.n	8000ace <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a8c:	4b36      	ldr	r3, [pc, #216]	; (8000b68 <HAL_RCC_OscConfig+0x270>)
 8000a8e:	2201      	movs	r2, #1
 8000a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a92:	f7ff fe1f 	bl	80006d4 <HAL_GetTick>
 8000a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a98:	e008      	b.n	8000aac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000a9a:	f7ff fe1b 	bl	80006d4 <HAL_GetTick>
 8000a9e:	4602      	mov	r2, r0
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d901      	bls.n	8000aac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	e1a1      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aac:	4b2d      	ldr	r3, [pc, #180]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f003 0302 	and.w	r3, r3, #2
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d0f0      	beq.n	8000a9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ab8:	4b2a      	ldr	r3, [pc, #168]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	695b      	ldr	r3, [r3, #20]
 8000ac4:	00db      	lsls	r3, r3, #3
 8000ac6:	4927      	ldr	r1, [pc, #156]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	600b      	str	r3, [r1, #0]
 8000acc:	e015      	b.n	8000afa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ace:	4b26      	ldr	r3, [pc, #152]	; (8000b68 <HAL_RCC_OscConfig+0x270>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad4:	f7ff fdfe 	bl	80006d4 <HAL_GetTick>
 8000ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ada:	e008      	b.n	8000aee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000adc:	f7ff fdfa 	bl	80006d4 <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	d901      	bls.n	8000aee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000aea:	2303      	movs	r3, #3
 8000aec:	e180      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000aee:	4b1d      	ldr	r3, [pc, #116]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1f0      	bne.n	8000adc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f003 0308 	and.w	r3, r3, #8
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d03a      	beq.n	8000b7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d019      	beq.n	8000b42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b0e:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <HAL_RCC_OscConfig+0x274>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b14:	f7ff fdde 	bl	80006d4 <HAL_GetTick>
 8000b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b1a:	e008      	b.n	8000b2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b1c:	f7ff fdda 	bl	80006d4 <HAL_GetTick>
 8000b20:	4602      	mov	r2, r0
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d901      	bls.n	8000b2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e160      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b2e:	4b0d      	ldr	r3, [pc, #52]	; (8000b64 <HAL_RCC_OscConfig+0x26c>)
 8000b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d0f0      	beq.n	8000b1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000b3a:	2001      	movs	r0, #1
 8000b3c:	f000 faa6 	bl	800108c <RCC_Delay>
 8000b40:	e01c      	b.n	8000b7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b42:	4b0a      	ldr	r3, [pc, #40]	; (8000b6c <HAL_RCC_OscConfig+0x274>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b48:	f7ff fdc4 	bl	80006d4 <HAL_GetTick>
 8000b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b4e:	e00f      	b.n	8000b70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b50:	f7ff fdc0 	bl	80006d4 <HAL_GetTick>
 8000b54:	4602      	mov	r2, r0
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d908      	bls.n	8000b70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	e146      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
 8000b62:	bf00      	nop
 8000b64:	40021000 	.word	0x40021000
 8000b68:	42420000 	.word	0x42420000
 8000b6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b70:	4b92      	ldr	r3, [pc, #584]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b74:	f003 0302 	and.w	r3, r3, #2
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d1e9      	bne.n	8000b50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	f000 80a6 	beq.w	8000cd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b8e:	4b8b      	ldr	r3, [pc, #556]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d10d      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b9a:	4b88      	ldr	r3, [pc, #544]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	4a87      	ldr	r2, [pc, #540]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ba4:	61d3      	str	r3, [r2, #28]
 8000ba6:	4b85      	ldr	r3, [pc, #532]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bb6:	4b82      	ldr	r3, [pc, #520]	; (8000dc0 <HAL_RCC_OscConfig+0x4c8>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d118      	bne.n	8000bf4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bc2:	4b7f      	ldr	r3, [pc, #508]	; (8000dc0 <HAL_RCC_OscConfig+0x4c8>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a7e      	ldr	r2, [pc, #504]	; (8000dc0 <HAL_RCC_OscConfig+0x4c8>)
 8000bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000bce:	f7ff fd81 	bl	80006d4 <HAL_GetTick>
 8000bd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bd4:	e008      	b.n	8000be8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bd6:	f7ff fd7d 	bl	80006d4 <HAL_GetTick>
 8000bda:	4602      	mov	r2, r0
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	2b64      	cmp	r3, #100	; 0x64
 8000be2:	d901      	bls.n	8000be8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000be4:	2303      	movs	r3, #3
 8000be6:	e103      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000be8:	4b75      	ldr	r3, [pc, #468]	; (8000dc0 <HAL_RCC_OscConfig+0x4c8>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d0f0      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d106      	bne.n	8000c0a <HAL_RCC_OscConfig+0x312>
 8000bfc:	4b6f      	ldr	r3, [pc, #444]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000bfe:	6a1b      	ldr	r3, [r3, #32]
 8000c00:	4a6e      	ldr	r2, [pc, #440]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c02:	f043 0301 	orr.w	r3, r3, #1
 8000c06:	6213      	str	r3, [r2, #32]
 8000c08:	e02d      	b.n	8000c66 <HAL_RCC_OscConfig+0x36e>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d10c      	bne.n	8000c2c <HAL_RCC_OscConfig+0x334>
 8000c12:	4b6a      	ldr	r3, [pc, #424]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c14:	6a1b      	ldr	r3, [r3, #32]
 8000c16:	4a69      	ldr	r2, [pc, #420]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c18:	f023 0301 	bic.w	r3, r3, #1
 8000c1c:	6213      	str	r3, [r2, #32]
 8000c1e:	4b67      	ldr	r3, [pc, #412]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	4a66      	ldr	r2, [pc, #408]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c24:	f023 0304 	bic.w	r3, r3, #4
 8000c28:	6213      	str	r3, [r2, #32]
 8000c2a:	e01c      	b.n	8000c66 <HAL_RCC_OscConfig+0x36e>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	2b05      	cmp	r3, #5
 8000c32:	d10c      	bne.n	8000c4e <HAL_RCC_OscConfig+0x356>
 8000c34:	4b61      	ldr	r3, [pc, #388]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c36:	6a1b      	ldr	r3, [r3, #32]
 8000c38:	4a60      	ldr	r2, [pc, #384]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	6213      	str	r3, [r2, #32]
 8000c40:	4b5e      	ldr	r3, [pc, #376]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c42:	6a1b      	ldr	r3, [r3, #32]
 8000c44:	4a5d      	ldr	r2, [pc, #372]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	6213      	str	r3, [r2, #32]
 8000c4c:	e00b      	b.n	8000c66 <HAL_RCC_OscConfig+0x36e>
 8000c4e:	4b5b      	ldr	r3, [pc, #364]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c50:	6a1b      	ldr	r3, [r3, #32]
 8000c52:	4a5a      	ldr	r2, [pc, #360]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c54:	f023 0301 	bic.w	r3, r3, #1
 8000c58:	6213      	str	r3, [r2, #32]
 8000c5a:	4b58      	ldr	r3, [pc, #352]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	4a57      	ldr	r2, [pc, #348]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c60:	f023 0304 	bic.w	r3, r3, #4
 8000c64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	68db      	ldr	r3, [r3, #12]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d015      	beq.n	8000c9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c6e:	f7ff fd31 	bl	80006d4 <HAL_GetTick>
 8000c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c74:	e00a      	b.n	8000c8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c76:	f7ff fd2d 	bl	80006d4 <HAL_GetTick>
 8000c7a:	4602      	mov	r2, r0
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d901      	bls.n	8000c8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	e0b1      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c8c:	4b4b      	ldr	r3, [pc, #300]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	f003 0302 	and.w	r3, r3, #2
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0ee      	beq.n	8000c76 <HAL_RCC_OscConfig+0x37e>
 8000c98:	e014      	b.n	8000cc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c9a:	f7ff fd1b 	bl	80006d4 <HAL_GetTick>
 8000c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ca0:	e00a      	b.n	8000cb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ca2:	f7ff fd17 	bl	80006d4 <HAL_GetTick>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d901      	bls.n	8000cb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	e09b      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cb8:	4b40      	ldr	r3, [pc, #256]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000cba:	6a1b      	ldr	r3, [r3, #32]
 8000cbc:	f003 0302 	and.w	r3, r3, #2
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d1ee      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000cc4:	7dfb      	ldrb	r3, [r7, #23]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d105      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cca:	4b3c      	ldr	r3, [pc, #240]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4a3b      	ldr	r2, [pc, #236]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	f000 8087 	beq.w	8000dee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ce0:	4b36      	ldr	r3, [pc, #216]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f003 030c 	and.w	r3, r3, #12
 8000ce8:	2b08      	cmp	r3, #8
 8000cea:	d061      	beq.n	8000db0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	69db      	ldr	r3, [r3, #28]
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d146      	bne.n	8000d82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000cf4:	4b33      	ldr	r3, [pc, #204]	; (8000dc4 <HAL_RCC_OscConfig+0x4cc>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cfa:	f7ff fceb 	bl	80006d4 <HAL_GetTick>
 8000cfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d00:	e008      	b.n	8000d14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d02:	f7ff fce7 	bl	80006d4 <HAL_GetTick>
 8000d06:	4602      	mov	r2, r0
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	2b02      	cmp	r3, #2
 8000d0e:	d901      	bls.n	8000d14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000d10:	2303      	movs	r3, #3
 8000d12:	e06d      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d14:	4b29      	ldr	r3, [pc, #164]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1f0      	bne.n	8000d02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6a1b      	ldr	r3, [r3, #32]
 8000d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d28:	d108      	bne.n	8000d3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d2a:	4b24      	ldr	r3, [pc, #144]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	4921      	ldr	r1, [pc, #132]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d3c:	4b1f      	ldr	r3, [pc, #124]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6a19      	ldr	r1, [r3, #32]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4c:	430b      	orrs	r3, r1
 8000d4e:	491b      	ldr	r1, [pc, #108]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d54:	4b1b      	ldr	r3, [pc, #108]	; (8000dc4 <HAL_RCC_OscConfig+0x4cc>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fcbb 	bl	80006d4 <HAL_GetTick>
 8000d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d60:	e008      	b.n	8000d74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d62:	f7ff fcb7 	bl	80006d4 <HAL_GetTick>
 8000d66:	4602      	mov	r2, r0
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d901      	bls.n	8000d74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000d70:	2303      	movs	r3, #3
 8000d72:	e03d      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d0f0      	beq.n	8000d62 <HAL_RCC_OscConfig+0x46a>
 8000d80:	e035      	b.n	8000dee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d82:	4b10      	ldr	r3, [pc, #64]	; (8000dc4 <HAL_RCC_OscConfig+0x4cc>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d88:	f7ff fca4 	bl	80006d4 <HAL_GetTick>
 8000d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d8e:	e008      	b.n	8000da2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d90:	f7ff fca0 	bl	80006d4 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e026      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <HAL_RCC_OscConfig+0x4c4>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d1f0      	bne.n	8000d90 <HAL_RCC_OscConfig+0x498>
 8000dae:	e01e      	b.n	8000dee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	69db      	ldr	r3, [r3, #28]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d107      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000db8:	2301      	movs	r3, #1
 8000dba:	e019      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40007000 	.word	0x40007000
 8000dc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <HAL_RCC_OscConfig+0x500>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d106      	bne.n	8000dea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d001      	beq.n	8000dee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000dee:	2300      	movs	r3, #0
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3718      	adds	r7, #24
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40021000 	.word	0x40021000

08000dfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d101      	bne.n	8000e10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e0d0      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e10:	4b6a      	ldr	r3, [pc, #424]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f003 0307 	and.w	r3, r3, #7
 8000e18:	683a      	ldr	r2, [r7, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d910      	bls.n	8000e40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e1e:	4b67      	ldr	r3, [pc, #412]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f023 0207 	bic.w	r2, r3, #7
 8000e26:	4965      	ldr	r1, [pc, #404]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e2e:	4b63      	ldr	r3, [pc, #396]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d001      	beq.n	8000e40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e0b8      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0302 	and.w	r3, r3, #2
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d020      	beq.n	8000e8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d005      	beq.n	8000e64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000e58:	4b59      	ldr	r3, [pc, #356]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	4a58      	ldr	r2, [pc, #352]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000e62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f003 0308 	and.w	r3, r3, #8
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d005      	beq.n	8000e7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000e70:	4b53      	ldr	r3, [pc, #332]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	4a52      	ldr	r2, [pc, #328]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e76:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000e7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e7c:	4b50      	ldr	r3, [pc, #320]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	494d      	ldr	r1, [pc, #308]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d040      	beq.n	8000f1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d107      	bne.n	8000eb2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ea2:	4b47      	ldr	r3, [pc, #284]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d115      	bne.n	8000eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e07f      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d107      	bne.n	8000eca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eba:	4b41      	ldr	r3, [pc, #260]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d109      	bne.n	8000eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e073      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eca:	4b3d      	ldr	r3, [pc, #244]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d101      	bne.n	8000eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e06b      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000eda:	4b39      	ldr	r3, [pc, #228]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f023 0203 	bic.w	r2, r3, #3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	4936      	ldr	r1, [pc, #216]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000eec:	f7ff fbf2 	bl	80006d4 <HAL_GetTick>
 8000ef0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ef2:	e00a      	b.n	8000f0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ef4:	f7ff fbee 	bl	80006d4 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d901      	bls.n	8000f0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e053      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f003 020c 	and.w	r2, r3, #12
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d1eb      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f1c:	4b27      	ldr	r3, [pc, #156]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f003 0307 	and.w	r3, r3, #7
 8000f24:	683a      	ldr	r2, [r7, #0]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d210      	bcs.n	8000f4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f2a:	4b24      	ldr	r3, [pc, #144]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f023 0207 	bic.w	r2, r3, #7
 8000f32:	4922      	ldr	r1, [pc, #136]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f3a:	4b20      	ldr	r3, [pc, #128]	; (8000fbc <HAL_RCC_ClockConfig+0x1c0>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	683a      	ldr	r2, [r7, #0]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d001      	beq.n	8000f4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e032      	b.n	8000fb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0304 	and.w	r3, r3, #4
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d008      	beq.n	8000f6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	4916      	ldr	r1, [pc, #88]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f66:	4313      	orrs	r3, r2
 8000f68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0308 	and.w	r3, r3, #8
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d009      	beq.n	8000f8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	691b      	ldr	r3, [r3, #16]
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	490e      	ldr	r1, [pc, #56]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f86:	4313      	orrs	r3, r2
 8000f88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000f8a:	f000 f821 	bl	8000fd0 <HAL_RCC_GetSysClockFreq>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	091b      	lsrs	r3, r3, #4
 8000f96:	f003 030f 	and.w	r3, r3, #15
 8000f9a:	490a      	ldr	r1, [pc, #40]	; (8000fc4 <HAL_RCC_ClockConfig+0x1c8>)
 8000f9c:	5ccb      	ldrb	r3, [r1, r3]
 8000f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000fa2:	4a09      	ldr	r2, [pc, #36]	; (8000fc8 <HAL_RCC_ClockConfig+0x1cc>)
 8000fa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <HAL_RCC_ClockConfig+0x1d0>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fb50 	bl	8000650 <HAL_InitTick>

  return HAL_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40022000 	.word	0x40022000
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	08001b64 	.word	0x08001b64
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	20000004 	.word	0x20000004

08000fd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000fd0:	b490      	push	{r4, r7}
 8000fd2:	b08a      	sub	sp, #40	; 0x28
 8000fd4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000fd6:	4b29      	ldr	r3, [pc, #164]	; (800107c <HAL_RCC_GetSysClockFreq+0xac>)
 8000fd8:	1d3c      	adds	r4, r7, #4
 8000fda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000fe0:	f240 2301 	movw	r3, #513	; 0x201
 8000fe4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61fb      	str	r3, [r7, #28]
 8000fea:	2300      	movs	r3, #0
 8000fec:	61bb      	str	r3, [r7, #24]
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000ffa:	4b21      	ldr	r3, [pc, #132]	; (8001080 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	f003 030c 	and.w	r3, r3, #12
 8001006:	2b04      	cmp	r3, #4
 8001008:	d002      	beq.n	8001010 <HAL_RCC_GetSysClockFreq+0x40>
 800100a:	2b08      	cmp	r3, #8
 800100c:	d003      	beq.n	8001016 <HAL_RCC_GetSysClockFreq+0x46>
 800100e:	e02b      	b.n	8001068 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001010:	4b1c      	ldr	r3, [pc, #112]	; (8001084 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001012:	623b      	str	r3, [r7, #32]
      break;
 8001014:	e02b      	b.n	800106e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	0c9b      	lsrs	r3, r3, #18
 800101a:	f003 030f 	and.w	r3, r3, #15
 800101e:	3328      	adds	r3, #40	; 0x28
 8001020:	443b      	add	r3, r7
 8001022:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001026:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d012      	beq.n	8001058 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001032:	4b13      	ldr	r3, [pc, #76]	; (8001080 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	0c5b      	lsrs	r3, r3, #17
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	3328      	adds	r3, #40	; 0x28
 800103e:	443b      	add	r3, r7
 8001040:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001044:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	4a0e      	ldr	r2, [pc, #56]	; (8001084 <HAL_RCC_GetSysClockFreq+0xb4>)
 800104a:	fb03 f202 	mul.w	r2, r3, r2
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	fbb2 f3f3 	udiv	r3, r2, r3
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
 8001056:	e004      	b.n	8001062 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4a0b      	ldr	r2, [pc, #44]	; (8001088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800105c:	fb02 f303 	mul.w	r3, r2, r3
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001064:	623b      	str	r3, [r7, #32]
      break;
 8001066:	e002      	b.n	800106e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001068:	4b06      	ldr	r3, [pc, #24]	; (8001084 <HAL_RCC_GetSysClockFreq+0xb4>)
 800106a:	623b      	str	r3, [r7, #32]
      break;
 800106c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800106e:	6a3b      	ldr	r3, [r7, #32]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3728      	adds	r7, #40	; 0x28
 8001074:	46bd      	mov	sp, r7
 8001076:	bc90      	pop	{r4, r7}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	08001b54 	.word	0x08001b54
 8001080:	40021000 	.word	0x40021000
 8001084:	007a1200 	.word	0x007a1200
 8001088:	003d0900 	.word	0x003d0900

0800108c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001094:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <RCC_Delay+0x34>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0a      	ldr	r2, [pc, #40]	; (80010c4 <RCC_Delay+0x38>)
 800109a:	fba2 2303 	umull	r2, r3, r2, r3
 800109e:	0a5b      	lsrs	r3, r3, #9
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	fb02 f303 	mul.w	r3, r2, r3
 80010a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80010a8:	bf00      	nop
  }
  while (Delay --);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	1e5a      	subs	r2, r3, #1
 80010ae:	60fa      	str	r2, [r7, #12]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d1f9      	bne.n	80010a8 <RCC_Delay+0x1c>
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	20000000 	.word	0x20000000
 80010c4:	10624dd3 	.word	0x10624dd3

080010c8 <__errno>:
 80010c8:	4b01      	ldr	r3, [pc, #4]	; (80010d0 <__errno+0x8>)
 80010ca:	6818      	ldr	r0, [r3, #0]
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	2000000c 	.word	0x2000000c

080010d4 <__libc_init_array>:
 80010d4:	b570      	push	{r4, r5, r6, lr}
 80010d6:	2600      	movs	r6, #0
 80010d8:	4d0c      	ldr	r5, [pc, #48]	; (800110c <__libc_init_array+0x38>)
 80010da:	4c0d      	ldr	r4, [pc, #52]	; (8001110 <__libc_init_array+0x3c>)
 80010dc:	1b64      	subs	r4, r4, r5
 80010de:	10a4      	asrs	r4, r4, #2
 80010e0:	42a6      	cmp	r6, r4
 80010e2:	d109      	bne.n	80010f8 <__libc_init_array+0x24>
 80010e4:	f000 fd18 	bl	8001b18 <_init>
 80010e8:	2600      	movs	r6, #0
 80010ea:	4d0a      	ldr	r5, [pc, #40]	; (8001114 <__libc_init_array+0x40>)
 80010ec:	4c0a      	ldr	r4, [pc, #40]	; (8001118 <__libc_init_array+0x44>)
 80010ee:	1b64      	subs	r4, r4, r5
 80010f0:	10a4      	asrs	r4, r4, #2
 80010f2:	42a6      	cmp	r6, r4
 80010f4:	d105      	bne.n	8001102 <__libc_init_array+0x2e>
 80010f6:	bd70      	pop	{r4, r5, r6, pc}
 80010f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80010fc:	4798      	blx	r3
 80010fe:	3601      	adds	r6, #1
 8001100:	e7ee      	b.n	80010e0 <__libc_init_array+0xc>
 8001102:	f855 3b04 	ldr.w	r3, [r5], #4
 8001106:	4798      	blx	r3
 8001108:	3601      	adds	r6, #1
 800110a:	e7f2      	b.n	80010f2 <__libc_init_array+0x1e>
 800110c:	08001bd8 	.word	0x08001bd8
 8001110:	08001bd8 	.word	0x08001bd8
 8001114:	08001bd8 	.word	0x08001bd8
 8001118:	08001bdc 	.word	0x08001bdc

0800111c <memset>:
 800111c:	4603      	mov	r3, r0
 800111e:	4402      	add	r2, r0
 8001120:	4293      	cmp	r3, r2
 8001122:	d100      	bne.n	8001126 <memset+0xa>
 8001124:	4770      	bx	lr
 8001126:	f803 1b01 	strb.w	r1, [r3], #1
 800112a:	e7f9      	b.n	8001120 <memset+0x4>

0800112c <_puts_r>:
 800112c:	b570      	push	{r4, r5, r6, lr}
 800112e:	460e      	mov	r6, r1
 8001130:	4605      	mov	r5, r0
 8001132:	b118      	cbz	r0, 800113c <_puts_r+0x10>
 8001134:	6983      	ldr	r3, [r0, #24]
 8001136:	b90b      	cbnz	r3, 800113c <_puts_r+0x10>
 8001138:	f000 fa44 	bl	80015c4 <__sinit>
 800113c:	69ab      	ldr	r3, [r5, #24]
 800113e:	68ac      	ldr	r4, [r5, #8]
 8001140:	b913      	cbnz	r3, 8001148 <_puts_r+0x1c>
 8001142:	4628      	mov	r0, r5
 8001144:	f000 fa3e 	bl	80015c4 <__sinit>
 8001148:	4b2c      	ldr	r3, [pc, #176]	; (80011fc <_puts_r+0xd0>)
 800114a:	429c      	cmp	r4, r3
 800114c:	d120      	bne.n	8001190 <_puts_r+0x64>
 800114e:	686c      	ldr	r4, [r5, #4]
 8001150:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001152:	07db      	lsls	r3, r3, #31
 8001154:	d405      	bmi.n	8001162 <_puts_r+0x36>
 8001156:	89a3      	ldrh	r3, [r4, #12]
 8001158:	0598      	lsls	r0, r3, #22
 800115a:	d402      	bmi.n	8001162 <_puts_r+0x36>
 800115c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800115e:	f000 facf 	bl	8001700 <__retarget_lock_acquire_recursive>
 8001162:	89a3      	ldrh	r3, [r4, #12]
 8001164:	0719      	lsls	r1, r3, #28
 8001166:	d51d      	bpl.n	80011a4 <_puts_r+0x78>
 8001168:	6923      	ldr	r3, [r4, #16]
 800116a:	b1db      	cbz	r3, 80011a4 <_puts_r+0x78>
 800116c:	3e01      	subs	r6, #1
 800116e:	68a3      	ldr	r3, [r4, #8]
 8001170:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001174:	3b01      	subs	r3, #1
 8001176:	60a3      	str	r3, [r4, #8]
 8001178:	bb39      	cbnz	r1, 80011ca <_puts_r+0x9e>
 800117a:	2b00      	cmp	r3, #0
 800117c:	da38      	bge.n	80011f0 <_puts_r+0xc4>
 800117e:	4622      	mov	r2, r4
 8001180:	210a      	movs	r1, #10
 8001182:	4628      	mov	r0, r5
 8001184:	f000 f848 	bl	8001218 <__swbuf_r>
 8001188:	3001      	adds	r0, #1
 800118a:	d011      	beq.n	80011b0 <_puts_r+0x84>
 800118c:	250a      	movs	r5, #10
 800118e:	e011      	b.n	80011b4 <_puts_r+0x88>
 8001190:	4b1b      	ldr	r3, [pc, #108]	; (8001200 <_puts_r+0xd4>)
 8001192:	429c      	cmp	r4, r3
 8001194:	d101      	bne.n	800119a <_puts_r+0x6e>
 8001196:	68ac      	ldr	r4, [r5, #8]
 8001198:	e7da      	b.n	8001150 <_puts_r+0x24>
 800119a:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <_puts_r+0xd8>)
 800119c:	429c      	cmp	r4, r3
 800119e:	bf08      	it	eq
 80011a0:	68ec      	ldreq	r4, [r5, #12]
 80011a2:	e7d5      	b.n	8001150 <_puts_r+0x24>
 80011a4:	4621      	mov	r1, r4
 80011a6:	4628      	mov	r0, r5
 80011a8:	f000 f888 	bl	80012bc <__swsetup_r>
 80011ac:	2800      	cmp	r0, #0
 80011ae:	d0dd      	beq.n	800116c <_puts_r+0x40>
 80011b0:	f04f 35ff 	mov.w	r5, #4294967295
 80011b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80011b6:	07da      	lsls	r2, r3, #31
 80011b8:	d405      	bmi.n	80011c6 <_puts_r+0x9a>
 80011ba:	89a3      	ldrh	r3, [r4, #12]
 80011bc:	059b      	lsls	r3, r3, #22
 80011be:	d402      	bmi.n	80011c6 <_puts_r+0x9a>
 80011c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80011c2:	f000 fa9e 	bl	8001702 <__retarget_lock_release_recursive>
 80011c6:	4628      	mov	r0, r5
 80011c8:	bd70      	pop	{r4, r5, r6, pc}
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da04      	bge.n	80011d8 <_puts_r+0xac>
 80011ce:	69a2      	ldr	r2, [r4, #24]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	dc06      	bgt.n	80011e2 <_puts_r+0xb6>
 80011d4:	290a      	cmp	r1, #10
 80011d6:	d004      	beq.n	80011e2 <_puts_r+0xb6>
 80011d8:	6823      	ldr	r3, [r4, #0]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	6022      	str	r2, [r4, #0]
 80011de:	7019      	strb	r1, [r3, #0]
 80011e0:	e7c5      	b.n	800116e <_puts_r+0x42>
 80011e2:	4622      	mov	r2, r4
 80011e4:	4628      	mov	r0, r5
 80011e6:	f000 f817 	bl	8001218 <__swbuf_r>
 80011ea:	3001      	adds	r0, #1
 80011ec:	d1bf      	bne.n	800116e <_puts_r+0x42>
 80011ee:	e7df      	b.n	80011b0 <_puts_r+0x84>
 80011f0:	250a      	movs	r5, #10
 80011f2:	6823      	ldr	r3, [r4, #0]
 80011f4:	1c5a      	adds	r2, r3, #1
 80011f6:	6022      	str	r2, [r4, #0]
 80011f8:	701d      	strb	r5, [r3, #0]
 80011fa:	e7db      	b.n	80011b4 <_puts_r+0x88>
 80011fc:	08001b98 	.word	0x08001b98
 8001200:	08001bb8 	.word	0x08001bb8
 8001204:	08001b78 	.word	0x08001b78

08001208 <puts>:
 8001208:	4b02      	ldr	r3, [pc, #8]	; (8001214 <puts+0xc>)
 800120a:	4601      	mov	r1, r0
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	f7ff bf8d 	b.w	800112c <_puts_r>
 8001212:	bf00      	nop
 8001214:	2000000c 	.word	0x2000000c

08001218 <__swbuf_r>:
 8001218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800121a:	460e      	mov	r6, r1
 800121c:	4614      	mov	r4, r2
 800121e:	4605      	mov	r5, r0
 8001220:	b118      	cbz	r0, 800122a <__swbuf_r+0x12>
 8001222:	6983      	ldr	r3, [r0, #24]
 8001224:	b90b      	cbnz	r3, 800122a <__swbuf_r+0x12>
 8001226:	f000 f9cd 	bl	80015c4 <__sinit>
 800122a:	4b21      	ldr	r3, [pc, #132]	; (80012b0 <__swbuf_r+0x98>)
 800122c:	429c      	cmp	r4, r3
 800122e:	d12b      	bne.n	8001288 <__swbuf_r+0x70>
 8001230:	686c      	ldr	r4, [r5, #4]
 8001232:	69a3      	ldr	r3, [r4, #24]
 8001234:	60a3      	str	r3, [r4, #8]
 8001236:	89a3      	ldrh	r3, [r4, #12]
 8001238:	071a      	lsls	r2, r3, #28
 800123a:	d52f      	bpl.n	800129c <__swbuf_r+0x84>
 800123c:	6923      	ldr	r3, [r4, #16]
 800123e:	b36b      	cbz	r3, 800129c <__swbuf_r+0x84>
 8001240:	6923      	ldr	r3, [r4, #16]
 8001242:	6820      	ldr	r0, [r4, #0]
 8001244:	b2f6      	uxtb	r6, r6
 8001246:	1ac0      	subs	r0, r0, r3
 8001248:	6963      	ldr	r3, [r4, #20]
 800124a:	4637      	mov	r7, r6
 800124c:	4283      	cmp	r3, r0
 800124e:	dc04      	bgt.n	800125a <__swbuf_r+0x42>
 8001250:	4621      	mov	r1, r4
 8001252:	4628      	mov	r0, r5
 8001254:	f000 f922 	bl	800149c <_fflush_r>
 8001258:	bb30      	cbnz	r0, 80012a8 <__swbuf_r+0x90>
 800125a:	68a3      	ldr	r3, [r4, #8]
 800125c:	3001      	adds	r0, #1
 800125e:	3b01      	subs	r3, #1
 8001260:	60a3      	str	r3, [r4, #8]
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	6022      	str	r2, [r4, #0]
 8001268:	701e      	strb	r6, [r3, #0]
 800126a:	6963      	ldr	r3, [r4, #20]
 800126c:	4283      	cmp	r3, r0
 800126e:	d004      	beq.n	800127a <__swbuf_r+0x62>
 8001270:	89a3      	ldrh	r3, [r4, #12]
 8001272:	07db      	lsls	r3, r3, #31
 8001274:	d506      	bpl.n	8001284 <__swbuf_r+0x6c>
 8001276:	2e0a      	cmp	r6, #10
 8001278:	d104      	bne.n	8001284 <__swbuf_r+0x6c>
 800127a:	4621      	mov	r1, r4
 800127c:	4628      	mov	r0, r5
 800127e:	f000 f90d 	bl	800149c <_fflush_r>
 8001282:	b988      	cbnz	r0, 80012a8 <__swbuf_r+0x90>
 8001284:	4638      	mov	r0, r7
 8001286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <__swbuf_r+0x9c>)
 800128a:	429c      	cmp	r4, r3
 800128c:	d101      	bne.n	8001292 <__swbuf_r+0x7a>
 800128e:	68ac      	ldr	r4, [r5, #8]
 8001290:	e7cf      	b.n	8001232 <__swbuf_r+0x1a>
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <__swbuf_r+0xa0>)
 8001294:	429c      	cmp	r4, r3
 8001296:	bf08      	it	eq
 8001298:	68ec      	ldreq	r4, [r5, #12]
 800129a:	e7ca      	b.n	8001232 <__swbuf_r+0x1a>
 800129c:	4621      	mov	r1, r4
 800129e:	4628      	mov	r0, r5
 80012a0:	f000 f80c 	bl	80012bc <__swsetup_r>
 80012a4:	2800      	cmp	r0, #0
 80012a6:	d0cb      	beq.n	8001240 <__swbuf_r+0x28>
 80012a8:	f04f 37ff 	mov.w	r7, #4294967295
 80012ac:	e7ea      	b.n	8001284 <__swbuf_r+0x6c>
 80012ae:	bf00      	nop
 80012b0:	08001b98 	.word	0x08001b98
 80012b4:	08001bb8 	.word	0x08001bb8
 80012b8:	08001b78 	.word	0x08001b78

080012bc <__swsetup_r>:
 80012bc:	4b32      	ldr	r3, [pc, #200]	; (8001388 <__swsetup_r+0xcc>)
 80012be:	b570      	push	{r4, r5, r6, lr}
 80012c0:	681d      	ldr	r5, [r3, #0]
 80012c2:	4606      	mov	r6, r0
 80012c4:	460c      	mov	r4, r1
 80012c6:	b125      	cbz	r5, 80012d2 <__swsetup_r+0x16>
 80012c8:	69ab      	ldr	r3, [r5, #24]
 80012ca:	b913      	cbnz	r3, 80012d2 <__swsetup_r+0x16>
 80012cc:	4628      	mov	r0, r5
 80012ce:	f000 f979 	bl	80015c4 <__sinit>
 80012d2:	4b2e      	ldr	r3, [pc, #184]	; (800138c <__swsetup_r+0xd0>)
 80012d4:	429c      	cmp	r4, r3
 80012d6:	d10f      	bne.n	80012f8 <__swsetup_r+0x3c>
 80012d8:	686c      	ldr	r4, [r5, #4]
 80012da:	89a3      	ldrh	r3, [r4, #12]
 80012dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80012e0:	0719      	lsls	r1, r3, #28
 80012e2:	d42c      	bmi.n	800133e <__swsetup_r+0x82>
 80012e4:	06dd      	lsls	r5, r3, #27
 80012e6:	d411      	bmi.n	800130c <__swsetup_r+0x50>
 80012e8:	2309      	movs	r3, #9
 80012ea:	6033      	str	r3, [r6, #0]
 80012ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80012f0:	f04f 30ff 	mov.w	r0, #4294967295
 80012f4:	81a3      	strh	r3, [r4, #12]
 80012f6:	e03e      	b.n	8001376 <__swsetup_r+0xba>
 80012f8:	4b25      	ldr	r3, [pc, #148]	; (8001390 <__swsetup_r+0xd4>)
 80012fa:	429c      	cmp	r4, r3
 80012fc:	d101      	bne.n	8001302 <__swsetup_r+0x46>
 80012fe:	68ac      	ldr	r4, [r5, #8]
 8001300:	e7eb      	b.n	80012da <__swsetup_r+0x1e>
 8001302:	4b24      	ldr	r3, [pc, #144]	; (8001394 <__swsetup_r+0xd8>)
 8001304:	429c      	cmp	r4, r3
 8001306:	bf08      	it	eq
 8001308:	68ec      	ldreq	r4, [r5, #12]
 800130a:	e7e6      	b.n	80012da <__swsetup_r+0x1e>
 800130c:	0758      	lsls	r0, r3, #29
 800130e:	d512      	bpl.n	8001336 <__swsetup_r+0x7a>
 8001310:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001312:	b141      	cbz	r1, 8001326 <__swsetup_r+0x6a>
 8001314:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001318:	4299      	cmp	r1, r3
 800131a:	d002      	beq.n	8001322 <__swsetup_r+0x66>
 800131c:	4630      	mov	r0, r6
 800131e:	f000 fa57 	bl	80017d0 <_free_r>
 8001322:	2300      	movs	r3, #0
 8001324:	6363      	str	r3, [r4, #52]	; 0x34
 8001326:	89a3      	ldrh	r3, [r4, #12]
 8001328:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800132c:	81a3      	strh	r3, [r4, #12]
 800132e:	2300      	movs	r3, #0
 8001330:	6063      	str	r3, [r4, #4]
 8001332:	6923      	ldr	r3, [r4, #16]
 8001334:	6023      	str	r3, [r4, #0]
 8001336:	89a3      	ldrh	r3, [r4, #12]
 8001338:	f043 0308 	orr.w	r3, r3, #8
 800133c:	81a3      	strh	r3, [r4, #12]
 800133e:	6923      	ldr	r3, [r4, #16]
 8001340:	b94b      	cbnz	r3, 8001356 <__swsetup_r+0x9a>
 8001342:	89a3      	ldrh	r3, [r4, #12]
 8001344:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800134c:	d003      	beq.n	8001356 <__swsetup_r+0x9a>
 800134e:	4621      	mov	r1, r4
 8001350:	4630      	mov	r0, r6
 8001352:	f000 f9fd 	bl	8001750 <__smakebuf_r>
 8001356:	89a0      	ldrh	r0, [r4, #12]
 8001358:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800135c:	f010 0301 	ands.w	r3, r0, #1
 8001360:	d00a      	beq.n	8001378 <__swsetup_r+0xbc>
 8001362:	2300      	movs	r3, #0
 8001364:	60a3      	str	r3, [r4, #8]
 8001366:	6963      	ldr	r3, [r4, #20]
 8001368:	425b      	negs	r3, r3
 800136a:	61a3      	str	r3, [r4, #24]
 800136c:	6923      	ldr	r3, [r4, #16]
 800136e:	b943      	cbnz	r3, 8001382 <__swsetup_r+0xc6>
 8001370:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001374:	d1ba      	bne.n	80012ec <__swsetup_r+0x30>
 8001376:	bd70      	pop	{r4, r5, r6, pc}
 8001378:	0781      	lsls	r1, r0, #30
 800137a:	bf58      	it	pl
 800137c:	6963      	ldrpl	r3, [r4, #20]
 800137e:	60a3      	str	r3, [r4, #8]
 8001380:	e7f4      	b.n	800136c <__swsetup_r+0xb0>
 8001382:	2000      	movs	r0, #0
 8001384:	e7f7      	b.n	8001376 <__swsetup_r+0xba>
 8001386:	bf00      	nop
 8001388:	2000000c 	.word	0x2000000c
 800138c:	08001b98 	.word	0x08001b98
 8001390:	08001bb8 	.word	0x08001bb8
 8001394:	08001b78 	.word	0x08001b78

08001398 <__sflush_r>:
 8001398:	898a      	ldrh	r2, [r1, #12]
 800139a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800139c:	4605      	mov	r5, r0
 800139e:	0710      	lsls	r0, r2, #28
 80013a0:	460c      	mov	r4, r1
 80013a2:	d457      	bmi.n	8001454 <__sflush_r+0xbc>
 80013a4:	684b      	ldr	r3, [r1, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dc04      	bgt.n	80013b4 <__sflush_r+0x1c>
 80013aa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dc01      	bgt.n	80013b4 <__sflush_r+0x1c>
 80013b0:	2000      	movs	r0, #0
 80013b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80013b6:	2e00      	cmp	r6, #0
 80013b8:	d0fa      	beq.n	80013b0 <__sflush_r+0x18>
 80013ba:	2300      	movs	r3, #0
 80013bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80013c0:	682f      	ldr	r7, [r5, #0]
 80013c2:	602b      	str	r3, [r5, #0]
 80013c4:	d032      	beq.n	800142c <__sflush_r+0x94>
 80013c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80013c8:	89a3      	ldrh	r3, [r4, #12]
 80013ca:	075a      	lsls	r2, r3, #29
 80013cc:	d505      	bpl.n	80013da <__sflush_r+0x42>
 80013ce:	6863      	ldr	r3, [r4, #4]
 80013d0:	1ac0      	subs	r0, r0, r3
 80013d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80013d4:	b10b      	cbz	r3, 80013da <__sflush_r+0x42>
 80013d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013d8:	1ac0      	subs	r0, r0, r3
 80013da:	2300      	movs	r3, #0
 80013dc:	4602      	mov	r2, r0
 80013de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80013e0:	4628      	mov	r0, r5
 80013e2:	6a21      	ldr	r1, [r4, #32]
 80013e4:	47b0      	blx	r6
 80013e6:	1c43      	adds	r3, r0, #1
 80013e8:	89a3      	ldrh	r3, [r4, #12]
 80013ea:	d106      	bne.n	80013fa <__sflush_r+0x62>
 80013ec:	6829      	ldr	r1, [r5, #0]
 80013ee:	291d      	cmp	r1, #29
 80013f0:	d82c      	bhi.n	800144c <__sflush_r+0xb4>
 80013f2:	4a29      	ldr	r2, [pc, #164]	; (8001498 <__sflush_r+0x100>)
 80013f4:	40ca      	lsrs	r2, r1
 80013f6:	07d6      	lsls	r6, r2, #31
 80013f8:	d528      	bpl.n	800144c <__sflush_r+0xb4>
 80013fa:	2200      	movs	r2, #0
 80013fc:	6062      	str	r2, [r4, #4]
 80013fe:	6922      	ldr	r2, [r4, #16]
 8001400:	04d9      	lsls	r1, r3, #19
 8001402:	6022      	str	r2, [r4, #0]
 8001404:	d504      	bpl.n	8001410 <__sflush_r+0x78>
 8001406:	1c42      	adds	r2, r0, #1
 8001408:	d101      	bne.n	800140e <__sflush_r+0x76>
 800140a:	682b      	ldr	r3, [r5, #0]
 800140c:	b903      	cbnz	r3, 8001410 <__sflush_r+0x78>
 800140e:	6560      	str	r0, [r4, #84]	; 0x54
 8001410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001412:	602f      	str	r7, [r5, #0]
 8001414:	2900      	cmp	r1, #0
 8001416:	d0cb      	beq.n	80013b0 <__sflush_r+0x18>
 8001418:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800141c:	4299      	cmp	r1, r3
 800141e:	d002      	beq.n	8001426 <__sflush_r+0x8e>
 8001420:	4628      	mov	r0, r5
 8001422:	f000 f9d5 	bl	80017d0 <_free_r>
 8001426:	2000      	movs	r0, #0
 8001428:	6360      	str	r0, [r4, #52]	; 0x34
 800142a:	e7c2      	b.n	80013b2 <__sflush_r+0x1a>
 800142c:	6a21      	ldr	r1, [r4, #32]
 800142e:	2301      	movs	r3, #1
 8001430:	4628      	mov	r0, r5
 8001432:	47b0      	blx	r6
 8001434:	1c41      	adds	r1, r0, #1
 8001436:	d1c7      	bne.n	80013c8 <__sflush_r+0x30>
 8001438:	682b      	ldr	r3, [r5, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d0c4      	beq.n	80013c8 <__sflush_r+0x30>
 800143e:	2b1d      	cmp	r3, #29
 8001440:	d001      	beq.n	8001446 <__sflush_r+0xae>
 8001442:	2b16      	cmp	r3, #22
 8001444:	d101      	bne.n	800144a <__sflush_r+0xb2>
 8001446:	602f      	str	r7, [r5, #0]
 8001448:	e7b2      	b.n	80013b0 <__sflush_r+0x18>
 800144a:	89a3      	ldrh	r3, [r4, #12]
 800144c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001450:	81a3      	strh	r3, [r4, #12]
 8001452:	e7ae      	b.n	80013b2 <__sflush_r+0x1a>
 8001454:	690f      	ldr	r7, [r1, #16]
 8001456:	2f00      	cmp	r7, #0
 8001458:	d0aa      	beq.n	80013b0 <__sflush_r+0x18>
 800145a:	0793      	lsls	r3, r2, #30
 800145c:	bf18      	it	ne
 800145e:	2300      	movne	r3, #0
 8001460:	680e      	ldr	r6, [r1, #0]
 8001462:	bf08      	it	eq
 8001464:	694b      	ldreq	r3, [r1, #20]
 8001466:	1bf6      	subs	r6, r6, r7
 8001468:	600f      	str	r7, [r1, #0]
 800146a:	608b      	str	r3, [r1, #8]
 800146c:	2e00      	cmp	r6, #0
 800146e:	dd9f      	ble.n	80013b0 <__sflush_r+0x18>
 8001470:	4633      	mov	r3, r6
 8001472:	463a      	mov	r2, r7
 8001474:	4628      	mov	r0, r5
 8001476:	6a21      	ldr	r1, [r4, #32]
 8001478:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800147c:	47e0      	blx	ip
 800147e:	2800      	cmp	r0, #0
 8001480:	dc06      	bgt.n	8001490 <__sflush_r+0xf8>
 8001482:	89a3      	ldrh	r3, [r4, #12]
 8001484:	f04f 30ff 	mov.w	r0, #4294967295
 8001488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800148c:	81a3      	strh	r3, [r4, #12]
 800148e:	e790      	b.n	80013b2 <__sflush_r+0x1a>
 8001490:	4407      	add	r7, r0
 8001492:	1a36      	subs	r6, r6, r0
 8001494:	e7ea      	b.n	800146c <__sflush_r+0xd4>
 8001496:	bf00      	nop
 8001498:	20400001 	.word	0x20400001

0800149c <_fflush_r>:
 800149c:	b538      	push	{r3, r4, r5, lr}
 800149e:	690b      	ldr	r3, [r1, #16]
 80014a0:	4605      	mov	r5, r0
 80014a2:	460c      	mov	r4, r1
 80014a4:	b913      	cbnz	r3, 80014ac <_fflush_r+0x10>
 80014a6:	2500      	movs	r5, #0
 80014a8:	4628      	mov	r0, r5
 80014aa:	bd38      	pop	{r3, r4, r5, pc}
 80014ac:	b118      	cbz	r0, 80014b6 <_fflush_r+0x1a>
 80014ae:	6983      	ldr	r3, [r0, #24]
 80014b0:	b90b      	cbnz	r3, 80014b6 <_fflush_r+0x1a>
 80014b2:	f000 f887 	bl	80015c4 <__sinit>
 80014b6:	4b14      	ldr	r3, [pc, #80]	; (8001508 <_fflush_r+0x6c>)
 80014b8:	429c      	cmp	r4, r3
 80014ba:	d11b      	bne.n	80014f4 <_fflush_r+0x58>
 80014bc:	686c      	ldr	r4, [r5, #4]
 80014be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0ef      	beq.n	80014a6 <_fflush_r+0xa>
 80014c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80014c8:	07d0      	lsls	r0, r2, #31
 80014ca:	d404      	bmi.n	80014d6 <_fflush_r+0x3a>
 80014cc:	0599      	lsls	r1, r3, #22
 80014ce:	d402      	bmi.n	80014d6 <_fflush_r+0x3a>
 80014d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014d2:	f000 f915 	bl	8001700 <__retarget_lock_acquire_recursive>
 80014d6:	4628      	mov	r0, r5
 80014d8:	4621      	mov	r1, r4
 80014da:	f7ff ff5d 	bl	8001398 <__sflush_r>
 80014de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80014e0:	4605      	mov	r5, r0
 80014e2:	07da      	lsls	r2, r3, #31
 80014e4:	d4e0      	bmi.n	80014a8 <_fflush_r+0xc>
 80014e6:	89a3      	ldrh	r3, [r4, #12]
 80014e8:	059b      	lsls	r3, r3, #22
 80014ea:	d4dd      	bmi.n	80014a8 <_fflush_r+0xc>
 80014ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80014ee:	f000 f908 	bl	8001702 <__retarget_lock_release_recursive>
 80014f2:	e7d9      	b.n	80014a8 <_fflush_r+0xc>
 80014f4:	4b05      	ldr	r3, [pc, #20]	; (800150c <_fflush_r+0x70>)
 80014f6:	429c      	cmp	r4, r3
 80014f8:	d101      	bne.n	80014fe <_fflush_r+0x62>
 80014fa:	68ac      	ldr	r4, [r5, #8]
 80014fc:	e7df      	b.n	80014be <_fflush_r+0x22>
 80014fe:	4b04      	ldr	r3, [pc, #16]	; (8001510 <_fflush_r+0x74>)
 8001500:	429c      	cmp	r4, r3
 8001502:	bf08      	it	eq
 8001504:	68ec      	ldreq	r4, [r5, #12]
 8001506:	e7da      	b.n	80014be <_fflush_r+0x22>
 8001508:	08001b98 	.word	0x08001b98
 800150c:	08001bb8 	.word	0x08001bb8
 8001510:	08001b78 	.word	0x08001b78

08001514 <std>:
 8001514:	2300      	movs	r3, #0
 8001516:	b510      	push	{r4, lr}
 8001518:	4604      	mov	r4, r0
 800151a:	e9c0 3300 	strd	r3, r3, [r0]
 800151e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001522:	6083      	str	r3, [r0, #8]
 8001524:	8181      	strh	r1, [r0, #12]
 8001526:	6643      	str	r3, [r0, #100]	; 0x64
 8001528:	81c2      	strh	r2, [r0, #14]
 800152a:	6183      	str	r3, [r0, #24]
 800152c:	4619      	mov	r1, r3
 800152e:	2208      	movs	r2, #8
 8001530:	305c      	adds	r0, #92	; 0x5c
 8001532:	f7ff fdf3 	bl	800111c <memset>
 8001536:	4b05      	ldr	r3, [pc, #20]	; (800154c <std+0x38>)
 8001538:	6224      	str	r4, [r4, #32]
 800153a:	6263      	str	r3, [r4, #36]	; 0x24
 800153c:	4b04      	ldr	r3, [pc, #16]	; (8001550 <std+0x3c>)
 800153e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <std+0x40>)
 8001542:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001544:	4b04      	ldr	r3, [pc, #16]	; (8001558 <std+0x44>)
 8001546:	6323      	str	r3, [r4, #48]	; 0x30
 8001548:	bd10      	pop	{r4, pc}
 800154a:	bf00      	nop
 800154c:	080019a9 	.word	0x080019a9
 8001550:	080019cb 	.word	0x080019cb
 8001554:	08001a03 	.word	0x08001a03
 8001558:	08001a27 	.word	0x08001a27

0800155c <_cleanup_r>:
 800155c:	4901      	ldr	r1, [pc, #4]	; (8001564 <_cleanup_r+0x8>)
 800155e:	f000 b8af 	b.w	80016c0 <_fwalk_reent>
 8001562:	bf00      	nop
 8001564:	0800149d 	.word	0x0800149d

08001568 <__sfmoreglue>:
 8001568:	2268      	movs	r2, #104	; 0x68
 800156a:	b570      	push	{r4, r5, r6, lr}
 800156c:	1e4d      	subs	r5, r1, #1
 800156e:	4355      	muls	r5, r2
 8001570:	460e      	mov	r6, r1
 8001572:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001576:	f000 f993 	bl	80018a0 <_malloc_r>
 800157a:	4604      	mov	r4, r0
 800157c:	b140      	cbz	r0, 8001590 <__sfmoreglue+0x28>
 800157e:	2100      	movs	r1, #0
 8001580:	e9c0 1600 	strd	r1, r6, [r0]
 8001584:	300c      	adds	r0, #12
 8001586:	60a0      	str	r0, [r4, #8]
 8001588:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800158c:	f7ff fdc6 	bl	800111c <memset>
 8001590:	4620      	mov	r0, r4
 8001592:	bd70      	pop	{r4, r5, r6, pc}

08001594 <__sfp_lock_acquire>:
 8001594:	4801      	ldr	r0, [pc, #4]	; (800159c <__sfp_lock_acquire+0x8>)
 8001596:	f000 b8b3 	b.w	8001700 <__retarget_lock_acquire_recursive>
 800159a:	bf00      	nop
 800159c:	20000095 	.word	0x20000095

080015a0 <__sfp_lock_release>:
 80015a0:	4801      	ldr	r0, [pc, #4]	; (80015a8 <__sfp_lock_release+0x8>)
 80015a2:	f000 b8ae 	b.w	8001702 <__retarget_lock_release_recursive>
 80015a6:	bf00      	nop
 80015a8:	20000095 	.word	0x20000095

080015ac <__sinit_lock_acquire>:
 80015ac:	4801      	ldr	r0, [pc, #4]	; (80015b4 <__sinit_lock_acquire+0x8>)
 80015ae:	f000 b8a7 	b.w	8001700 <__retarget_lock_acquire_recursive>
 80015b2:	bf00      	nop
 80015b4:	20000096 	.word	0x20000096

080015b8 <__sinit_lock_release>:
 80015b8:	4801      	ldr	r0, [pc, #4]	; (80015c0 <__sinit_lock_release+0x8>)
 80015ba:	f000 b8a2 	b.w	8001702 <__retarget_lock_release_recursive>
 80015be:	bf00      	nop
 80015c0:	20000096 	.word	0x20000096

080015c4 <__sinit>:
 80015c4:	b510      	push	{r4, lr}
 80015c6:	4604      	mov	r4, r0
 80015c8:	f7ff fff0 	bl	80015ac <__sinit_lock_acquire>
 80015cc:	69a3      	ldr	r3, [r4, #24]
 80015ce:	b11b      	cbz	r3, 80015d8 <__sinit+0x14>
 80015d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015d4:	f7ff bff0 	b.w	80015b8 <__sinit_lock_release>
 80015d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80015dc:	6523      	str	r3, [r4, #80]	; 0x50
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <__sinit+0x68>)
 80015e0:	4a13      	ldr	r2, [pc, #76]	; (8001630 <__sinit+0x6c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80015e6:	42a3      	cmp	r3, r4
 80015e8:	bf08      	it	eq
 80015ea:	2301      	moveq	r3, #1
 80015ec:	4620      	mov	r0, r4
 80015ee:	bf08      	it	eq
 80015f0:	61a3      	streq	r3, [r4, #24]
 80015f2:	f000 f81f 	bl	8001634 <__sfp>
 80015f6:	6060      	str	r0, [r4, #4]
 80015f8:	4620      	mov	r0, r4
 80015fa:	f000 f81b 	bl	8001634 <__sfp>
 80015fe:	60a0      	str	r0, [r4, #8]
 8001600:	4620      	mov	r0, r4
 8001602:	f000 f817 	bl	8001634 <__sfp>
 8001606:	2200      	movs	r2, #0
 8001608:	2104      	movs	r1, #4
 800160a:	60e0      	str	r0, [r4, #12]
 800160c:	6860      	ldr	r0, [r4, #4]
 800160e:	f7ff ff81 	bl	8001514 <std>
 8001612:	2201      	movs	r2, #1
 8001614:	2109      	movs	r1, #9
 8001616:	68a0      	ldr	r0, [r4, #8]
 8001618:	f7ff ff7c 	bl	8001514 <std>
 800161c:	2202      	movs	r2, #2
 800161e:	2112      	movs	r1, #18
 8001620:	68e0      	ldr	r0, [r4, #12]
 8001622:	f7ff ff77 	bl	8001514 <std>
 8001626:	2301      	movs	r3, #1
 8001628:	61a3      	str	r3, [r4, #24]
 800162a:	e7d1      	b.n	80015d0 <__sinit+0xc>
 800162c:	08001b74 	.word	0x08001b74
 8001630:	0800155d 	.word	0x0800155d

08001634 <__sfp>:
 8001634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001636:	4607      	mov	r7, r0
 8001638:	f7ff ffac 	bl	8001594 <__sfp_lock_acquire>
 800163c:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <__sfp+0x84>)
 800163e:	681e      	ldr	r6, [r3, #0]
 8001640:	69b3      	ldr	r3, [r6, #24]
 8001642:	b913      	cbnz	r3, 800164a <__sfp+0x16>
 8001644:	4630      	mov	r0, r6
 8001646:	f7ff ffbd 	bl	80015c4 <__sinit>
 800164a:	3648      	adds	r6, #72	; 0x48
 800164c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001650:	3b01      	subs	r3, #1
 8001652:	d503      	bpl.n	800165c <__sfp+0x28>
 8001654:	6833      	ldr	r3, [r6, #0]
 8001656:	b30b      	cbz	r3, 800169c <__sfp+0x68>
 8001658:	6836      	ldr	r6, [r6, #0]
 800165a:	e7f7      	b.n	800164c <__sfp+0x18>
 800165c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001660:	b9d5      	cbnz	r5, 8001698 <__sfp+0x64>
 8001662:	4b16      	ldr	r3, [pc, #88]	; (80016bc <__sfp+0x88>)
 8001664:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001668:	60e3      	str	r3, [r4, #12]
 800166a:	6665      	str	r5, [r4, #100]	; 0x64
 800166c:	f000 f847 	bl	80016fe <__retarget_lock_init_recursive>
 8001670:	f7ff ff96 	bl	80015a0 <__sfp_lock_release>
 8001674:	2208      	movs	r2, #8
 8001676:	4629      	mov	r1, r5
 8001678:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800167c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001680:	6025      	str	r5, [r4, #0]
 8001682:	61a5      	str	r5, [r4, #24]
 8001684:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001688:	f7ff fd48 	bl	800111c <memset>
 800168c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001690:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001694:	4620      	mov	r0, r4
 8001696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001698:	3468      	adds	r4, #104	; 0x68
 800169a:	e7d9      	b.n	8001650 <__sfp+0x1c>
 800169c:	2104      	movs	r1, #4
 800169e:	4638      	mov	r0, r7
 80016a0:	f7ff ff62 	bl	8001568 <__sfmoreglue>
 80016a4:	4604      	mov	r4, r0
 80016a6:	6030      	str	r0, [r6, #0]
 80016a8:	2800      	cmp	r0, #0
 80016aa:	d1d5      	bne.n	8001658 <__sfp+0x24>
 80016ac:	f7ff ff78 	bl	80015a0 <__sfp_lock_release>
 80016b0:	230c      	movs	r3, #12
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	e7ee      	b.n	8001694 <__sfp+0x60>
 80016b6:	bf00      	nop
 80016b8:	08001b74 	.word	0x08001b74
 80016bc:	ffff0001 	.word	0xffff0001

080016c0 <_fwalk_reent>:
 80016c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80016c4:	4606      	mov	r6, r0
 80016c6:	4688      	mov	r8, r1
 80016c8:	2700      	movs	r7, #0
 80016ca:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80016ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80016d2:	f1b9 0901 	subs.w	r9, r9, #1
 80016d6:	d505      	bpl.n	80016e4 <_fwalk_reent+0x24>
 80016d8:	6824      	ldr	r4, [r4, #0]
 80016da:	2c00      	cmp	r4, #0
 80016dc:	d1f7      	bne.n	80016ce <_fwalk_reent+0xe>
 80016de:	4638      	mov	r0, r7
 80016e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80016e4:	89ab      	ldrh	r3, [r5, #12]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d907      	bls.n	80016fa <_fwalk_reent+0x3a>
 80016ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80016ee:	3301      	adds	r3, #1
 80016f0:	d003      	beq.n	80016fa <_fwalk_reent+0x3a>
 80016f2:	4629      	mov	r1, r5
 80016f4:	4630      	mov	r0, r6
 80016f6:	47c0      	blx	r8
 80016f8:	4307      	orrs	r7, r0
 80016fa:	3568      	adds	r5, #104	; 0x68
 80016fc:	e7e9      	b.n	80016d2 <_fwalk_reent+0x12>

080016fe <__retarget_lock_init_recursive>:
 80016fe:	4770      	bx	lr

08001700 <__retarget_lock_acquire_recursive>:
 8001700:	4770      	bx	lr

08001702 <__retarget_lock_release_recursive>:
 8001702:	4770      	bx	lr

08001704 <__swhatbuf_r>:
 8001704:	b570      	push	{r4, r5, r6, lr}
 8001706:	460e      	mov	r6, r1
 8001708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800170c:	4614      	mov	r4, r2
 800170e:	2900      	cmp	r1, #0
 8001710:	461d      	mov	r5, r3
 8001712:	b096      	sub	sp, #88	; 0x58
 8001714:	da08      	bge.n	8001728 <__swhatbuf_r+0x24>
 8001716:	2200      	movs	r2, #0
 8001718:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800171c:	602a      	str	r2, [r5, #0]
 800171e:	061a      	lsls	r2, r3, #24
 8001720:	d410      	bmi.n	8001744 <__swhatbuf_r+0x40>
 8001722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001726:	e00e      	b.n	8001746 <__swhatbuf_r+0x42>
 8001728:	466a      	mov	r2, sp
 800172a:	f000 f9a3 	bl	8001a74 <_fstat_r>
 800172e:	2800      	cmp	r0, #0
 8001730:	dbf1      	blt.n	8001716 <__swhatbuf_r+0x12>
 8001732:	9a01      	ldr	r2, [sp, #4]
 8001734:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001738:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800173c:	425a      	negs	r2, r3
 800173e:	415a      	adcs	r2, r3
 8001740:	602a      	str	r2, [r5, #0]
 8001742:	e7ee      	b.n	8001722 <__swhatbuf_r+0x1e>
 8001744:	2340      	movs	r3, #64	; 0x40
 8001746:	2000      	movs	r0, #0
 8001748:	6023      	str	r3, [r4, #0]
 800174a:	b016      	add	sp, #88	; 0x58
 800174c:	bd70      	pop	{r4, r5, r6, pc}
	...

08001750 <__smakebuf_r>:
 8001750:	898b      	ldrh	r3, [r1, #12]
 8001752:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001754:	079d      	lsls	r5, r3, #30
 8001756:	4606      	mov	r6, r0
 8001758:	460c      	mov	r4, r1
 800175a:	d507      	bpl.n	800176c <__smakebuf_r+0x1c>
 800175c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001760:	6023      	str	r3, [r4, #0]
 8001762:	6123      	str	r3, [r4, #16]
 8001764:	2301      	movs	r3, #1
 8001766:	6163      	str	r3, [r4, #20]
 8001768:	b002      	add	sp, #8
 800176a:	bd70      	pop	{r4, r5, r6, pc}
 800176c:	466a      	mov	r2, sp
 800176e:	ab01      	add	r3, sp, #4
 8001770:	f7ff ffc8 	bl	8001704 <__swhatbuf_r>
 8001774:	9900      	ldr	r1, [sp, #0]
 8001776:	4605      	mov	r5, r0
 8001778:	4630      	mov	r0, r6
 800177a:	f000 f891 	bl	80018a0 <_malloc_r>
 800177e:	b948      	cbnz	r0, 8001794 <__smakebuf_r+0x44>
 8001780:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001784:	059a      	lsls	r2, r3, #22
 8001786:	d4ef      	bmi.n	8001768 <__smakebuf_r+0x18>
 8001788:	f023 0303 	bic.w	r3, r3, #3
 800178c:	f043 0302 	orr.w	r3, r3, #2
 8001790:	81a3      	strh	r3, [r4, #12]
 8001792:	e7e3      	b.n	800175c <__smakebuf_r+0xc>
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <__smakebuf_r+0x7c>)
 8001796:	62b3      	str	r3, [r6, #40]	; 0x28
 8001798:	89a3      	ldrh	r3, [r4, #12]
 800179a:	6020      	str	r0, [r4, #0]
 800179c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017a0:	81a3      	strh	r3, [r4, #12]
 80017a2:	9b00      	ldr	r3, [sp, #0]
 80017a4:	6120      	str	r0, [r4, #16]
 80017a6:	6163      	str	r3, [r4, #20]
 80017a8:	9b01      	ldr	r3, [sp, #4]
 80017aa:	b15b      	cbz	r3, 80017c4 <__smakebuf_r+0x74>
 80017ac:	4630      	mov	r0, r6
 80017ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80017b2:	f000 f971 	bl	8001a98 <_isatty_r>
 80017b6:	b128      	cbz	r0, 80017c4 <__smakebuf_r+0x74>
 80017b8:	89a3      	ldrh	r3, [r4, #12]
 80017ba:	f023 0303 	bic.w	r3, r3, #3
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	81a3      	strh	r3, [r4, #12]
 80017c4:	89a0      	ldrh	r0, [r4, #12]
 80017c6:	4305      	orrs	r5, r0
 80017c8:	81a5      	strh	r5, [r4, #12]
 80017ca:	e7cd      	b.n	8001768 <__smakebuf_r+0x18>
 80017cc:	0800155d 	.word	0x0800155d

080017d0 <_free_r>:
 80017d0:	b538      	push	{r3, r4, r5, lr}
 80017d2:	4605      	mov	r5, r0
 80017d4:	2900      	cmp	r1, #0
 80017d6:	d040      	beq.n	800185a <_free_r+0x8a>
 80017d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80017dc:	1f0c      	subs	r4, r1, #4
 80017de:	2b00      	cmp	r3, #0
 80017e0:	bfb8      	it	lt
 80017e2:	18e4      	addlt	r4, r4, r3
 80017e4:	f000 f97a 	bl	8001adc <__malloc_lock>
 80017e8:	4a1c      	ldr	r2, [pc, #112]	; (800185c <_free_r+0x8c>)
 80017ea:	6813      	ldr	r3, [r2, #0]
 80017ec:	b933      	cbnz	r3, 80017fc <_free_r+0x2c>
 80017ee:	6063      	str	r3, [r4, #4]
 80017f0:	6014      	str	r4, [r2, #0]
 80017f2:	4628      	mov	r0, r5
 80017f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80017f8:	f000 b976 	b.w	8001ae8 <__malloc_unlock>
 80017fc:	42a3      	cmp	r3, r4
 80017fe:	d908      	bls.n	8001812 <_free_r+0x42>
 8001800:	6820      	ldr	r0, [r4, #0]
 8001802:	1821      	adds	r1, r4, r0
 8001804:	428b      	cmp	r3, r1
 8001806:	bf01      	itttt	eq
 8001808:	6819      	ldreq	r1, [r3, #0]
 800180a:	685b      	ldreq	r3, [r3, #4]
 800180c:	1809      	addeq	r1, r1, r0
 800180e:	6021      	streq	r1, [r4, #0]
 8001810:	e7ed      	b.n	80017ee <_free_r+0x1e>
 8001812:	461a      	mov	r2, r3
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	b10b      	cbz	r3, 800181c <_free_r+0x4c>
 8001818:	42a3      	cmp	r3, r4
 800181a:	d9fa      	bls.n	8001812 <_free_r+0x42>
 800181c:	6811      	ldr	r1, [r2, #0]
 800181e:	1850      	adds	r0, r2, r1
 8001820:	42a0      	cmp	r0, r4
 8001822:	d10b      	bne.n	800183c <_free_r+0x6c>
 8001824:	6820      	ldr	r0, [r4, #0]
 8001826:	4401      	add	r1, r0
 8001828:	1850      	adds	r0, r2, r1
 800182a:	4283      	cmp	r3, r0
 800182c:	6011      	str	r1, [r2, #0]
 800182e:	d1e0      	bne.n	80017f2 <_free_r+0x22>
 8001830:	6818      	ldr	r0, [r3, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	4401      	add	r1, r0
 8001836:	6011      	str	r1, [r2, #0]
 8001838:	6053      	str	r3, [r2, #4]
 800183a:	e7da      	b.n	80017f2 <_free_r+0x22>
 800183c:	d902      	bls.n	8001844 <_free_r+0x74>
 800183e:	230c      	movs	r3, #12
 8001840:	602b      	str	r3, [r5, #0]
 8001842:	e7d6      	b.n	80017f2 <_free_r+0x22>
 8001844:	6820      	ldr	r0, [r4, #0]
 8001846:	1821      	adds	r1, r4, r0
 8001848:	428b      	cmp	r3, r1
 800184a:	bf01      	itttt	eq
 800184c:	6819      	ldreq	r1, [r3, #0]
 800184e:	685b      	ldreq	r3, [r3, #4]
 8001850:	1809      	addeq	r1, r1, r0
 8001852:	6021      	streq	r1, [r4, #0]
 8001854:	6063      	str	r3, [r4, #4]
 8001856:	6054      	str	r4, [r2, #4]
 8001858:	e7cb      	b.n	80017f2 <_free_r+0x22>
 800185a:	bd38      	pop	{r3, r4, r5, pc}
 800185c:	20000098 	.word	0x20000098

08001860 <sbrk_aligned>:
 8001860:	b570      	push	{r4, r5, r6, lr}
 8001862:	4e0e      	ldr	r6, [pc, #56]	; (800189c <sbrk_aligned+0x3c>)
 8001864:	460c      	mov	r4, r1
 8001866:	6831      	ldr	r1, [r6, #0]
 8001868:	4605      	mov	r5, r0
 800186a:	b911      	cbnz	r1, 8001872 <sbrk_aligned+0x12>
 800186c:	f000 f88c 	bl	8001988 <_sbrk_r>
 8001870:	6030      	str	r0, [r6, #0]
 8001872:	4621      	mov	r1, r4
 8001874:	4628      	mov	r0, r5
 8001876:	f000 f887 	bl	8001988 <_sbrk_r>
 800187a:	1c43      	adds	r3, r0, #1
 800187c:	d00a      	beq.n	8001894 <sbrk_aligned+0x34>
 800187e:	1cc4      	adds	r4, r0, #3
 8001880:	f024 0403 	bic.w	r4, r4, #3
 8001884:	42a0      	cmp	r0, r4
 8001886:	d007      	beq.n	8001898 <sbrk_aligned+0x38>
 8001888:	1a21      	subs	r1, r4, r0
 800188a:	4628      	mov	r0, r5
 800188c:	f000 f87c 	bl	8001988 <_sbrk_r>
 8001890:	3001      	adds	r0, #1
 8001892:	d101      	bne.n	8001898 <sbrk_aligned+0x38>
 8001894:	f04f 34ff 	mov.w	r4, #4294967295
 8001898:	4620      	mov	r0, r4
 800189a:	bd70      	pop	{r4, r5, r6, pc}
 800189c:	2000009c 	.word	0x2000009c

080018a0 <_malloc_r>:
 80018a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018a4:	1ccd      	adds	r5, r1, #3
 80018a6:	f025 0503 	bic.w	r5, r5, #3
 80018aa:	3508      	adds	r5, #8
 80018ac:	2d0c      	cmp	r5, #12
 80018ae:	bf38      	it	cc
 80018b0:	250c      	movcc	r5, #12
 80018b2:	2d00      	cmp	r5, #0
 80018b4:	4607      	mov	r7, r0
 80018b6:	db01      	blt.n	80018bc <_malloc_r+0x1c>
 80018b8:	42a9      	cmp	r1, r5
 80018ba:	d905      	bls.n	80018c8 <_malloc_r+0x28>
 80018bc:	230c      	movs	r3, #12
 80018be:	2600      	movs	r6, #0
 80018c0:	603b      	str	r3, [r7, #0]
 80018c2:	4630      	mov	r0, r6
 80018c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018c8:	4e2e      	ldr	r6, [pc, #184]	; (8001984 <_malloc_r+0xe4>)
 80018ca:	f000 f907 	bl	8001adc <__malloc_lock>
 80018ce:	6833      	ldr	r3, [r6, #0]
 80018d0:	461c      	mov	r4, r3
 80018d2:	bb34      	cbnz	r4, 8001922 <_malloc_r+0x82>
 80018d4:	4629      	mov	r1, r5
 80018d6:	4638      	mov	r0, r7
 80018d8:	f7ff ffc2 	bl	8001860 <sbrk_aligned>
 80018dc:	1c43      	adds	r3, r0, #1
 80018de:	4604      	mov	r4, r0
 80018e0:	d14d      	bne.n	800197e <_malloc_r+0xde>
 80018e2:	6834      	ldr	r4, [r6, #0]
 80018e4:	4626      	mov	r6, r4
 80018e6:	2e00      	cmp	r6, #0
 80018e8:	d140      	bne.n	800196c <_malloc_r+0xcc>
 80018ea:	6823      	ldr	r3, [r4, #0]
 80018ec:	4631      	mov	r1, r6
 80018ee:	4638      	mov	r0, r7
 80018f0:	eb04 0803 	add.w	r8, r4, r3
 80018f4:	f000 f848 	bl	8001988 <_sbrk_r>
 80018f8:	4580      	cmp	r8, r0
 80018fa:	d13a      	bne.n	8001972 <_malloc_r+0xd2>
 80018fc:	6821      	ldr	r1, [r4, #0]
 80018fe:	3503      	adds	r5, #3
 8001900:	1a6d      	subs	r5, r5, r1
 8001902:	f025 0503 	bic.w	r5, r5, #3
 8001906:	3508      	adds	r5, #8
 8001908:	2d0c      	cmp	r5, #12
 800190a:	bf38      	it	cc
 800190c:	250c      	movcc	r5, #12
 800190e:	4638      	mov	r0, r7
 8001910:	4629      	mov	r1, r5
 8001912:	f7ff ffa5 	bl	8001860 <sbrk_aligned>
 8001916:	3001      	adds	r0, #1
 8001918:	d02b      	beq.n	8001972 <_malloc_r+0xd2>
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	442b      	add	r3, r5
 800191e:	6023      	str	r3, [r4, #0]
 8001920:	e00e      	b.n	8001940 <_malloc_r+0xa0>
 8001922:	6822      	ldr	r2, [r4, #0]
 8001924:	1b52      	subs	r2, r2, r5
 8001926:	d41e      	bmi.n	8001966 <_malloc_r+0xc6>
 8001928:	2a0b      	cmp	r2, #11
 800192a:	d916      	bls.n	800195a <_malloc_r+0xba>
 800192c:	1961      	adds	r1, r4, r5
 800192e:	42a3      	cmp	r3, r4
 8001930:	6025      	str	r5, [r4, #0]
 8001932:	bf18      	it	ne
 8001934:	6059      	strne	r1, [r3, #4]
 8001936:	6863      	ldr	r3, [r4, #4]
 8001938:	bf08      	it	eq
 800193a:	6031      	streq	r1, [r6, #0]
 800193c:	5162      	str	r2, [r4, r5]
 800193e:	604b      	str	r3, [r1, #4]
 8001940:	4638      	mov	r0, r7
 8001942:	f104 060b 	add.w	r6, r4, #11
 8001946:	f000 f8cf 	bl	8001ae8 <__malloc_unlock>
 800194a:	f026 0607 	bic.w	r6, r6, #7
 800194e:	1d23      	adds	r3, r4, #4
 8001950:	1af2      	subs	r2, r6, r3
 8001952:	d0b6      	beq.n	80018c2 <_malloc_r+0x22>
 8001954:	1b9b      	subs	r3, r3, r6
 8001956:	50a3      	str	r3, [r4, r2]
 8001958:	e7b3      	b.n	80018c2 <_malloc_r+0x22>
 800195a:	6862      	ldr	r2, [r4, #4]
 800195c:	42a3      	cmp	r3, r4
 800195e:	bf0c      	ite	eq
 8001960:	6032      	streq	r2, [r6, #0]
 8001962:	605a      	strne	r2, [r3, #4]
 8001964:	e7ec      	b.n	8001940 <_malloc_r+0xa0>
 8001966:	4623      	mov	r3, r4
 8001968:	6864      	ldr	r4, [r4, #4]
 800196a:	e7b2      	b.n	80018d2 <_malloc_r+0x32>
 800196c:	4634      	mov	r4, r6
 800196e:	6876      	ldr	r6, [r6, #4]
 8001970:	e7b9      	b.n	80018e6 <_malloc_r+0x46>
 8001972:	230c      	movs	r3, #12
 8001974:	4638      	mov	r0, r7
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	f000 f8b6 	bl	8001ae8 <__malloc_unlock>
 800197c:	e7a1      	b.n	80018c2 <_malloc_r+0x22>
 800197e:	6025      	str	r5, [r4, #0]
 8001980:	e7de      	b.n	8001940 <_malloc_r+0xa0>
 8001982:	bf00      	nop
 8001984:	20000098 	.word	0x20000098

08001988 <_sbrk_r>:
 8001988:	b538      	push	{r3, r4, r5, lr}
 800198a:	2300      	movs	r3, #0
 800198c:	4d05      	ldr	r5, [pc, #20]	; (80019a4 <_sbrk_r+0x1c>)
 800198e:	4604      	mov	r4, r0
 8001990:	4608      	mov	r0, r1
 8001992:	602b      	str	r3, [r5, #0]
 8001994:	f7fe fde4 	bl	8000560 <_sbrk>
 8001998:	1c43      	adds	r3, r0, #1
 800199a:	d102      	bne.n	80019a2 <_sbrk_r+0x1a>
 800199c:	682b      	ldr	r3, [r5, #0]
 800199e:	b103      	cbz	r3, 80019a2 <_sbrk_r+0x1a>
 80019a0:	6023      	str	r3, [r4, #0]
 80019a2:	bd38      	pop	{r3, r4, r5, pc}
 80019a4:	200000a0 	.word	0x200000a0

080019a8 <__sread>:
 80019a8:	b510      	push	{r4, lr}
 80019aa:	460c      	mov	r4, r1
 80019ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019b0:	f000 f8a0 	bl	8001af4 <_read_r>
 80019b4:	2800      	cmp	r0, #0
 80019b6:	bfab      	itete	ge
 80019b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80019ba:	89a3      	ldrhlt	r3, [r4, #12]
 80019bc:	181b      	addge	r3, r3, r0
 80019be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80019c2:	bfac      	ite	ge
 80019c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80019c6:	81a3      	strhlt	r3, [r4, #12]
 80019c8:	bd10      	pop	{r4, pc}

080019ca <__swrite>:
 80019ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019ce:	461f      	mov	r7, r3
 80019d0:	898b      	ldrh	r3, [r1, #12]
 80019d2:	4605      	mov	r5, r0
 80019d4:	05db      	lsls	r3, r3, #23
 80019d6:	460c      	mov	r4, r1
 80019d8:	4616      	mov	r6, r2
 80019da:	d505      	bpl.n	80019e8 <__swrite+0x1e>
 80019dc:	2302      	movs	r3, #2
 80019de:	2200      	movs	r2, #0
 80019e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80019e4:	f000 f868 	bl	8001ab8 <_lseek_r>
 80019e8:	89a3      	ldrh	r3, [r4, #12]
 80019ea:	4632      	mov	r2, r6
 80019ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019f0:	81a3      	strh	r3, [r4, #12]
 80019f2:	4628      	mov	r0, r5
 80019f4:	463b      	mov	r3, r7
 80019f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80019fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80019fe:	f000 b817 	b.w	8001a30 <_write_r>

08001a02 <__sseek>:
 8001a02:	b510      	push	{r4, lr}
 8001a04:	460c      	mov	r4, r1
 8001a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a0a:	f000 f855 	bl	8001ab8 <_lseek_r>
 8001a0e:	1c43      	adds	r3, r0, #1
 8001a10:	89a3      	ldrh	r3, [r4, #12]
 8001a12:	bf15      	itete	ne
 8001a14:	6560      	strne	r0, [r4, #84]	; 0x54
 8001a16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001a1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001a1e:	81a3      	strheq	r3, [r4, #12]
 8001a20:	bf18      	it	ne
 8001a22:	81a3      	strhne	r3, [r4, #12]
 8001a24:	bd10      	pop	{r4, pc}

08001a26 <__sclose>:
 8001a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001a2a:	f000 b813 	b.w	8001a54 <_close_r>
	...

08001a30 <_write_r>:
 8001a30:	b538      	push	{r3, r4, r5, lr}
 8001a32:	4604      	mov	r4, r0
 8001a34:	4608      	mov	r0, r1
 8001a36:	4611      	mov	r1, r2
 8001a38:	2200      	movs	r2, #0
 8001a3a:	4d05      	ldr	r5, [pc, #20]	; (8001a50 <_write_r+0x20>)
 8001a3c:	602a      	str	r2, [r5, #0]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	f7fe fcc2 	bl	80003c8 <_write>
 8001a44:	1c43      	adds	r3, r0, #1
 8001a46:	d102      	bne.n	8001a4e <_write_r+0x1e>
 8001a48:	682b      	ldr	r3, [r5, #0]
 8001a4a:	b103      	cbz	r3, 8001a4e <_write_r+0x1e>
 8001a4c:	6023      	str	r3, [r4, #0]
 8001a4e:	bd38      	pop	{r3, r4, r5, pc}
 8001a50:	200000a0 	.word	0x200000a0

08001a54 <_close_r>:
 8001a54:	b538      	push	{r3, r4, r5, lr}
 8001a56:	2300      	movs	r3, #0
 8001a58:	4d05      	ldr	r5, [pc, #20]	; (8001a70 <_close_r+0x1c>)
 8001a5a:	4604      	mov	r4, r0
 8001a5c:	4608      	mov	r0, r1
 8001a5e:	602b      	str	r3, [r5, #0]
 8001a60:	f7fe fd4e 	bl	8000500 <_close>
 8001a64:	1c43      	adds	r3, r0, #1
 8001a66:	d102      	bne.n	8001a6e <_close_r+0x1a>
 8001a68:	682b      	ldr	r3, [r5, #0]
 8001a6a:	b103      	cbz	r3, 8001a6e <_close_r+0x1a>
 8001a6c:	6023      	str	r3, [r4, #0]
 8001a6e:	bd38      	pop	{r3, r4, r5, pc}
 8001a70:	200000a0 	.word	0x200000a0

08001a74 <_fstat_r>:
 8001a74:	b538      	push	{r3, r4, r5, lr}
 8001a76:	2300      	movs	r3, #0
 8001a78:	4d06      	ldr	r5, [pc, #24]	; (8001a94 <_fstat_r+0x20>)
 8001a7a:	4604      	mov	r4, r0
 8001a7c:	4608      	mov	r0, r1
 8001a7e:	4611      	mov	r1, r2
 8001a80:	602b      	str	r3, [r5, #0]
 8001a82:	f7fe fd48 	bl	8000516 <_fstat>
 8001a86:	1c43      	adds	r3, r0, #1
 8001a88:	d102      	bne.n	8001a90 <_fstat_r+0x1c>
 8001a8a:	682b      	ldr	r3, [r5, #0]
 8001a8c:	b103      	cbz	r3, 8001a90 <_fstat_r+0x1c>
 8001a8e:	6023      	str	r3, [r4, #0]
 8001a90:	bd38      	pop	{r3, r4, r5, pc}
 8001a92:	bf00      	nop
 8001a94:	200000a0 	.word	0x200000a0

08001a98 <_isatty_r>:
 8001a98:	b538      	push	{r3, r4, r5, lr}
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	4d05      	ldr	r5, [pc, #20]	; (8001ab4 <_isatty_r+0x1c>)
 8001a9e:	4604      	mov	r4, r0
 8001aa0:	4608      	mov	r0, r1
 8001aa2:	602b      	str	r3, [r5, #0]
 8001aa4:	f7fe fd46 	bl	8000534 <_isatty>
 8001aa8:	1c43      	adds	r3, r0, #1
 8001aaa:	d102      	bne.n	8001ab2 <_isatty_r+0x1a>
 8001aac:	682b      	ldr	r3, [r5, #0]
 8001aae:	b103      	cbz	r3, 8001ab2 <_isatty_r+0x1a>
 8001ab0:	6023      	str	r3, [r4, #0]
 8001ab2:	bd38      	pop	{r3, r4, r5, pc}
 8001ab4:	200000a0 	.word	0x200000a0

08001ab8 <_lseek_r>:
 8001ab8:	b538      	push	{r3, r4, r5, lr}
 8001aba:	4604      	mov	r4, r0
 8001abc:	4608      	mov	r0, r1
 8001abe:	4611      	mov	r1, r2
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	4d05      	ldr	r5, [pc, #20]	; (8001ad8 <_lseek_r+0x20>)
 8001ac4:	602a      	str	r2, [r5, #0]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	f7fe fd3e 	bl	8000548 <_lseek>
 8001acc:	1c43      	adds	r3, r0, #1
 8001ace:	d102      	bne.n	8001ad6 <_lseek_r+0x1e>
 8001ad0:	682b      	ldr	r3, [r5, #0]
 8001ad2:	b103      	cbz	r3, 8001ad6 <_lseek_r+0x1e>
 8001ad4:	6023      	str	r3, [r4, #0]
 8001ad6:	bd38      	pop	{r3, r4, r5, pc}
 8001ad8:	200000a0 	.word	0x200000a0

08001adc <__malloc_lock>:
 8001adc:	4801      	ldr	r0, [pc, #4]	; (8001ae4 <__malloc_lock+0x8>)
 8001ade:	f7ff be0f 	b.w	8001700 <__retarget_lock_acquire_recursive>
 8001ae2:	bf00      	nop
 8001ae4:	20000094 	.word	0x20000094

08001ae8 <__malloc_unlock>:
 8001ae8:	4801      	ldr	r0, [pc, #4]	; (8001af0 <__malloc_unlock+0x8>)
 8001aea:	f7ff be0a 	b.w	8001702 <__retarget_lock_release_recursive>
 8001aee:	bf00      	nop
 8001af0:	20000094 	.word	0x20000094

08001af4 <_read_r>:
 8001af4:	b538      	push	{r3, r4, r5, lr}
 8001af6:	4604      	mov	r4, r0
 8001af8:	4608      	mov	r0, r1
 8001afa:	4611      	mov	r1, r2
 8001afc:	2200      	movs	r2, #0
 8001afe:	4d05      	ldr	r5, [pc, #20]	; (8001b14 <_read_r+0x20>)
 8001b00:	602a      	str	r2, [r5, #0]
 8001b02:	461a      	mov	r2, r3
 8001b04:	f7fe fcdf 	bl	80004c6 <_read>
 8001b08:	1c43      	adds	r3, r0, #1
 8001b0a:	d102      	bne.n	8001b12 <_read_r+0x1e>
 8001b0c:	682b      	ldr	r3, [r5, #0]
 8001b0e:	b103      	cbz	r3, 8001b12 <_read_r+0x1e>
 8001b10:	6023      	str	r3, [r4, #0]
 8001b12:	bd38      	pop	{r3, r4, r5, pc}
 8001b14:	200000a0 	.word	0x200000a0

08001b18 <_init>:
 8001b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b1a:	bf00      	nop
 8001b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b1e:	bc08      	pop	{r3}
 8001b20:	469e      	mov	lr, r3
 8001b22:	4770      	bx	lr

08001b24 <_fini>:
 8001b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b26:	bf00      	nop
 8001b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b2a:	bc08      	pop	{r3}
 8001b2c:	469e      	mov	lr, r3
 8001b2e:	4770      	bx	lr
