{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615505435069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 00:30:32 2021 " "Processing started: Fri Mar 12 00:30:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615505435070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615505435070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quartus/de10-nano-drone/patmos " "Command: quartus_sta quartus/de10-nano-drone/patmos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615505435071 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615505435117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615505439708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615505439708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505439765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505439765 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615505443830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615505443830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615505443830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615505443830 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1615505443830 ""}
{ "Info" "ISTA_SDC_FOUND" "../../verilog/soc_system_ddr3/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../verilog/soc_system_ddr3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615505444093 ""}
{ "Info" "ISTA_SDC_FOUND" "../../verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc " "Reading SDC File: '../../verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615505444191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1615505444225 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1615505444226 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505445340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445524 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445529 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445529 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1615505445532 ""}
{ "Info" "ISTA_SDC_FOUND" "../../verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc " "Reading SDC File: '../../verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1615505445533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445534 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445535 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445536 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445537 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445537 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445538 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445539 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445539 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445540 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445540 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445541 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445542 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445543 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445543 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445544 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445545 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445546 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445546 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445547 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445548 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445551 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445551 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445553 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445554 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445555 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445556 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445556 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445557 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445557 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445558 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445560 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445560 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445561 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445562 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445563 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615505445564 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1615505445564 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] clk " "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445730 "|patmos_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445731 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445731 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445731 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445731 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445731 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505445731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505445731 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505445736 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615505445736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505446099 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505446099 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505446162 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505446162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615505446167 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1615505446195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.702               0.000 altera_reserved_tck  " "   11.702               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505446234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 altera_reserved_tck  " "    0.791               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505446239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.936               0.000 altera_reserved_tck  " "   29.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505446244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 altera_reserved_tck  " "    1.057               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505446248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.550               0.000 altera_reserved_tck  " "   15.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505446250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505446250 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1615505446646 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505447661 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505449228 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449270 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505449270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505449310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505449352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505449352 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1615505449419 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1615505449597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615505449724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615505494455 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] clk " "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497348 "|patmos_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497349 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497349 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497350 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497350 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497350 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505497350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505497350 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505497363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615505497363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505497405 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505497405 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505497519 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505497519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.867               0.000 altera_reserved_tck  " "   11.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505497657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 altera_reserved_tck  " "    0.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505497724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.062               0.000 altera_reserved_tck  " "   30.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505497775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 altera_reserved_tck  " "    0.963               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505497823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.542               0.000 altera_reserved_tck  " "   15.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505497870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505497870 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1615505498315 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505499198 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500385 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505500385 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505500464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505500547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505500626 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505500626 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505500723 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1615505500723 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1615505500724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1615505500987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615505501617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615505551718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] clk " "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554980 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554980 "|patmos_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554981 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554981 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554981 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554981 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554981 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505554981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505554981 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505554986 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615505554986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505555009 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505555009 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505555066 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505555066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.259               0.000 altera_reserved_tck  " "   14.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505555155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505555227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.444               0.000 altera_reserved_tck  " "   31.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505555299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 altera_reserved_tck  " "    0.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505555402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.485               0.000 altera_reserved_tck  " "   15.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505555475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505555475 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1615505556052 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505557003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559101 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559101 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559101 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559101 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559101 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505559101 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505559339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505559570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505559756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505559756 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505559897 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1615505559898 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1615505560196 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] clk " "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561885 "|patmos_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561885 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561885 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561885 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561886 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561886 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[18\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615505561886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1615505561886 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615505561891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1615505561891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505561912 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505561913 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615505561965 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1615505561965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.778               0.000 altera_reserved_tck  " "   14.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505562066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 altera_reserved_tck  " "    0.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505562166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.667               0.000 altera_reserved_tck  " "   31.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505562258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.329 " "Worst-case removal slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505562349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.456               0.000 altera_reserved_tck  " "   15.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615505562447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615505562447 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1615505563105 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505563954 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566560 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505566560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505566835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505566835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505567127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1615505567457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615505567457 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1615505567761 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1615505567761 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1615505567762 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1615505567762 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1615505567762 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1615505567762 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1615505567762 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1615505567763 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1615505567763 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1615505567763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615505573784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615505573792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 105 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2474 " "Peak virtual memory: 2474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615505575627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 00:32:55 2021 " "Processing ended: Fri Mar 12 00:32:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615505575627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615505575627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:39 " "Total CPU time (on all processors): 00:03:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615505575627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615505575627 ""}
