<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="VGA_CLOCK_TEST_sim/VGA_CLOCK_TEST.vo" type="VERILOG" />
 <topLevel name="VGA_CLOCK_TEST" />
 <deviceFamily name="cyclonev" />
</simPackage>
