Loading plugins phase: Elapsed time ==> 0s.195ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -d CY8C5888LTI-LP097 -s C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "ADC_POTENTIOMETRE.nVref" on TopDesign is unconnected.
 * C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\TopDesign\TopDesign.cysch (Signal: Net_270)
 * C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\TopDesign\TopDesign.cysch (Shape_80.27)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.248ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.069ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Projet DIGIELEC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -dcpsoc3 Projet DIGIELEC.v -verilog
======================================================================

======================================================================
Compiling:  Projet DIGIELEC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -dcpsoc3 Projet DIGIELEC.v -verilog
======================================================================

======================================================================
Compiling:  Projet DIGIELEC.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -dcpsoc3 -verilog Projet DIGIELEC.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 02 11:03:10 2025


======================================================================
Compiling:  Projet DIGIELEC.v
Program  :   vpp
Options  :    -yv2 -q10 Projet DIGIELEC.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 02 11:03:10 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Projet DIGIELEC.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Projet DIGIELEC.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -dcpsoc3 -verilog Projet DIGIELEC.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 02 11:03:11 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\codegentemp\Projet DIGIELEC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\codegentemp\Projet DIGIELEC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Projet DIGIELEC.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -dcpsoc3 -verilog Projet DIGIELEC.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 02 11:03:12 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\codegentemp\Projet DIGIELEC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\codegentemp\Projet DIGIELEC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_5
	Net_6
	\UART_1:BUART:reset_sr\
	Net_183
	Net_179
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_175
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM_GAUCHE:PWMUDB:km_run\
	\PWM_GAUCHE:PWMUDB:ctrl_cmpmode2_2\
	\PWM_GAUCHE:PWMUDB:ctrl_cmpmode2_1\
	\PWM_GAUCHE:PWMUDB:ctrl_cmpmode2_0\
	\PWM_GAUCHE:PWMUDB:ctrl_cmpmode1_2\
	\PWM_GAUCHE:PWMUDB:ctrl_cmpmode1_1\
	\PWM_GAUCHE:PWMUDB:ctrl_cmpmode1_0\
	\PWM_GAUCHE:PWMUDB:capt_rising\
	\PWM_GAUCHE:PWMUDB:capt_falling\
	\PWM_GAUCHE:PWMUDB:trig_rise\
	\PWM_GAUCHE:PWMUDB:trig_fall\
	\PWM_GAUCHE:PWMUDB:sc_kill\
	\PWM_GAUCHE:PWMUDB:min_kill\
	\PWM_GAUCHE:PWMUDB:km_tc\
	\PWM_GAUCHE:PWMUDB:db_tc\
	\PWM_GAUCHE:PWMUDB:dith_sel\
	\PWM_GAUCHE:PWMUDB:compare2\
	\PWM_GAUCHE:Net_101\
	\PWM_GAUCHE:Net_96\
	Net_221
	Net_222
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_31\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_30\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_29\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_28\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_27\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_26\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_25\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_24\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_23\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_22\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_21\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_20\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_19\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_18\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_17\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_16\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_15\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_14\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_13\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_12\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_11\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_10\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_9\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_8\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_7\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_6\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_5\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_4\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_3\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_2\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_1\
	\PWM_GAUCHE:PWMUDB:MODULE_6:b_0\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_220
	Net_216
	Net_224
	\PWM_GAUCHE:Net_113\
	\PWM_GAUCHE:Net_107\
	\PWM_GAUCHE:Net_114\
	\PWM_DROITE:PWMUDB:km_run\
	\PWM_DROITE:PWMUDB:ctrl_cmpmode2_2\
	\PWM_DROITE:PWMUDB:ctrl_cmpmode2_1\
	\PWM_DROITE:PWMUDB:ctrl_cmpmode2_0\
	\PWM_DROITE:PWMUDB:ctrl_cmpmode1_2\
	\PWM_DROITE:PWMUDB:ctrl_cmpmode1_1\
	\PWM_DROITE:PWMUDB:ctrl_cmpmode1_0\
	\PWM_DROITE:PWMUDB:capt_rising\
	\PWM_DROITE:PWMUDB:capt_falling\
	\PWM_DROITE:PWMUDB:trig_rise\
	\PWM_DROITE:PWMUDB:trig_fall\
	\PWM_DROITE:PWMUDB:sc_kill\
	\PWM_DROITE:PWMUDB:min_kill\
	\PWM_DROITE:PWMUDB:km_tc\
	\PWM_DROITE:PWMUDB:db_tc\
	\PWM_DROITE:PWMUDB:dith_sel\
	\PWM_DROITE:PWMUDB:compare2\
	\PWM_DROITE:Net_101\
	\PWM_DROITE:Net_96\
	Net_167
	Net_168
	\PWM_DROITE:PWMUDB:MODULE_7:b_31\
	\PWM_DROITE:PWMUDB:MODULE_7:b_30\
	\PWM_DROITE:PWMUDB:MODULE_7:b_29\
	\PWM_DROITE:PWMUDB:MODULE_7:b_28\
	\PWM_DROITE:PWMUDB:MODULE_7:b_27\
	\PWM_DROITE:PWMUDB:MODULE_7:b_26\
	\PWM_DROITE:PWMUDB:MODULE_7:b_25\
	\PWM_DROITE:PWMUDB:MODULE_7:b_24\
	\PWM_DROITE:PWMUDB:MODULE_7:b_23\
	\PWM_DROITE:PWMUDB:MODULE_7:b_22\
	\PWM_DROITE:PWMUDB:MODULE_7:b_21\
	\PWM_DROITE:PWMUDB:MODULE_7:b_20\
	\PWM_DROITE:PWMUDB:MODULE_7:b_19\
	\PWM_DROITE:PWMUDB:MODULE_7:b_18\
	\PWM_DROITE:PWMUDB:MODULE_7:b_17\
	\PWM_DROITE:PWMUDB:MODULE_7:b_16\
	\PWM_DROITE:PWMUDB:MODULE_7:b_15\
	\PWM_DROITE:PWMUDB:MODULE_7:b_14\
	\PWM_DROITE:PWMUDB:MODULE_7:b_13\
	\PWM_DROITE:PWMUDB:MODULE_7:b_12\
	\PWM_DROITE:PWMUDB:MODULE_7:b_11\
	\PWM_DROITE:PWMUDB:MODULE_7:b_10\
	\PWM_DROITE:PWMUDB:MODULE_7:b_9\
	\PWM_DROITE:PWMUDB:MODULE_7:b_8\
	\PWM_DROITE:PWMUDB:MODULE_7:b_7\
	\PWM_DROITE:PWMUDB:MODULE_7:b_6\
	\PWM_DROITE:PWMUDB:MODULE_7:b_5\
	\PWM_DROITE:PWMUDB:MODULE_7:b_4\
	\PWM_DROITE:PWMUDB:MODULE_7:b_3\
	\PWM_DROITE:PWMUDB:MODULE_7:b_2\
	\PWM_DROITE:PWMUDB:MODULE_7:b_1\
	\PWM_DROITE:PWMUDB:MODULE_7:b_0\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_166
	Net_162
	Net_170
	\PWM_DROITE:Net_113\
	\PWM_DROITE:Net_107\
	\PWM_DROITE:Net_114\
	\ADC_POTENTIOMETRE:Net_268\
	\ADC_POTENTIOMETRE:Net_270\

    Synthesized names
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 303 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TIMER:Net_260\ to Net_12
Aliasing zero to Net_12
Aliasing tmpOE__Tx_1_net_0 to \TIMER:Net_102\
Aliasing one to \TIMER:Net_102\
Aliasing tmpOE__Rx_1_net_0 to \TIMER:Net_102\
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_12
Aliasing \UART_1:BUART:HalfDuplexSend\ to Net_12
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_12
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_12
Aliasing \UART_1:BUART:FinalAddrMode_2\ to Net_12
Aliasing \UART_1:BUART:FinalAddrMode_1\ to Net_12
Aliasing \UART_1:BUART:FinalAddrMode_0\ to Net_12
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_12
Aliasing \UART_1:BUART:tx_status_6\ to Net_12
Aliasing \UART_1:BUART:tx_status_5\ to Net_12
Aliasing \UART_1:BUART:tx_status_4\ to Net_12
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to Net_12
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \TIMER:Net_102\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_12
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \TIMER:Net_102\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \TIMER:Net_102\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_12
Aliasing \UART_1:BUART:rx_status_1\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \TIMER:Net_102\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \TIMER:Net_102\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_12
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \TIMER:Net_102\
Aliasing tmpOE__ROW0_net_0 to \TIMER:Net_102\
Aliasing tmpOE__ROW3_net_0 to \TIMER:Net_102\
Aliasing tmpOE__ROW2_net_0 to \TIMER:Net_102\
Aliasing tmpOE__ROW1_net_0 to \TIMER:Net_102\
Aliasing tmpOE__COL1_net_0 to \TIMER:Net_102\
Aliasing tmpOE__COL3_net_0 to \TIMER:Net_102\
Aliasing tmpOE__COL2_net_0 to \TIMER:Net_102\
Aliasing \PWM_GAUCHE:PWMUDB:hwCapture\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:trig_out\ to \TIMER:Net_102\
Aliasing \PWM_GAUCHE:PWMUDB:runmode_enable\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:runmode_enable\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:ltch_kill_reg\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:ltch_kill_reg\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:min_kill_reg\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:min_kill_reg\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:final_kill\ to \TIMER:Net_102\
Aliasing \PWM_GAUCHE:PWMUDB:dith_count_1\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:dith_count_1\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:dith_count_0\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:dith_count_0\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:reset\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:status_6\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:status_4\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:cmp2\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:cmp1_status_reg\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:cmp1_status_reg\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:cmp2_status_reg\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:cmp2_status_reg\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:final_kill_reg\\R\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:final_kill_reg\\S\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:cs_addr_0\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:pwm1_i\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:pwm2_i\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \TIMER:Net_102\
Aliasing \PWM_DROITE:PWMUDB:hwCapture\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:trig_out\ to \TIMER:Net_102\
Aliasing \PWM_DROITE:PWMUDB:runmode_enable\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:runmode_enable\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:ltch_kill_reg\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:ltch_kill_reg\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:min_kill_reg\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:min_kill_reg\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:final_kill\ to \TIMER:Net_102\
Aliasing \PWM_DROITE:PWMUDB:dith_count_1\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:dith_count_1\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:dith_count_0\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:dith_count_0\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:reset\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:status_6\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:status_4\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:cmp2\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:cmp1_status_reg\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:cmp1_status_reg\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:cmp2_status_reg\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:cmp2_status_reg\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:final_kill_reg\\R\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:final_kill_reg\\S\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:cs_addr_0\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:pwm1_i\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:pwm2_i\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_23\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_22\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_21\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_20\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_19\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_18\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_17\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_16\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_15\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_14\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_13\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_12\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_11\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_10\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_9\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_8\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_7\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_6\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_5\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_4\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_3\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_2\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \TIMER:Net_102\
Aliasing \VDAC:Net_83\ to Net_12
Aliasing \VDAC:Net_81\ to Net_12
Aliasing \VDAC:Net_82\ to Net_12
Aliasing tmpOE__AUDIO_net_0 to \TIMER:Net_102\
Aliasing tmpOE__LED_1_net_0 to \TIMER:Net_102\
Aliasing tmpOE__LED_2_net_0 to \TIMER:Net_102\
Aliasing tmpOE__LED_3_net_0 to \TIMER:Net_102\
Aliasing tmpOE__LED_4_net_0 to \TIMER:Net_102\
Aliasing tmpOE__SWITCH_1_net_0 to \TIMER:Net_102\
Aliasing tmpOE__SWITCH_2_net_0 to \TIMER:Net_102\
Aliasing tmpOE__SWITCH_3_net_0 to \TIMER:Net_102\
Aliasing tmpOE__SWITCH_4_net_0 to \TIMER:Net_102\
Aliasing \ADC_POTENTIOMETRE:Net_482\ to Net_12
Aliasing \ADC_POTENTIOMETRE:Net_252\ to Net_12
Aliasing \ADC_POTENTIOMETRE:soc\ to \TIMER:Net_102\
Aliasing tmpOE__PIN_POTENTIOMETER_net_0 to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to \TIMER:Net_102\
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to \TIMER:Net_102\
Aliasing \UART_1:BUART:reset_reg\\D\ to Net_12
Aliasing \UART_1:BUART:rx_break_status\\D\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:min_kill_reg\\D\ to \TIMER:Net_102\
Aliasing \PWM_GAUCHE:PWMUDB:prevCapture\\D\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:trig_last\\D\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:ltch_kill_reg\\D\ to \TIMER:Net_102\
Aliasing \PWM_GAUCHE:PWMUDB:prevCompare1\\D\ to \PWM_GAUCHE:PWMUDB:pwm_temp\
Aliasing \PWM_GAUCHE:PWMUDB:tc_i_reg\\D\ to \PWM_GAUCHE:PWMUDB:status_2\
Aliasing \PWM_DROITE:PWMUDB:min_kill_reg\\D\ to \TIMER:Net_102\
Aliasing \PWM_DROITE:PWMUDB:prevCapture\\D\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:trig_last\\D\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:ltch_kill_reg\\D\ to \TIMER:Net_102\
Aliasing \PWM_DROITE:PWMUDB:prevCompare1\\D\ to \PWM_DROITE:PWMUDB:pwm_temp\
Aliasing \PWM_DROITE:PWMUDB:tc_i_reg\\D\ to \PWM_DROITE:PWMUDB:status_2\
Removing Lhs of wire \TIMER:Net_260\[4] = Net_12[2]
Removing Rhs of wire \TIMER:Net_266\[5] = \TIMER:Net_102\[12]
Removing Lhs of wire zero[6] = Net_12[2]
Removing Rhs of wire tmpOE__Tx_1_net_0[14] = \TIMER:Net_266\[5]
Removing Lhs of wire one[19] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__Rx_1_net_0[22] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:Net_61\[29] = \UART_1:Net_9\[28]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[33] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[34] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[35] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[36] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[37] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[38] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[39] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[40] = Net_12[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[51] = \UART_1:BUART:tx_bitclk_dp\[87]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[97] = \UART_1:BUART:tx_counter_dp\[88]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[98] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[99] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[100] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[102] = \UART_1:BUART:tx_fifo_empty\[65]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[104] = \UART_1:BUART:tx_fifo_notfull\[64]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[164] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[171] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[182]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[173] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[183]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[174] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[199]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[175] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[213]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[176] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[177] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[178] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[179]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[179] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[185] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[186] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[187] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[188] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[189] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[190] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[191] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[192] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[193] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[194] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[195] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[196] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[201] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[202] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[203] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[204] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[205] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[206] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[207] = \UART_1:BUART:pollcount_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[208] = \UART_1:BUART:pollcount_0\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[209] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[210] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[217] = Net_12[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[218] = \UART_1:BUART:rx_parity_error_status\[219]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[220] = \UART_1:BUART:rx_stop_bit_error\[221]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[231] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[280]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[235] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[302]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[236] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[237] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[238] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[239] = \UART_1:BUART:sRX:MODIN4_6\[240]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[240] = \UART_1:BUART:rx_count_6\[159]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[241] = \UART_1:BUART:sRX:MODIN4_5\[242]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[242] = \UART_1:BUART:rx_count_5\[160]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[243] = \UART_1:BUART:sRX:MODIN4_4\[244]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[244] = \UART_1:BUART:rx_count_4\[161]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[245] = \UART_1:BUART:sRX:MODIN4_3\[246]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[246] = \UART_1:BUART:rx_count_3\[162]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[247] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[248] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[249] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[250] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[251] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[252] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[253] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[254] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[255] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[256] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[257] = \UART_1:BUART:rx_count_6\[159]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[258] = \UART_1:BUART:rx_count_5\[160]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[259] = \UART_1:BUART:rx_count_4\[161]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[260] = \UART_1:BUART:rx_count_3\[162]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[261] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[262] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[263] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[264] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[265] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[266] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[267] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[282] = \UART_1:BUART:rx_postpoll\[118]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[283] = \UART_1:BUART:rx_parity_bit\[234]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[284] = \UART_1:BUART:rx_postpoll\[118]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[285] = \UART_1:BUART:rx_parity_bit\[234]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[286] = \UART_1:BUART:rx_postpoll\[118]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[287] = \UART_1:BUART:rx_parity_bit\[234]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[289] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[290] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[288]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[291] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[288]
Removing Lhs of wire tmpOE__ROW0_net_0[313] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__ROW3_net_0[319] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__ROW2_net_0[325] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__ROW1_net_0[331] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__COL1_net_0[337] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__COL3_net_0[343] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__COL2_net_0[349] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:ctrl_enable\[368] = \PWM_GAUCHE:PWMUDB:control_7\[360]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:hwCapture\[378] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:hwEnable\[379] = \PWM_GAUCHE:PWMUDB:control_7\[360]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:trig_out\[383] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:runmode_enable\\R\[385] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:runmode_enable\\S\[386] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:final_enable\[387] = \PWM_GAUCHE:PWMUDB:runmode_enable\[384]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:ltch_kill_reg\\R\[391] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:ltch_kill_reg\\S\[392] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:min_kill_reg\\R\[393] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:min_kill_reg\\S\[394] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:final_kill\[397] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_1\[401] = \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_1\[689]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:add_vi_vv_MODGEN_6_0\[403] = \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_0\[690]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:dith_count_1\\R\[404] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:dith_count_1\\S\[405] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:dith_count_0\\R\[406] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:dith_count_0\\S\[407] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:reset\[410] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:status_6\[411] = Net_12[2]
Removing Rhs of wire \PWM_GAUCHE:PWMUDB:status_5\[412] = \PWM_GAUCHE:PWMUDB:final_kill_reg\[426]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:status_4\[413] = Net_12[2]
Removing Rhs of wire \PWM_GAUCHE:PWMUDB:status_3\[414] = \PWM_GAUCHE:PWMUDB:fifo_full\[433]
Removing Rhs of wire \PWM_GAUCHE:PWMUDB:status_1\[416] = \PWM_GAUCHE:PWMUDB:cmp2_status_reg\[425]
Removing Rhs of wire \PWM_GAUCHE:PWMUDB:status_0\[417] = \PWM_GAUCHE:PWMUDB:cmp1_status_reg\[424]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp2_status\[422] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp2\[423] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp1_status_reg\\R\[427] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp1_status_reg\\S\[428] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp2_status_reg\\R\[429] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp2_status_reg\\S\[430] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:final_kill_reg\\R\[431] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:final_kill_reg\\S\[432] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cs_addr_2\[434] = \PWM_GAUCHE:PWMUDB:tc_i\[389]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cs_addr_1\[435] = \PWM_GAUCHE:PWMUDB:runmode_enable\[384]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cs_addr_0\[436] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:compare1\[517] = \PWM_GAUCHE:PWMUDB:cmp1_less\[488]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:pwm1_i\[522] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:pwm2_i\[524] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:pwm_temp\[530] = \PWM_GAUCHE:PWMUDB:cmp1\[420]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_23\[571] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_22\[572] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_21\[573] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_20\[574] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_19\[575] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_18\[576] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_17\[577] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_16\[578] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_15\[579] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_14\[580] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_13\[581] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_12\[582] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_11\[583] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_10\[584] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_9\[585] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_8\[586] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_7\[587] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_6\[588] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_5\[589] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_4\[590] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_3\[591] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_2\[592] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_1\[593] = \PWM_GAUCHE:PWMUDB:MODIN5_1\[594]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODIN5_1\[594] = \PWM_GAUCHE:PWMUDB:dith_count_1\[400]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:a_0\[595] = \PWM_GAUCHE:PWMUDB:MODIN5_0\[596]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODIN5_0\[596] = \PWM_GAUCHE:PWMUDB:dith_count_0\[402]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[728] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[729] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_DROITE:PWMUDB:ctrl_enable\[750] = \PWM_DROITE:PWMUDB:control_7\[742]
Removing Lhs of wire \PWM_DROITE:PWMUDB:hwCapture\[760] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:hwEnable\[761] = \PWM_DROITE:PWMUDB:control_7\[742]
Removing Lhs of wire \PWM_DROITE:PWMUDB:trig_out\[765] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_DROITE:PWMUDB:runmode_enable\\R\[767] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:runmode_enable\\S\[768] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:final_enable\[769] = \PWM_DROITE:PWMUDB:runmode_enable\[766]
Removing Lhs of wire \PWM_DROITE:PWMUDB:ltch_kill_reg\\R\[773] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:ltch_kill_reg\\S\[774] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:min_kill_reg\\R\[775] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:min_kill_reg\\S\[776] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:final_kill\[779] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_1\[783] = \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_1\[1071]
Removing Lhs of wire \PWM_DROITE:PWMUDB:add_vi_vv_MODGEN_7_0\[785] = \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_0\[1072]
Removing Lhs of wire \PWM_DROITE:PWMUDB:dith_count_1\\R\[786] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:dith_count_1\\S\[787] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:dith_count_0\\R\[788] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:dith_count_0\\S\[789] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:reset\[792] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:status_6\[793] = Net_12[2]
Removing Rhs of wire \PWM_DROITE:PWMUDB:status_5\[794] = \PWM_DROITE:PWMUDB:final_kill_reg\[808]
Removing Lhs of wire \PWM_DROITE:PWMUDB:status_4\[795] = Net_12[2]
Removing Rhs of wire \PWM_DROITE:PWMUDB:status_3\[796] = \PWM_DROITE:PWMUDB:fifo_full\[815]
Removing Rhs of wire \PWM_DROITE:PWMUDB:status_1\[798] = \PWM_DROITE:PWMUDB:cmp2_status_reg\[807]
Removing Rhs of wire \PWM_DROITE:PWMUDB:status_0\[799] = \PWM_DROITE:PWMUDB:cmp1_status_reg\[806]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp2_status\[804] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp2\[805] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp1_status_reg\\R\[809] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp1_status_reg\\S\[810] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp2_status_reg\\R\[811] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp2_status_reg\\S\[812] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:final_kill_reg\\R\[813] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:final_kill_reg\\S\[814] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cs_addr_2\[816] = \PWM_DROITE:PWMUDB:tc_i\[771]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cs_addr_1\[817] = \PWM_DROITE:PWMUDB:runmode_enable\[766]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cs_addr_0\[818] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:compare1\[899] = \PWM_DROITE:PWMUDB:cmp1_less\[870]
Removing Lhs of wire \PWM_DROITE:PWMUDB:pwm1_i\[904] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:pwm2_i\[906] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:pwm_temp\[912] = \PWM_DROITE:PWMUDB:cmp1\[802]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_23\[953] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_22\[954] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_21\[955] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_20\[956] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_19\[957] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_18\[958] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_17\[959] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_16\[960] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_15\[961] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_14\[962] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_13\[963] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_12\[964] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_11\[965] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_10\[966] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_9\[967] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_8\[968] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_7\[969] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_6\[970] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_5\[971] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_4\[972] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_3\[973] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_2\[974] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_1\[975] = \PWM_DROITE:PWMUDB:MODIN6_1\[976]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODIN6_1\[976] = \PWM_DROITE:PWMUDB:dith_count_1\[782]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:a_0\[977] = \PWM_DROITE:PWMUDB:MODIN6_0\[978]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODIN6_0\[978] = \PWM_DROITE:PWMUDB:dith_count_0\[784]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1110] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1111] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \VDAC:Net_83\[1121] = Net_12[2]
Removing Lhs of wire \VDAC:Net_81\[1122] = Net_12[2]
Removing Lhs of wire \VDAC:Net_82\[1123] = Net_12[2]
Removing Lhs of wire tmpOE__AUDIO_net_0[1128] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__LED_1_net_0[1134] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__LED_2_net_0[1140] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__LED_3_net_0[1146] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__LED_4_net_0[1152] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__SWITCH_1_net_0[1158] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__SWITCH_2_net_0[1164] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__SWITCH_3_net_0[1170] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__SWITCH_4_net_0[1176] = tmpOE__Tx_1_net_0[14]
Removing Rhs of wire \ADC_POTENTIOMETRE:Net_488\[1193] = \ADC_POTENTIOMETRE:Net_250\[1230]
Removing Lhs of wire \ADC_POTENTIOMETRE:Net_481\[1196] = Net_12[2]
Removing Lhs of wire \ADC_POTENTIOMETRE:Net_482\[1197] = Net_12[2]
Removing Lhs of wire \ADC_POTENTIOMETRE:Net_252\[1232] = Net_12[2]
Removing Lhs of wire \ADC_POTENTIOMETRE:soc\[1234] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire tmpOE__PIN_POTENTIOMETER_net_0[1238] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[1244] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[1245] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[1246] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[1247] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[1248] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[1249] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[1250] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1267] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1282] = \UART_1:BUART:rx_bitclk_pre\[153]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1291] = \UART_1:BUART:rx_parity_error_pre\[229]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1292] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:min_kill_reg\\D\[1296] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:prevCapture\\D\[1297] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:trig_last\\D\[1298] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:ltch_kill_reg\\D\[1301] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:prevCompare1\\D\[1304] = \PWM_GAUCHE:PWMUDB:cmp1\[420]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp1_status_reg\\D\[1305] = \PWM_GAUCHE:PWMUDB:cmp1_status\[421]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:cmp2_status_reg\\D\[1306] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:pwm_i_reg\\D\[1308] = \PWM_GAUCHE:PWMUDB:pwm_i\[520]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:pwm1_i_reg\\D\[1309] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:pwm2_i_reg\\D\[1310] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:tc_i_reg\\D\[1311] = \PWM_GAUCHE:PWMUDB:status_2\[415]
Removing Lhs of wire \PWM_DROITE:PWMUDB:min_kill_reg\\D\[1312] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_DROITE:PWMUDB:prevCapture\\D\[1313] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:trig_last\\D\[1314] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:ltch_kill_reg\\D\[1317] = tmpOE__Tx_1_net_0[14]
Removing Lhs of wire \PWM_DROITE:PWMUDB:prevCompare1\\D\[1320] = \PWM_DROITE:PWMUDB:cmp1\[802]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp1_status_reg\\D\[1321] = \PWM_DROITE:PWMUDB:cmp1_status\[803]
Removing Lhs of wire \PWM_DROITE:PWMUDB:cmp2_status_reg\\D\[1322] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:pwm_i_reg\\D\[1324] = \PWM_DROITE:PWMUDB:pwm_i\[902]
Removing Lhs of wire \PWM_DROITE:PWMUDB:pwm1_i_reg\\D\[1325] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:pwm2_i_reg\\D\[1326] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:tc_i_reg\\D\[1327] = \PWM_DROITE:PWMUDB:status_2\[797]

------------------------------------------------------
Aliased 0 equations, 293 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_12' (cost = 0):
Net_12 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Tx_1_net_0' (cost = 0):
tmpOE__Tx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:cmp1\' (cost = 0):
\PWM_GAUCHE:PWMUDB:cmp1\ <= (\PWM_GAUCHE:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_GAUCHE:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_GAUCHE:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_GAUCHE:PWMUDB:dith_count_1\ and \PWM_GAUCHE:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:cmp1\' (cost = 0):
\PWM_DROITE:PWMUDB:cmp1\ <= (\PWM_DROITE:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_DROITE:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_DROITE:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_DROITE:PWMUDB:dith_count_1\ and \PWM_DROITE:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_GAUCHE:PWMUDB:dith_count_0\ and \PWM_GAUCHE:PWMUDB:dith_count_1\)
	OR (not \PWM_GAUCHE:PWMUDB:dith_count_1\ and \PWM_GAUCHE:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_DROITE:PWMUDB:dith_count_0\ and \PWM_DROITE:PWMUDB:dith_count_1\)
	OR (not \PWM_DROITE:PWMUDB:dith_count_1\ and \PWM_DROITE:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_176 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_176 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_176 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_176 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_176 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 81 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to Net_12
Aliasing \UART_1:BUART:rx_status_6\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:final_capture\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:final_capture\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_12
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_12
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_12
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_12
Aliasing \PWM_GAUCHE:PWMUDB:final_kill_reg\\D\ to Net_12
Aliasing \PWM_DROITE:PWMUDB:final_kill_reg\\D\ to Net_12
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[117] = \UART_1:BUART:rx_bitclk\[165]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[215] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[224] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:final_capture\[438] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[699] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[709] = Net_12[2]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[719] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:final_capture\[820] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1081] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1091] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1101] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1274] = \UART_1:BUART:tx_ctrl_mark_last\[108]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1286] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1287] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1289] = Net_12[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1290] = \UART_1:BUART:rx_markspace_pre\[228]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1295] = \UART_1:BUART:rx_parity_bit\[234]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:runmode_enable\\D\[1299] = \PWM_GAUCHE:PWMUDB:control_7\[360]
Removing Lhs of wire \PWM_GAUCHE:PWMUDB:final_kill_reg\\D\[1307] = Net_12[2]
Removing Lhs of wire \PWM_DROITE:PWMUDB:runmode_enable\\D\[1315] = \PWM_DROITE:PWMUDB:control_7\[742]
Removing Lhs of wire \PWM_DROITE:PWMUDB:final_kill_reg\\D\[1323] = Net_12[2]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_176 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_176 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj" -dcpsoc3 "Projet DIGIELEC.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.895ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 02 April 2025 11:03:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dorig\Documents\PSoC Creator\Workspace01\Projet DIGIELEC.cydsn\Projet DIGIELEC.cyprj -d CY8C5888LTI-LP097 Projet DIGIELEC.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_12
    Removed wire end \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_12
    Removed wire end \PWM_GAUCHE:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_12
    Removed wire end \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_12
    Removed wire end \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_12
    Removed wire end \PWM_DROITE:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_12
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GAUCHE:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GAUCHE:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GAUCHE:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GAUCHE:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GAUCHE:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GAUCHE:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DROITE:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DROITE:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DROITE:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DROITE:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DROITE:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DROITE:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock_1'. Fanout=1, Signal=Net_130
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_2'. Fanout=1, Signal=Net_185
    Digital Clock 2: Automatic-assigning  clock 'ADC_POTENTIOMETRE_Ext_CP_Clk'. Fanout=1, Signal=\ADC_POTENTIOMETRE:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_POTENTIOMETRE_theACLK'. Fanout=1, Signal=\ADC_POTENTIOMETRE:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_GAUCHE:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_DROITE:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_9 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_176 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW0(0)__PA ,
            pad => ROW0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW3(0)__PA ,
            pad => ROW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW2(0)__PA ,
            pad => ROW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW1(0)__PA ,
            pad => ROW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL1(0)__PA ,
            pad => COL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL3(0)__PA ,
            pad => COL3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL2(0)__PA ,
            pad => COL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AUDIO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AUDIO(0)__PA ,
            analog_term => Net_28 ,
            pad => AUDIO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWITCH_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SWITCH_1(0)__PA ,
            pad => SWITCH_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWITCH_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SWITCH_2(0)__PA ,
            pad => SWITCH_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWITCH_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SWITCH_3(0)__PA ,
            pad => SWITCH_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SWITCH_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SWITCH_4(0)__PA ,
            pad => SWITCH_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PIN_POTENTIOMETER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIN_POTENTIOMETER(0)__PA ,
            analog_term => Net_276 ,
            pad => PIN_POTENTIOMETER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
            pad => \LCD_Char_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
            pad => \LCD_Char_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
            pad => \LCD_Char_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
            pad => \LCD_Char_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
            pad => \LCD_Char_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
            pad => \LCD_Char_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
            pad => \LCD_Char_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_176 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_GAUCHE:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GAUCHE:PWMUDB:runmode_enable\ * \PWM_GAUCHE:PWMUDB:tc_i\
        );
        Output = \PWM_GAUCHE:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_DROITE:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DROITE:PWMUDB:runmode_enable\ * \PWM_DROITE:PWMUDB:tc_i\
        );
        Output = \PWM_DROITE:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_176 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_176 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_176 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_176
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_GAUCHE:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GAUCHE:PWMUDB:control_7\
        );
        Output = \PWM_GAUCHE:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_GAUCHE:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GAUCHE:PWMUDB:cmp1_less\
        );
        Output = \PWM_GAUCHE:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_GAUCHE:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GAUCHE:PWMUDB:prevCompare1\ * 
              \PWM_GAUCHE:PWMUDB:cmp1_less\
        );
        Output = \PWM_GAUCHE:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_DROITE:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DROITE:PWMUDB:control_7\
        );
        Output = \PWM_DROITE:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_DROITE:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DROITE:PWMUDB:cmp1_less\
        );
        Output = \PWM_DROITE:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_DROITE:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DROITE:PWMUDB:prevCompare1\ * 
              \PWM_DROITE:PWMUDB:cmp1_less\
        );
        Output = \PWM_DROITE:PWMUDB:status_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_GAUCHE:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_185 ,
            cs_addr_2 => \PWM_GAUCHE:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_GAUCHE:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_GAUCHE:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_GAUCHE:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_GAUCHE:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_185 ,
            cs_addr_2 => \PWM_GAUCHE:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_GAUCHE:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_GAUCHE:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_GAUCHE:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_GAUCHE:PWMUDB:status_3\ ,
            chain_in => \PWM_GAUCHE:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_GAUCHE:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_DROITE:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_130 ,
            cs_addr_2 => \PWM_DROITE:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DROITE:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_DROITE:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_DROITE:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_DROITE:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_130 ,
            cs_addr_2 => \PWM_DROITE:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DROITE:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_DROITE:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_DROITE:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_DROITE:PWMUDB:status_3\ ,
            chain_in => \PWM_DROITE:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_DROITE:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_GAUCHE:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_185 ,
            status_3 => \PWM_GAUCHE:PWMUDB:status_3\ ,
            status_2 => \PWM_GAUCHE:PWMUDB:status_2\ ,
            status_0 => \PWM_GAUCHE:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_DROITE:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_130 ,
            status_3 => \PWM_DROITE:PWMUDB:status_3\ ,
            status_2 => \PWM_DROITE:PWMUDB:status_2\ ,
            status_0 => \PWM_DROITE:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_GAUCHE:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_185 ,
            control_7 => \PWM_GAUCHE:PWMUDB:control_7\ ,
            control_6 => \PWM_GAUCHE:PWMUDB:control_6\ ,
            control_5 => \PWM_GAUCHE:PWMUDB:control_5\ ,
            control_4 => \PWM_GAUCHE:PWMUDB:control_4\ ,
            control_3 => \PWM_GAUCHE:PWMUDB:control_3\ ,
            control_2 => \PWM_GAUCHE:PWMUDB:control_2\ ,
            control_1 => \PWM_GAUCHE:PWMUDB:control_1\ ,
            control_0 => \PWM_GAUCHE:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_DROITE:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_130 ,
            control_7 => \PWM_DROITE:PWMUDB:control_7\ ,
            control_6 => \PWM_DROITE:PWMUDB:control_6\ ,
            control_5 => \PWM_DROITE:PWMUDB:control_5\ ,
            control_4 => \PWM_DROITE:PWMUDB:control_4\ ,
            control_3 => \PWM_DROITE:PWMUDB:control_3\ ,
            control_2 => \PWM_DROITE:PWMUDB:control_2\ ,
            control_1 => \PWM_DROITE:PWMUDB:control_1\ ,
            control_0 => \PWM_DROITE:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_POTENTIOMETRE:IRQ\
        PORT MAP (
            interrupt => Net_268 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   33 :  159 :  192 : 17.19 %
  Unique P-terms              :   52 :  332 :  384 : 13.54 %
  Total P-terms               :   61 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.185ms
Tech Mapping phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_POTENTIOMETRE:Net_35\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_270" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : AUDIO(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : COL1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : COL2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : COL3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PIN_POTENTIOMETER(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ROW0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ROW1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ROW2(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ROW3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Rx_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SWITCH_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SWITCH_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SWITCH_3(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SWITCH_4(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_POTENTIOMETRE:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_POTENTIOMETRE:vRef_2\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(15)][IoId=(5)] : AUDIO(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : COL1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : COL2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : COL3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PIN_POTENTIOMETER(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ROW0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ROW1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ROW2(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : ROW3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Rx_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SWITCH_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SWITCH_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SWITCH_3(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SWITCH_4(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char_1:LCDPort(6)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_POTENTIOMETRE:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_POTENTIOMETRE:vRef_2\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_POTENTIOMETRE:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_POTENTIOMETRE:Net_244\ {
    common_vssa
  }
  Net: \ADC_POTENTIOMETRE:Net_35\ {
  }
  Net: Net_28 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: Net_276 {
    dsm_0_vplus
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_7
    p0_7
  }
  Net: \ADC_POTENTIOMETRE:Net_249\ {
  }
  Net: \ADC_POTENTIOMETRE:Net_257\ {
  }
  Net: Net_270 {
  }
  Net: \ADC_POTENTIOMETRE:Net_34\ {
  }
  Net: \VDAC:Net_77\ {
  }
  Net: AmuxNet::\ADC_POTENTIOMETRE:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  vidac_0_vout                                     -> Net_28
  agl1_x_vidac_0_vout                              -> Net_28
  agl1                                             -> Net_28
  agl1_x_p15_5                                     -> Net_28
  p15_5                                            -> Net_28
  dsm_0_vplus                                      -> Net_276
  agl7_x_dsm_0_vplus                               -> Net_276
  agl7                                             -> Net_276
  agl7_x_p0_7                                      -> Net_276
  p0_7                                             -> Net_276
  dsm_0_vminus                                     -> \ADC_POTENTIOMETRE:Net_20\
  common_vssa                                      -> \ADC_POTENTIOMETRE:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_POTENTIOMETRE:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_POTENTIOMETRE:AMux\
}
Mux Info {
  Mux: \ADC_POTENTIOMETRE:AMux\ {
     Mouth: \ADC_POTENTIOMETRE:Net_20\
     Guts:  AmuxNet::\ADC_POTENTIOMETRE:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_POTENTIOMETRE:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_POTENTIOMETRE:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.381ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.53
                   Pterms :            3.47
               Macrocells :            1.94
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       6.40 :       3.30
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_176 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_176 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_176 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_176 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_176 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_176
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_DROITE:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DROITE:PWMUDB:control_7\
        );
        Output = \PWM_DROITE:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_DROITE:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_130 ,
        cs_addr_2 => \PWM_DROITE:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DROITE:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_DROITE:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_DROITE:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_DROITE:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_130 ,
        control_7 => \PWM_DROITE:PWMUDB:control_7\ ,
        control_6 => \PWM_DROITE:PWMUDB:control_6\ ,
        control_5 => \PWM_DROITE:PWMUDB:control_5\ ,
        control_4 => \PWM_DROITE:PWMUDB:control_4\ ,
        control_3 => \PWM_DROITE:PWMUDB:control_3\ ,
        control_2 => \PWM_DROITE:PWMUDB:control_2\ ,
        control_1 => \PWM_DROITE:PWMUDB:control_1\ ,
        control_0 => \PWM_DROITE:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_GAUCHE:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GAUCHE:PWMUDB:cmp1_less\
        );
        Output = \PWM_GAUCHE:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GAUCHE:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GAUCHE:PWMUDB:prevCompare1\ * 
              \PWM_GAUCHE:PWMUDB:cmp1_less\
        );
        Output = \PWM_GAUCHE:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_GAUCHE:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GAUCHE:PWMUDB:runmode_enable\ * \PWM_GAUCHE:PWMUDB:tc_i\
        );
        Output = \PWM_GAUCHE:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_GAUCHE:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_185) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GAUCHE:PWMUDB:control_7\
        );
        Output = \PWM_GAUCHE:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_GAUCHE:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_185 ,
        cs_addr_2 => \PWM_GAUCHE:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_GAUCHE:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_GAUCHE:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_GAUCHE:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_GAUCHE:PWMUDB:status_3\ ,
        chain_in => \PWM_GAUCHE:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_GAUCHE:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_GAUCHE:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_185 ,
        status_3 => \PWM_GAUCHE:PWMUDB:status_3\ ,
        status_2 => \PWM_GAUCHE:PWMUDB:status_2\ ,
        status_0 => \PWM_GAUCHE:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_GAUCHE:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_185 ,
        control_7 => \PWM_GAUCHE:PWMUDB:control_7\ ,
        control_6 => \PWM_GAUCHE:PWMUDB:control_6\ ,
        control_5 => \PWM_GAUCHE:PWMUDB:control_5\ ,
        control_4 => \PWM_GAUCHE:PWMUDB:control_4\ ,
        control_3 => \PWM_GAUCHE:PWMUDB:control_3\ ,
        control_2 => \PWM_GAUCHE:PWMUDB:control_2\ ,
        control_1 => \PWM_GAUCHE:PWMUDB:control_1\ ,
        control_0 => \PWM_GAUCHE:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_DROITE:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DROITE:PWMUDB:cmp1_less\
        );
        Output = \PWM_DROITE:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_DROITE:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_130) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DROITE:PWMUDB:prevCompare1\ * 
              \PWM_DROITE:PWMUDB:cmp1_less\
        );
        Output = \PWM_DROITE:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_DROITE:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DROITE:PWMUDB:runmode_enable\ * \PWM_DROITE:PWMUDB:tc_i\
        );
        Output = \PWM_DROITE:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_DROITE:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_130 ,
        cs_addr_2 => \PWM_DROITE:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DROITE:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_DROITE:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_DROITE:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_DROITE:PWMUDB:status_3\ ,
        chain_in => \PWM_DROITE:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_DROITE:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_DROITE:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_130 ,
        status_3 => \PWM_DROITE:PWMUDB:status_3\ ,
        status_2 => \PWM_DROITE:PWMUDB:status_2\ ,
        status_0 => \PWM_DROITE:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_GAUCHE:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_185 ,
        cs_addr_2 => \PWM_GAUCHE:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_GAUCHE:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_GAUCHE:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_GAUCHE:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_POTENTIOMETRE:IRQ\
        PORT MAP (
            interrupt => Net_268 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PIN_POTENTIOMETER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIN_POTENTIOMETER(0)__PA ,
        analog_term => Net_276 ,
        pad => PIN_POTENTIOMETER(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_176 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(0)\__PA ,
        pad => \LCD_Char_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(1)\__PA ,
        pad => \LCD_Char_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(2)\__PA ,
        pad => \LCD_Char_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(3)\__PA ,
        pad => \LCD_Char_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(4)\__PA ,
        pad => \LCD_Char_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(5)\__PA ,
        pad => \LCD_Char_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char_1:LCDPort(6)\__PA ,
        pad => \LCD_Char_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_9 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = COL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL1(0)__PA ,
        pad => COL1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = COL2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL2(0)__PA ,
        pad => COL2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = COL3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL3(0)__PA ,
        pad => COL3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ROW0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW0(0)__PA ,
        pad => ROW0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ROW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW1(0)__PA ,
        pad => ROW1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ROW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW2(0)__PA ,
        pad => ROW2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = SWITCH_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SWITCH_4(0)__PA ,
        pad => SWITCH_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SWITCH_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SWITCH_3(0)__PA ,
        pad => SWITCH_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SWITCH_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SWITCH_2(0)__PA ,
        pad => SWITCH_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SWITCH_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SWITCH_1(0)__PA ,
        pad => SWITCH_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = ROW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW3(0)__PA ,
        pad => ROW3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AUDIO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AUDIO(0)__PA ,
        analog_term => Net_28 ,
        pad => AUDIO(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_130 ,
            dclk_0 => Net_130_local ,
            dclk_glb_1 => Net_185 ,
            dclk_1 => Net_185_local ,
            dclk_glb_2 => \ADC_POTENTIOMETRE:Net_93\ ,
            dclk_2 => \ADC_POTENTIOMETRE:Net_93_local\ ,
            aclk_glb_0 => \ADC_POTENTIOMETRE:Net_488\ ,
            aclk_0 => \ADC_POTENTIOMETRE:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_POTENTIOMETRE:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_POTENTIOMETRE:Net_488_adig_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_POTENTIOMETRE:DSM\
        PORT MAP (
            aclock => \ADC_POTENTIOMETRE:Net_488\ ,
            vplus => Net_276 ,
            vminus => \ADC_POTENTIOMETRE:Net_20\ ,
            reset_dec => \ADC_POTENTIOMETRE:mod_reset\ ,
            extclk_cp_udb => \ADC_POTENTIOMETRE:Net_93_local\ ,
            ext_pin_1 => \ADC_POTENTIOMETRE:Net_249\ ,
            ext_pin_2 => \ADC_POTENTIOMETRE:Net_257\ ,
            ext_vssa => Net_270 ,
            qtz_ref => \ADC_POTENTIOMETRE:Net_34\ ,
            dec_clock => \ADC_POTENTIOMETRE:aclock\ ,
            mod_dat_3 => \ADC_POTENTIOMETRE:mod_dat_3\ ,
            mod_dat_2 => \ADC_POTENTIOMETRE:mod_dat_2\ ,
            mod_dat_1 => \ADC_POTENTIOMETRE:mod_dat_1\ ,
            mod_dat_0 => \ADC_POTENTIOMETRE:mod_dat_0\ ,
            dout_udb_7 => \ADC_POTENTIOMETRE:Net_245_7\ ,
            dout_udb_6 => \ADC_POTENTIOMETRE:Net_245_6\ ,
            dout_udb_5 => \ADC_POTENTIOMETRE:Net_245_5\ ,
            dout_udb_4 => \ADC_POTENTIOMETRE:Net_245_4\ ,
            dout_udb_3 => \ADC_POTENTIOMETRE:Net_245_3\ ,
            dout_udb_2 => \ADC_POTENTIOMETRE:Net_245_2\ ,
            dout_udb_1 => \ADC_POTENTIOMETRE:Net_245_1\ ,
            dout_udb_0 => \ADC_POTENTIOMETRE:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_POTENTIOMETRE:DEC\
        PORT MAP (
            aclock => \ADC_POTENTIOMETRE:aclock\ ,
            mod_dat_3 => \ADC_POTENTIOMETRE:mod_dat_3\ ,
            mod_dat_2 => \ADC_POTENTIOMETRE:mod_dat_2\ ,
            mod_dat_1 => \ADC_POTENTIOMETRE:mod_dat_1\ ,
            mod_dat_0 => \ADC_POTENTIOMETRE:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_POTENTIOMETRE:mod_reset\ ,
            interrupt => Net_268 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \TIMER:Net_51\ ,
            cmp => \TIMER:Net_261\ ,
            irq => \TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC:viDAC8\
        PORT MAP (
            vout => Net_28 ,
            iout => \VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_POTENTIOMETRE:vRef_2\
        PORT MAP (
            vout => \ADC_POTENTIOMETRE:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_POTENTIOMETRE:AMux\
        PORT MAP (
            muxin_1 => \ADC_POTENTIOMETRE:Net_35\ ,
            muxin_0 => \ADC_POTENTIOMETRE:Net_244\ ,
            vout => \ADC_POTENTIOMETRE:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |                LED_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                LED_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                LED_3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                LED_4(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |    PIN_POTENTIOMETER(0) | Analog(Net_276)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_176)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char_1:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_9)
-----+-----+-------+-----------+------------------+-------------------------+----------------
   3 |   1 |     * |      NONE |    OPEN_DRAIN_LO |                 COL1(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |                 COL2(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |                 COL3(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |                 ROW0(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |                 ROW1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |                 ROW2(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |             SWITCH_4(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |             SWITCH_3(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |             SWITCH_2(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |             SWITCH_1(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |                 ROW3(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |                AUDIO(0) | Analog(Net_28)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.078ms
Digital Placement phase: Elapsed time ==> 1s.930ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Projet DIGIELEC_r.vh2" --pcf-path "Projet DIGIELEC.pco" --des-name "Projet DIGIELEC" --dsf-path "Projet DIGIELEC.dsf" --sdc-path "Projet DIGIELEC.sdc" --lib-path "Projet DIGIELEC_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.916ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Projet DIGIELEC_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.526ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.311ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.195ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.196ms
API generation phase: Elapsed time ==> 3s.117ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
