Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 22 14:28:36 2025
| Host         : RyuBAI-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   378 |
|    Minimum number of control sets                        |   291 |
|    Addition due to synthesis replication                 |    87 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1094 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   378 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    71 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    68 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     6 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2596 |          845 |
| No           | No                    | Yes                    |              53 |           20 |
| No           | Yes                   | No                     |            1456 |          594 |
| Yes          | No                    | No                     |            2343 |          709 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1962 |          632 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                     Clock Signal                                     |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                  Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                             |                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/pktend_i_1_n_0                                                                                                                                                                                                                                            | gpif2_to_fifo32_i/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/wr_rst_asreg_d1                                                                                                                                                                                                       | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/inverted_reset                                                                                                                                              |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              2 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                             |                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                1 |              3 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                       | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              4 |         1.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              4 |         1.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_ref_BUFG                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/p_19_out_0                                                                                                                                                                                             |                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                             |                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_0                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              4 |         1.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_2_n_0                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sel                                                                                                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                         |                2 |              4 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |              5 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              5 |         2.50 |
|  clk_ref_BUFG                                                                        |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/garb/ch_req_rgslice/FSM_onehot_gfwd_rev.state[3]_i_1_n_0                                                                                                                                                          | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/Q[0]                                                                                                                                                        |                3 |              5 |         1.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                  | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                              | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.m_valid_i_reg_0                                                                                                                                      | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/Q[1]                                                                                                                                                        |                3 |              5 |         1.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                     | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              5 |         1.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_0                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_51_out                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                            | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_7                                                                            |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_51_out                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.m_valid_i_reg_4[0]                                                                                                                                   | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/packet_cnt[5]_i_1_n_0                                                                                                                        |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axis_switch_0/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_19_axis_switch_arbiter/areset_r                                                                                                   |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | vfifo_i/vfifo_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |              6 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_4[0]  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                5 |              6 |         1.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                1 |              6 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt[5]_i_1_n_0                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              6 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |         2.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              7 |         3.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/gno_bkp_on_tready.s2mm_input_rslice/gfwd_mode.m_valid_i_reg_0[0]                                                                                                                                            | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/gno_bkp_on_tready.s2mm_input_rslice/SR[0]                                                                                                         |                2 |              7 |         3.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dm_rd_en                                                                                                                    |                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                  |                3 |              7 |         2.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                    |                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                  |                2 |              7 |         3.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                  | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                5 |              8 |         1.60 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/vld_dly_inst/E[0]                                                                                                                                                                                       | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/vld_dly_inst/p_19_out_5                                                                                                                                                                                 | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                   |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mm2s_inst/mm2s_out_reg_slice_inst/gfwd_mode.m_valid_i_reg_1                                                                                                                                                       |                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0    |                5 |              8 |         1.60 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                  | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              8 |         2.67 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/transfer_size_0                                                                                                                                                                                                                                           | gpif2_to_fifo32_i/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                  | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                  | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                4 |              8 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                    | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                   | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                   |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/p_19_out                                                                                                                                                                                    | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                   |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0            |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.m_valid_i_reg_0                                                                                                                                      | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/burst_count[7]_i_1_n_0                                                                                                                       |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                      | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                   |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |              8 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              8 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              9 |         2.25 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                3 |              9 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                        | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              9 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                2 |              9 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                5 |              9 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/s2mm_awgen_rslice1/gfwd_mode.storage_data1[9]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              9 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/s2mm_awgen_rslice1/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                7 |              9 |         1.29 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axis_switch_1/inst/areset_r                                                                                                                                                                       |                4 |              9 |         2.25 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              9 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                               | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                4 |              9 |         2.25 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |              9 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                     | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_196_in                                                                                                         | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                3 |              9 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                             | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                5 |              9 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |             10 |         5.00 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                            |                3 |             10 |         3.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |             10 |         3.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                          |                6 |             10 |         1.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                          | vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                            |                3 |             10 |         3.33 |
|  clk_100_BUFG                                                                        | vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                          | vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                            |                3 |             10 |         3.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                            |                3 |             10 |         3.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |             10 |         3.33 |
|  clk_ref_BUFG                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                   |                4 |             11 |         2.75 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                   |                3 |             11 |         3.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             11 |         2.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_1 |                5 |             11 |         2.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                        |                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                5 |             12 |         2.40 |
|  clk_ref_BUFG                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |             12 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                     | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                       |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             12 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/p_19_out_0                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                       |                3 |             12 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             13 |         3.25 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s2mm_reg_slice_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s2mm_reg_slice_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             13 |         3.25 |
|  clk_ref_BUFG                                                                        |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |         4.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                       |                5 |             13 |         2.60 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/valid_pkt_r_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                   |                6 |             14 |         2.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8                                                                            |                3 |             15 |         5.00 |
|  clk_100_BUFG                                                                        | vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 | vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                  |                4 |             15 |         3.75 |
|  clk_ref_BUFG                                                                        |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |         3.75 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                 | vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                  |                5 |             15 |         3.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg                                                                                                            | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             15 |         3.75 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/we_int                                                                                                                                                     |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/wr_rst_comb                                                                                                                                                 |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |             16 |         8.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             16 |         4.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             16 |         3.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             16 |         1.78 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                6 |             16 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             16 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/we_int                                                                                                                                                     |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                3 |             16 |         5.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                      |                7 |             16 |         2.29 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/vld_dly_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/argen_inst/ar_txn_inst/empty_set_clr/gch_flag_gen[1].set_clr_ff_inst/we_arcnt                                                                                                                                     |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/garb/ch_req_rgslice/gpfs.prog_full_i_reg                                                                                                                                                                          |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                |                6 |             16 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                 |                5 |             16 |         3.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/s2mm_reg_slice_inst/we_int                                                                                                                                                     |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/s2mm_reg_slice_inst/we_int                                                                                                                                                     |                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                6 |             17 |         2.83 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/s2mm_awgen_rslice1/gfwd_mode.areset_d1_reg_0                                                                                                      |               13 |             17 |         1.31 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.m_valid_i_reg_2[0]                                                                                                                                   | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/Q[1]                                                                                                                                                        |                5 |             17 |         3.40 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                       | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                |                7 |             18 |         2.57 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               12 |             18 |         1.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                 |                6 |             18 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/wdata_rslice2/gfwd_mode.m_valid_i_reg_0[0]                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                |                4 |             18 |         4.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcpf_inst/vld_dly_inst/E[0]                                                                                                                                                                                       | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                 |                5 |             18 |         3.60 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               10 |             18 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               15 |             19 |         1.27 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               10 |             19 |         1.90 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                6 |             20 |         3.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | gpif2_to_fifo32_i/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                 |               10 |             20 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                8 |             20 |         2.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                8 |             23 |         2.88 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/Q[0]                                                                                                                                                        |               11 |             23 |         2.09 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                8 |             24 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               15 |             25 |         1.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                         | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               15 |             25 |         1.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                 | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                7 |             26 |         3.71 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                    | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             26 |         5.20 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                6 |             26 |         4.33 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                   |               15 |             27 |         1.80 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                                   |                7 |             27 |         3.86 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             27 |         3.38 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                   |                8 |             28 |         3.50 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                    | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                6 |             28 |         4.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                        |                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                   |               11 |             28 |         2.55 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                   |               11 |             28 |         2.55 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                   |               14 |             28 |         2.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                        | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                9 |             29 |         3.22 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                           | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |                8 |             29 |         3.62 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               12 |             31 |         2.58 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/mcf2awgen_reg_slice_inst/gfwd_mode.m_valid_i_reg_3[0]                                                                                                                                   |                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/gpif_data_in[31]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/gno_bkp_on_tready.s2mm_input_rslice/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               17 |             32 |         1.88 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                8 |             32 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/we_bcnt                                                                                                       |                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mm2s_inst/mm2s_in_reg_slice_inst/p_0_out                                                                                                                                                                          |                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_id_r                                                                                                                                                                                                | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/Q[1]                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/slwr_i_1_n_0                                                                                                                                                                                                                                              | gpif2_to_fifo32_i/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                 |               14 |             33 |         2.36 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                       |                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/wdata_rslice2/p_0_out                                                                                                                                                                                  |                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                                                                                                   |                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                   |                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             | gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |               12 |             33 |         2.75 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                8 |             33 |         4.12 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                           |               20 |             34 |         1.70 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                               | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               11 |             34 |         3.09 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mm2s_inst/mm2s_in_reg_slice_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                   |                9 |             35 |         3.89 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               13 |             35 |         2.69 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                          |                                                                                                                                                                                                                   |               12 |             37 |         3.08 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                                         |                                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0                                                                                         |                                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                          |                                                                                                                                                                                                                   |                8 |             37 |         4.62 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/gs2mm/gno_bkp_on_tready.s2mm_input_rslice/p_0_out_0                                                                                                                                                               |                                                                                                                                                                                                                   |                7 |             38 |         5.43 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                   |               11 |             40 |         3.64 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               22 |             40 |         1.82 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                   |               14 |             40 |         2.86 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                   |               12 |             40 |         3.33 |
|  clk_100_BUFG                                                                        | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                                                                                                            | gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                7 |             42 |         6.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               15 |             45 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               16 |             46 |         2.88 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               16 |             46 |         2.88 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               20 |             46 |         2.30 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                   |               15 |             48 |         3.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/we_int                                                                                                                                                              |                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/vld_dly_inst/we_ar_txn                                                                                                                                                                                  |                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mctf_inst/vld_dly_inst/p_19_out_5                                                                                                                                                                                 |                                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/p_19_out                                                                                                                                                                                    |                                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                   |               24 |             64 |         2.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                        | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               15 |             64 |         4.27 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                              |                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                   |               21 |             64 |         3.05 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/rstblk/Q[1]                                                                                                                                                        |               30 |             66 |         2.20 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcdf_inst/mcf_dfl_wr_inst/s2mm_reg_slice_inst/E[0]                                                                                                                                                                |                                                                                                                                                                                                                   |               22 |             66 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               30 |             90 |         3.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                   |               12 |             92 |         7.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               32 |             92 |         2.88 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                   |               12 |             92 |         7.67 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               24 |             95 |         3.96 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               35 |             97 |         2.77 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               40 |             97 |         2.42 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       |                                                                                                                                                                                                                   |               49 |            128 |         2.61 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                                   |               33 |            128 |         3.88 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                    |                                                                                                                                                                                                                   |               22 |            129 |         5.86 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                                                                   |               28 |            129 |         4.61 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                              |                                                                                                                                                                                                                   |               35 |            129 |         3.69 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                                   |               45 |            129 |         2.87 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                   |               52 |            144 |         2.77 |
|  clk_100_BUFG                                                                        |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |               52 |            164 |         3.15 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |              793 |           2478 |         3.12 |
+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


