
*** Running vivado
    with args -log preprocessing_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source preprocessing_top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source preprocessing_top.tcl -notrace
Command: synth_design -top preprocessing_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 273.129 ; gain = 66.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'preprocessing_top' [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/preprocessing_top.v:23]
INFO: [Synth 8-638] synthesizing module 'pll1' [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.runs/synth_1/.Xil/Vivado-15856-DESKTOP-U392PMO/realtime/pll1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1' (1#1) [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.runs/synth_1/.Xil/Vivado-15856-DESKTOP-U392PMO/realtime/pll1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/pulse_generator.v:28]
	Parameter sck_start bound to: 6'b000010 
	Parameter sck_end bound to: 6'b010010 
WARNING: [Synth 8-3848] Net time_tag in module/entity pulse_generator does not have driver. [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/pulse_generator.v:55]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (2#1) [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/pulse_generator.v:28]
INFO: [Synth 8-638] synthesizing module 'shift_register' [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/shift_register.v:23]
	Parameter idle bound to: 3'b000 
	Parameter pause bound to: 3'b001 
	Parameter capture bound to: 3'b010 
	Parameter hold bound to: 3'b011 
	Parameter done bound to: 3'b100 
WARNING: [Synth 8-3848] Net read_data in module/entity shift_register does not have driver. [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/shift_register.v:46]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (3#1) [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/shift_register.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (16) of module 'shift_register' [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/preprocessing_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'preprocessing_top' (4#1) [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/preprocessing_top.v:23]
WARNING: [Synth 8-3331] design shift_register has unconnected port read_data
WARNING: [Synth 8-3331] design shift_register has unconnected port sync
WARNING: [Synth 8-3331] design shift_register has unconnected port shift_out
WARNING: [Synth 8-3331] design pulse_generator has unconnected port time_tag
WARNING: [Synth 8-3331] design pulse_generator has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 310.566 ; gain = 103.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 310.566 ; gain = 103.633
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pll1' instantiated as 'pll_inst' [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/sources_1/new/preprocessing_top.v:40]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.runs/synth_1/.Xil/Vivado-15856-DESKTOP-U392PMO/dcp/pll1_in_context.xdc] for cell 'pll_inst'
Finished Parsing XDC File [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.runs/synth_1/.Xil/Vivado-15856-DESKTOP-U392PMO/dcp/pll1_in_context.xdc] for cell 'pll_inst'
Parsing XDC File [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/constrs_1/imports/zedboard_master_XDC_RevC_D_v2/zedboard_master_XDC_RevC_D_v2.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/constrs_1/imports/zedboard_master_XDC_RevC_D_v2/zedboard_master_XDC_RevC_D_v2.xdc:371]
Finished Parsing XDC File [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/constrs_1/imports/zedboard_master_XDC_RevC_D_v2/zedboard_master_XDC_RevC_D_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.srcs/constrs_1/imports/zedboard_master_XDC_RevC_D_v2/zedboard_master_XDC_RevC_D_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/preprocessing_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/preprocessing_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 623.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.runs/synth_1/.Xil/Vivado-15856-DESKTOP-U392PMO/dcp/pll1_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {E:/HASP/GRID Redesign/Code/Preprocessing2/Preprocessing2.runs/synth_1/.Xil/Vivado-15856-DESKTOP-U392PMO/dcp/pll1_in_context.xdc}, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "start_recording" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sck_gate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sck_gate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cur_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shift_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design preprocessing_top has unconnected port sdo
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 623.531 ; gain = 416.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (shift_inst/cur_state_reg[2]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/cur_state_reg[1]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/cur_state_reg[0]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/cur_state_reg[2]__0) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/cur_state_reg[1]__0) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/cur_state_reg[0]__0) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (inst/d3_reg) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (inst/d4_reg) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/counter_reg[4]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/counter_reg[3]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/counter_reg[2]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/counter_reg[1]) is unused and will be removed from module preprocessing_top.
WARNING: [Synth 8-3332] Sequential element (shift_inst/counter_reg[0]) is unused and will be removed from module preprocessing_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 623.531 ; gain = 416.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll_inst/clk_out1' to pin 'pll_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll_inst/clk_out2' to pin 'pll_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll_inst/clk_out3' to pin 'pll_inst/bbstub_clk_out3/O'
INFO: [Synth 8-5820] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 623.531 ; gain = 416.598

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:20 ; elapsed = 00:01:40 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:41 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|preprocessing_top | inst/cnv3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll1          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |pll1   |     1|
|2     |LUT1   |     2|
|3     |LUT2   |     4|
|4     |LUT3   |     1|
|5     |LUT4   |     2|
|6     |LUT5   |     1|
|7     |LUT6   |     3|
|8     |SRL16E |     1|
|9     |FDCE   |     6|
|10    |FDRE   |     4|
|11    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    30|
|2     |  inst   |pulse_generator |    24|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:42 . Memory (MB): peak = 623.531 ; gain = 416.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 623.531 ; gain = 103.633
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:42 . Memory (MB): peak = 623.531 ; gain = 416.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 623.531 ; gain = 416.598
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 623.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 16:35:12 2016...
