verilog xil_defaultlib --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_1 --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/5c35/simulation/fifo_generator_vlog_beh.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

verilog axis_infrastructure_v1_1_0 --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog axis_data_fifo_v1_1_16 --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_data_fifo_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/f8d8/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/4868" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/hdl/verilog" --include "../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/line_buffer/sim/line_buffer.v" \
"../../../bd/design_1/ip/design_1_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/sim/cdc_fifo.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_Sobel_1pcA.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_ZeroPadrcU.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/Sobel_1280u_720u_fYi.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detecthbi.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_GrayArrudo.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_HystThrsc4.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectdEe.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/fifo_w8_d1_A.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/NonMaxSuppression.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/NonMaxSuppressionmb6.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/GrayArray2AXIS.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/AXIS2GrayArray.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectcud.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/fifo_w2_d1_A.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectibs.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/ZeroPadding.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/GaussianBlur.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/GaussianBlur_lineeOg.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectkbM.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectjbC.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/Sobel_1280u_720u_s.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectbkb.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_HystThrtde.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/HystThreshold.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_Gaussiaocq.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/start_for_NonMaxSqcK.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/HystThresholdComp.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detection.v" \
"../../../../SDCarVivado.srcs/sources_1/bd/design_1/ipshared/d69f/hdl/verilog/canny_edge_detectg8j.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
