/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : wf_wfdma_host_dma0.h
//[Revision time]   : Thu Oct 26 11:23:23 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WF_WFDMA_HOST_DMA0_REGS_H__
#define __WF_WFDMA_HOST_DMA0_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WF_WFDMA_HOST_DMA0_BASE                                (0x18024000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x000) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x004) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x008) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x00C) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x010) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x014) 
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x018) 
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x0B0) 
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x0B8) 
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x0C0) 
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x0C8) 
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x0D0) 
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x0D8) 
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x0E0) 
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x0E8) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0x100) 
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0X108) 
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x10C) 
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR                    (WF_WFDMA_HOST_DMA0_BASE + 0X110) 
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR                    (WF_WFDMA_HOST_DMA0_BASE + 0X114) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x118) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x11C) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x120) 
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_ADDR                  (WF_WFDMA_HOST_DMA0_BASE + 0x124) 
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_ADDR                (WF_WFDMA_HOST_DMA0_BASE + 0x128) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x12C) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x130) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0x134) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x138) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x13c) 
#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x140) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x150) 
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x154) 
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x158) 
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x15C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x160) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x164) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x168) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x170) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x174) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x178) 
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x17C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x180) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x184) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x188) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0x18C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x190) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x194) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x198) 
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x1E8) 
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x1EC) 
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1F0) 
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1F4) 
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1F8) 
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR            (WF_WFDMA_HOST_DMA0_BASE + 0x1FC) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0x200) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0X204) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR                  (WF_WFDMA_HOST_DMA0_BASE + 0x208) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x20C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_ADDR                   (WF_WFDMA_HOST_DMA0_BASE + 0x220) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0X228) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0X22C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x230) 
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x234) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x238) 
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR               (WF_WFDMA_HOST_DMA0_BASE + 0x23C) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x240) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x244) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x248) 
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x24C) 
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_ADDR                     (WF_WFDMA_HOST_DMA0_BASE + 0x250) 
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_ADDR                     (WF_WFDMA_HOST_DMA0_BASE + 0x254) 
#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x258) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x25C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x260) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x264) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x268) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x26C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x270) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x274) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x278) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x27C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x280) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR                     (WF_WFDMA_HOST_DMA0_BASE + 0x284) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x288) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x298) 
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x29C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x2B0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x2B4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR             (WF_WFDMA_HOST_DMA0_BASE + 0x2B8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x2BC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x2D0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x2D4) 
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x2E8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2F0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2F4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2F8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0x2FC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x300) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x304) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x308) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x30c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x310) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x314) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x318) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x31c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x320) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x324) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x328) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x32c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x330) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x334) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x338) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x33c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x340) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x344) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x348) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x34c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x350) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x354) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x358) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x35c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x360) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x364) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x368) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x36c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x370) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x374) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x378) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x37c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x380) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x384) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x388) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x38C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x390) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x394) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x398) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x39C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3A0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3A4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3A8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3AC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3B0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3B4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3B8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3BC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3C0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3C4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3C8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3CC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3D0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3D4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3D8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3DC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3E0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3E4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3E8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3EC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3F0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3F4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3F8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x3FC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x400) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x404) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x408) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x40c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x410) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x414) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x418) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x41c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x420) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x424) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x428) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x42c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x430) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x434) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x438) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x43c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x440) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x444) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x448) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x44c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x450) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x454) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x458) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x45c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x460) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x464) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x468) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x46c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x500) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x504) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x508) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x50c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x510) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x514) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x518) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x51c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x520) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x524) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x528) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x52C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x530) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x534) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x538) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x53C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x540) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x544) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x548) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x54c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x550) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x554) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x558) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x55c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x560) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x564) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x568) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x56c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x570) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x574) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x578) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x57c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x580) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x584) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x588) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x58c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x590) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x594) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL2_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x598) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL3_ADDR           (WF_WFDMA_HOST_DMA0_BASE + 0x59c) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5a0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5a4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5a8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5ac) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5b0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5b4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5b8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5bc) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5C0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5C4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5C8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5CC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL0_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5D0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5D4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL2_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5D8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL3_ADDR          (WF_WFDMA_HOST_DMA0_BASE + 0x5DC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x600) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x604) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x608) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x60C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x610) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x614) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x618) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x61C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x620) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x624) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x628) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x62C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x630) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x634) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x638) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x63C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x640) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x644) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x648) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x64C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x650) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x654) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x658) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x680) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x684) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x688) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x68C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x690) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x694) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x698) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x69C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x6A0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0x6A4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x6A8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x6AC) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x6B0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0x6B4) 
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x940) 
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x944) 
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x948) 
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x94C) 
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x950) 
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x954) 
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x958) 
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x95C) 
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x960) 
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x964) 
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x968) 
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_ADDR              (WF_WFDMA_HOST_DMA0_BASE + 0x96C) 
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_ADDR                 (WF_WFDMA_HOST_DMA0_BASE + 0x980) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA00) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA04) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA08) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA10) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA14) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA18) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA20) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA24) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA28) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA30) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA34) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA38) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA40) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA44) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA48) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA50) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA54) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA58) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA60) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA64) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA68) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA70) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA74) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA78) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA80) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA84) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA88) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA90) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA94) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xA98) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAA0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAA4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAA8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAB0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAB4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAB8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAC0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAC4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAC8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAD0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAD4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAD8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAE0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAE4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAE8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAF0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAF4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xAF8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB00) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB04) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB08) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB10) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB14) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB18) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB20) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB24) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB28) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB30) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB34) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xB38) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC00) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC04) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC08) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC10) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC14) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC18) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC20) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC24) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC28) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC30) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC34) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC38) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC40) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC44) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC48) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC50) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC54) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC58) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC60) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC64) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC68) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC70) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC74) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC78) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC80) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC84) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC88) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC90) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC94) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR      (WF_WFDMA_HOST_DMA0_BASE + 0xC98) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCA0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCA4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCA8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCB0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCB4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCB8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCC0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCC4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCC8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCD0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCD4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_BASE + 0xCD8) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD00) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD04) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD10) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD14) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD20) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD24) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD30) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD34) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD40) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD44) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD50) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD54) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xD60) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xD64) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE00) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE04) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE10) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE14) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE20) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE24) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE30) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE34) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE40) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE44) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE50) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE54) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xE60) 
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xE64) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF00) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF04) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF10) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF14) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF20) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF24) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF30) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF34) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF40) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF44) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF50) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF54) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF60) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF64) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF70) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF74) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF80) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF84) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_DMAD_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xF90) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_PKT_MIB_ADDR         (WF_WFDMA_HOST_DMA0_BASE + 0xF94) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xFA0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xFA4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xFB0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xFB4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xFC0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xFC4) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_DMAD_MIB_ADDR       (WF_WFDMA_HOST_DMA0_BASE + 0xFD0) 
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_PKT_MIB_ADDR        (WF_WFDMA_HOST_DMA0_BASE + 0xFD4) 





#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_SHFT 0


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_SHFT 0


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_SHFT 0


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_SHFT 0


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_SHFT 0


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_SHFT 0


#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_ADDR WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_ADDR
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_SHFT 0


#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_SHFT 0


#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_SHFT 0


#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_SHFT 0


#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_SHFT 0


#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_SHFT 0


#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_ADDR  WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_SHFT  0


#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_SHFT 0


#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_ADDR  WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_SHFT  0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_SHFT 5
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_SHFT 4


#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_SHFT 14
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_ADDR WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_SHFT 0


#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_MASK 0x02000000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_SHFT 25
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_SHFT 23
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_SHFT 22
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_SHFT 19
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_SHFT 18
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_SHFT 17
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_SHFT 16
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_SHFT 0


#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_MASK 0x02000000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_SHFT 25
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_SHFT 23
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_SHFT 22
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_SHFT 21
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_SHFT 20
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_SHFT 19
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_SHFT 18
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_SHFT 17
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_SHFT 16
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_mcu2host_sw_int_sts_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_mcu2host_sw_int_sts_SHFT 29
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_subsys_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_subsys_int_sts_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_subsys_int_sts_SHFT 28
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_13_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_13_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_7_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_7_SHFT 26
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_wpdma2host_err_int_sts_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_wpdma2host_err_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_5_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_5_SHFT 23
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_4_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_4_SHFT 22
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_coherent_int_sts_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_coherent_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_coherent_int_sts_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_coherent_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_3_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_3_SHFT 19
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_22_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_22_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_21_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_21_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_19_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_19_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_8_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_rx_done_int_sts_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_14_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_14_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_13_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_13_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_12_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_12_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_11_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_11_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_10_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_10_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_9_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_9_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_8_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_8_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_7_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_PCIE1_tx_done_int_sts_7_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_mcu2host_sw_int_ena_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_subsys_int_ena_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA13_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA13_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA7_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA7_SHFT 26
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_wpdma2host_err_int_ena_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA5_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA5_SHFT 23
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA4_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA4_SHFT 22
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_COHERENT_EN_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_COHERENT_EN_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA3_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA3_SHFT 19
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA22_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA22_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA21_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA21_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA19_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA19_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA12_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA11_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA10_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA9_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA8_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_RX_DONE_INT_ENA8_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA14_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA14_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA13_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA13_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA12_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA12_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA11_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA11_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA10_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA10_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA9_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA9_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA8_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA8_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA7_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_PCIE1_HOST_TX_DONE_INT_ENA7_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_ADDR  WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_MASK  0x00000100                
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_SHFT  8
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK     0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT     0


#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_MASK 0x00000E00                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_SHFT 9
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_MASK 0x000001C0                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_SHFT 6
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_MASK 0x00000038                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_SHFT 3
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_MASK 0x00000007                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_SHFT 31
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_SHFT 7
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_SHFT 6
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_SHFT 5
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_SHFT 4
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_SHFT 3
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_SHFT 2
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_SHFT 1
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_SHFT 4
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_SHFT 3
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_SHFT 2
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_SHFT 1
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_SHFT 0


#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_ADDR WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_ADDR WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_HOST_TX_INT_WB_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_HOST_TX_INT_WB_EN_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_HOST_TX_INT_WB_EN_HOST_TX_INT_WB_EN_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_HOST_RX_INT_WB_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_HOST_RX_INT_WB_EN_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_HOST_RX_INT_WB_EN_HOST_RX_INT_WB_EN_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_DIDX_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_DIDX_WB_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL0_DIDX_WB_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_INT_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_INT_WB_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL1_INT_WB_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_DMY_WR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_DMY_WR_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_NOC_BUS_SEL_DMY_WR_SHFT 30
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_LEGACY_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_LEGACY_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_LEGACY_SHFT 29
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_PEND_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_PEND_CNT_MASK 0x00F00000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_PEND_CNT_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_DLY_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_DLY_TIME_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_DLY_TIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_TRI_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_TRI_TIME_MASK 0x0000F000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_TRI_TIME_SHFT 12
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_MSI_DBG_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_MSI_DBG_MASK  0x00000200                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_MSI_DBG_SHFT  9
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_EN_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_TRINFO_WB_EN_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_WB_BASE_PTR_EXT_MASK 0x000000F0                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_INT_WB_BASE_PTR_EXT_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_DIDX_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_DIDX_WB_BASE_PTR_EXT_MASK 0x0000000F                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_CTRL2_DIDX_WB_BASE_PTR_EXT_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_STA_rss_ap_int_sts_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_rss_ap_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_SET_rss_ap_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_AP_INT_ENA_CLR_rss_ap_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_DMY_WR_WDATA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_DMY_WR_WDATA_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL0_DMY_WR_WDATA_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_DMY_WR_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_DMY_WR_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL1_DMY_WR_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_DMY_RD_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_DMY_RD_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL2_DMY_RD_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_AP_ERR_WB_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_AP_ERR_WB_ENA_MASK 0x00000400
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_AP_ERR_WB_ENA_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_MD_ERR_WB_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_MD_ERR_WB_ENA_MASK 0x00000200
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_MD_ERR_WB_ENA_SHFT 9
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_ZERO_STRB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_ZERO_STRB_MASK 0x00000100  
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_ZERO_STRB_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_RD_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_RD_BASE_PTR_EXT_MASK 0x000000F0
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_RD_BASE_PTR_EXT_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_BASE_PTR_EXT_MASK 0x0000000F
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_DMY_CTRL3_DMY_WR_BASE_PTR_EXT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_DIDX_MD_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_DIDX_MD_WB_BASE_PTR_MASK 0xFFFFFFFF
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL0_DIDX_MD_WB_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_INT_MD_WB_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_INT_MD_WB_BASE_PTR_MASK 0xFFFFFFFF  
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL1_INT_MD_WB_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_TRI_TIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_TRI_TIME_MASK 0x0000F000  
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_TRI_TIME_SHFT 12
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_WB_BASE_PTR_EXT_MASK 0x000000F0                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_INT_MD_WB_BASE_PTR_EXT_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_DIDX_MD_WB_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_DIDX_MD_WB_BASE_PTR_EXT_MASK 0x0000000F                
#define WF_WFDMA_HOST_DMA0_WPDMA_TRINFO_WB_MD_CTRL2_DIDX_MD_WB_BASE_PTR_EXT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_2_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_2_SHFT 30
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_1_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_1_SHFT 29
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_0_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_dma_err_int_sts_0_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txd_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txd_err_int_sts_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txd_err_int_sts_SHFT 27
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn0_txp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn0_txp_err_int_sts_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn0_txp_err_int_sts_SHFT 26
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn1_txp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn1_txp_err_int_sts_MASK 0x02000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn1_txp_err_int_sts_SHFT 25
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn2_txp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn2_txp_err_int_sts_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_bn2_txp_err_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_len_from_pp_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_len_from_pp_err_int_sts_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_len_from_pp_err_int_sts_SHFT 23
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx0_byte_align_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx0_byte_align_err_int_sts_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx0_byte_align_err_int_sts_SHFT 22
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx1_byte_align_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx1_byte_align_err_int_sts_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx1_byte_align_err_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx2_byte_align_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx2_byte_align_err_int_sts_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx2_byte_align_err_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txdmad_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txdmad_err_int_sts_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_txdmad_err_int_sts_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rxdmad_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rxdmad_err_int_sts_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rxdmad_err_int_sts_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_lbk_flow_ctrl_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_lbk_flow_ctrl_err_int_sts_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_lbk_flow_ctrl_err_int_sts_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_flow_ctrl_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_flow_ctrl_err_int_sts_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_flow_ctrl_err_int_sts_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_pld_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_pld_mem_rng_err_int_sts_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_pld_mem_rng_err_int_sts_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_pld_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_pld_mem_rng_err_int_sts_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_pld_mem_rng_err_int_sts_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_dmad_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_dmad_mem_rng_err_int_sts_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_rx_dmad_mem_rng_err_int_sts_SHFT 3
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_dmad_mem_rng_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_dmad_mem_rng_err_int_sts_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_tx_dmad_mem_rng_err_int_sts_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_SHFT 30
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_1_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_1_SHFT 29
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_0_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_dma_err_int_ena_0_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txd_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txd_err_int_ena_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txd_err_int_ena_SHFT 27
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn0_txp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn0_txp_err_int_ena_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn0_txp_err_int_ena_SHFT 26
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn1_txp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn1_txp_err_int_ena_MASK 0x02000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn1_txp_err_int_ena_SHFT 25
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn2_txp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn2_txp_err_int_ena_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_bn2_txp_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_len_from_pp_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_len_from_pp_err_int_ena_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_len_from_pp_err_int_ena_SHFT 23
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx0_byte_align_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx0_byte_align_err_int_ena_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx0_byte_align_err_int_ena_SHFT 22
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx1_byte_align_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx1_byte_align_err_int_ena_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx1_byte_align_err_int_ena_SHFT 21
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx2_byte_align_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx2_byte_align_err_int_ena_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx2_byte_align_err_int_ena_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txdmad_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txdmad_err_int_ena_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_txdmad_err_int_ena_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rxdmad_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rxdmad_err_int_ena_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rxdmad_err_int_ena_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_lbk_flow_ctrl_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_lbk_flow_ctrl_err_int_ena_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_lbk_flow_ctrl_err_int_ena_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_flow_ctrl_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_flow_ctrl_err_int_ena_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_flow_ctrl_err_int_ena_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_pld_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_pld_mem_rng_err_int_ena_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_pld_mem_rng_err_int_ena_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_pld_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_pld_mem_rng_err_int_ena_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_pld_mem_rng_err_int_ena_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_dmad_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_dmad_mem_rng_err_int_ena_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_rx_dmad_mem_rng_err_int_ena_SHFT 3
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_dmad_mem_rng_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_dmad_mem_rng_err_int_ena_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_tx_dmad_mem_rng_err_int_ena_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_SHFT 0


#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_wifi_rx_timestamp_int_sts_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_wifi_rx_timestamp_int_sts_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_wifi_rx_timestamp_int_sts_SHFT 29
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_wifi_rx_timestamp_int_ena_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_wifi_rx_timestamp_int_ena_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_wifi_rx_timestamp_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_14_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_14_SHFT 20
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_13_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_13_SHFT 19
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_12_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_12_SHFT 18
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_11_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_11_SHFT 17
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_10_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_10_SHFT 16
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_SHFT 15
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_SHFT 14
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_SHFT 13
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_SHFT 12
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_SHFT 11
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_SHFT 9
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_SHFT 8
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_14_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_14_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_14_SHFT 20
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_13_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_13_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_13_SHFT 19
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_12_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_12_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_12_SHFT 18
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_11_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_11_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_11_SHFT 17
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_10_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_10_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_10_SHFT 16
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_SHFT 15
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_SHFT 14
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_SHFT 13
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_SHFT 12
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_SHFT 11
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_SHFT 9
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_SHFT 8
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_19_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_19_SHFT 31
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_18_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_18_SHFT 30
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_SHFT 29
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_subsys_int_sts_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_subsys_int_sts_MASK    0x10000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_subsys_int_sts_SHFT    28
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_17_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_17_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_16_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_16_SHFT 26
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_15_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_15_MASK 0x02000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_15_SHFT 25
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_12_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_12_SHFT 23
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_20_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_20_SHFT 22
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_coherent_int_sts_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_coherent_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_coherent_int_sts_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_coherent_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_11_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_11_SHFT 19
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_10_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_10_SHFT 18
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_9_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_9_SHFT 17
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_8_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_8_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_7_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_7_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_6_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_6_SHFT 14
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_5_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_5_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_4_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_4_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wf_rro_irq_sts_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wf_rro_irq_sts_MASK    0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_wf_rro_irq_sts_SHFT    11
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_6_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_6_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_5_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_5_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_4_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_4_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_3_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_3_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_2_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_2_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_1_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_1_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_0_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_tx_done_int_sts_0_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_rx_done_int_sts_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_SHFT 30
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_subsys_int_ena_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_subsys_int_ena_MASK    0x10000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_subsys_int_ena_SHFT    28
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_SHFT 26
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA15_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA15_MASK 0x02000000
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA15_SHFT 25	
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_SHFT 23
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_SHFT 22
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_WF_RRO_IRQ_ENA_ADDR    WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_WF_RRO_IRQ_ENA_MASK    0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_WF_RRO_IRQ_ENA_SHFT    11
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_MASK     0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_SHFT     31
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_MASK     0x40000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_SHFT     30
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_ADDR        WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_MASK        0x20000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_SHFT        29
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_MASK     0x10000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_SHFT     28
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_MASK     0x08000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_SHFT     27
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_SHFT 26
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_MASK     0x02000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_SHFT     25
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_ADDR       WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_MASK       0x01000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_SHFT       24
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_SHFT 22
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_SHFT 21
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_SHFT 14
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_MASK  0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_SHFT  13
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_SHFT 12
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_SHFT 11
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_SHFT 9
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_MASK      0x00000100                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_SHFT      8
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_ADDR       WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_MASK       0x00000080                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_SHFT       7
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_MASK      0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_SHFT      6
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_MASK     0x00000030                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT     4
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK      0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT      3
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_ADDR        WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK        0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT        2
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK      0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT      1
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_ADDR        WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK        0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT        0


#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_SHFT 14
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_SHFT 13
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_SHFT 12
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_SHFT 11
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_SHFT 9
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_SHFT 7
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_SHFT 6
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_SHFT 3
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_MASK     0x000FFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_SHFT     0


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_SHFT 30
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_subsys_int_ena_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_SHFT 26
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_SHFT 23
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_SHFT 22
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_SHFT 30
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_SHFT 26
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_MASK 0x01000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_SHFT 23
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_SHFT 22
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_MASK 0x00200000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_MASK 0x7F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_MASK 0x00007F00                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_MASK 0x0000003C                
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_13_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_13_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_22_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_22_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_21_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_21_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_19_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_19_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_14_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_14_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_13_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_13_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_12_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_12_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_11_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_11_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_10_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_10_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_9_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_9_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_8_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_8_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_7_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_STA_EXT_tx_done_int_sts_7_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA13_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA13_SHFT 27
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_SHFT 15
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_SHFT 13
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_SHFT 12
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_SHFT 11
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_SHFT 10
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_SHFT 9
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_SHFT 7
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_SHFT 6
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_SHFT 5
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_SHFT 4
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_SHFT 3
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_SHFT 2
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_SHFT 1
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_STA_rss_md_int_sts_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_rss_md_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_SET_rss_md_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_RSS_MD_INT_ENA_CLR_rss_md_int_ena_0_SHFT 0


#define WF_WFDMA_HOST_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_ADDR WF_WFDMA_HOST_DMA0_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_SHFT 16
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_ADDR   WF_WFDMA_HOST_DMA0_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_MASK   0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_SHFT   0


#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_ADDR WF_WFDMA_HOST_DMA0_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_SHFT 16
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_ADDR   WF_WFDMA_HOST_DMA0_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_MASK   0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_SHFT   0


#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_ADDR WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_MASK     0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_SHFT     3
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_MASK   0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_SHFT   2
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_MASK     0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_SHFT     1
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_MASK   0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_RX_DMAD_TH13_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_RX_DMAD_TH13_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_RX_DMAD_TH13_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_RX_DMAD_TH12_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_RX_DMAD_TH12_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH1312_RX_DMAD_TH12_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_SHFT 3
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_MASK     0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_SHFT     31
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_MASK 0x70000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_INDEX_WIDTH_ADDR         WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_INDEX_WIDTH_MASK         0x0F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_INDEX_WIDTH_SHFT         24
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_MASK      0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_SHFT      16
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_RX_RING_NUMBER_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_RX_RING_NUMBER_MASK      0x0000FF00                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_RX_RING_NUMBER_SHFT      8
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_TX_RING_NUMBER_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_TX_RING_NUMBER_MASK      0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_TX_RING_NUMBER_SHFT      0


#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_MASK 0x0000FF00                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_SHFT 11
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_SHFT 9
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_SHFT 7
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_SHFT 6
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_SHFT 3
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_MASK 0x00100000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_SHFT 14
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_SHFT 13
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_MASK 0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_SHFT 12
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_MASK 0x00000800                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_SHFT 11
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_MASK 0x00000400                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_MASK 0x00000200                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_SHFT 9
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_MASK 0x00000100                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_SHFT 7
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_SHFT 6
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_MASK 0x00000008                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_SHFT 3
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_MASK 0x00000004                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_MASK 0x00000002                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_SHFT 30
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_MASK 0x20000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_SHFT 29
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_MASK 0x0F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_MASK 0x00800000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_SHFT 23
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_MASK 0x00400000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_SHFT 22
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_MASK 0x00300000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_MASK 0x00004000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_SHFT 14
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_SHFT 13
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_MASK 0x00000300                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_MASK 0x00000080                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_SHFT 7
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_SHFT 6
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_MASK 0x0000000C                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_SHFT 2
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_MASK 0x00000003                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_MASK 0x10000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_MASK 0x08000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_SHFT 27
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_MASK 0x04000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_SHFT 26
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_MASK 0x03000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_MASK 0x0000FF00                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_MASK 0x00030000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_MASK 0x0000C000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_SHFT 14
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_SDO_ACK_IGNORE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_SDO_ACK_IGNORE_MASK 0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_SDO_ACK_IGNORE_SHFT 13
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_MASK 0x00001F00                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_SHFT 6
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_MASK 0x00000020                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_MASK 0x00000010                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_SHFT 4
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_MASK 0x0000000F                
#define WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_MASK 0x0000F000                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_SHFT 12
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_MASK 0x00000F80                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_SHFT 7
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_MASK 0x00000040                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_SHFT 6
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_MASK 0x0000003E                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_SHFT 1
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_MASK 0x00000001                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_MASK 0xC0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_SHFT 30
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_MASK 0x3E000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_SHFT 25
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_MASK 0x01F00000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_MASK 0x000F8000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_MASK 0x00007C00                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_MASK 0x000003E0                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_MASK 0x0000001F                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_DYNAMIC_SET_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_DYNAMIC_SET_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_DYNAMIC_SET_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_PRI_SEL_MASK 0x40000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_QOS_PRI_SEL_SHFT 30
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_MASK 0x01F00000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_SHFT 20
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_MASK 0x000F8000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_MASK 0x00007C00                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_SHFT 10
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_MASK 0x000003E0                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_SHFT 5
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_MASK 0x0000001F                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_SHFT 0


#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_ADDR WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_SHFT 16
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_ADDR WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK 0x7F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_MASK 0x7F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_DLY_INT_EN_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_MAX_PINT_MASK 0x7F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_MAX_PTIME_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG2_PRI0_MAX_PTIME_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_DLY_INT_EN_MASK 0x80000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_MAX_PINT_MASK 0x7F000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_MAX_PTIME_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_DLY_INT_EN_MASK 0x00008000                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_MAX_PINT_MASK 0x00007F00                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_MAX_PTIME_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_PRI_DLY_INT_CFG3_PRI0_MAX_PTIME_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MGC_ENA_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MGC_ENA_MASK   0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ATTR_ADDR      WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ATTR_MASK      0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_ADDR   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_MASK   0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_SHFT   0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MGC_ENA_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MGC_ENA_MASK  0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MGC_ENA_SHFT  13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MGC_ENA_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MGC_ENA_MASK  0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MGC_ENA_SHFT  13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MGC_ENA_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MGC_ENA_MASK  0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MGC_ENA_SHFT  13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL0_BASE_PTR_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MAGIC_CNT_MASK 0xF0000000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MGC_ENA_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MGC_ENA_MASK  0x00002000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MGC_ENA_SHFT  13
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ATTR_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ATTR_MASK     0x00001000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ATTR_SHFT     12
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MAX_CNT_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MAX_CNT_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL1_MAX_CNT_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL2_CPU_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL2_CPU_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL2_CPU_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL3_DMA_IDX_ADDR  WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL3_DMA_IDX_MASK  0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_CTRL3_DMA_IDX_SHFT  0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_EXT_CTRL_DISP_MAX_CNT_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                
#define WF_WFDMA_HOST_DMA0_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_CTXD_PAD_EN_ADDR     WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_CTXD_PAD_EN_MASK     0x00004000                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_CTXD_PAD_EN_SHFT     14
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_CTXD_PAD_LEN_ADDR    WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_CTXD_PAD_LEN_MASK    0x00003FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_CTXD_PAD_CTXD_PAD_LEN_SHFT    0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING11_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING12_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING13_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING14_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING15_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL0_pld_didx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL1_disp_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_BKRS_CTRL2_pld_cidx_idx_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING12_PKT_MIB_PKT_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_DMAD_MIB_DMAD_MIB_SHFT 0


#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                
#define WF_WFDMA_HOST_DMA0_WPDMA_RX_RING13_PKT_MIB_PKT_MIB_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_WFDMA_HOST_DMA0_REGS_H__
