Hand generated .vh files
------------------------
pe_array.vh
pe.vh
mem_acc_cont.vh
common.vh
dma_cont.vh
streamingOps_cntl.vh
streamingOps.vh
noc_cntl.vh

    
Generated by ~/Documents/NCSU/PhD/research/Dr\ Franzon/Artificial\ Neural\ Networks/DARPA/Binary\ Temporal\ Neural\ Network/Inter\ PE\ NoC/InterPERoutingTableGeneration/genRoutingTables
and then hand edited
------------------------------------------
noc_interpe_port_Bitmasks.vh


../scripts/peArray.py generated .vh files
Note: the \ is so you can sweep these lines and paste into a /bin/rm <paste>
----------------------------------------------------------------------------
 system_stack_bus_downstream_ports   \
 system_stack_bus_downstream_port_declarations   \
 system_stack_bus_downstream_instance_wires   \
 system_stack_bus_downstream_instance_ports   \
 system_stack_bus_downstream_instance_connections   \
 sys_general_connections   \
 streamingOps_cntl_stOp_wires   \
 streamingOps_cntl_stOp_noc_to_stOp_fifo_wires   \
 streamingOps_cntl_stOp_noc_to_stOp_fifo_assignments   \
 streamingOps_cntl_stOp_noc_ports   \
 streamingOps_cntl_stOp_noc_ports_declaration   \
 streamingOps_cntl_stOp_noc_from_stOp_fifo_wires   \
 streamingOps_cntl_stOp_noc_from_stOp_fifo_assignments   \
 streamingOps_cntl_stOp_noc_from_noc_data_assignments   \
 streamingOps_cntl_stOp_noc_connections   \
 streamingOps_cntl_stOp_instance_ports   \
 streamingOps_cntl_noc_wires   \
 streamingOps_cntl_noc_instance_ports   \
 streamingOps_cntl_control_wires   \
 streamingOps_cntl_control_ports   \
 streamingOps_cntl_control_ports_declaration   \
 streamingOps_cntl_control_instance_ports   \
 streamingOps_cntl_control_assignments   \
 stack_interface_to_stOp_downstream_ports   \
 stack_interface_to_stOp_downstream_port_declarations   \
 stack_interface_to_stOp_downstream_instance_wires   \
 stack_interface_to_stOp_downstream_instance_ports   \
 stack_interface_to_stOp_downstream_connections   \
 pe_stOp_to_cntl_regfile_connection_wires   \
 pe_stOp_to_cntl_regfile_connections   \
 pe_stOp_control_to_stOp_wires   \
 pe_stOp_control_to_stOp_connections   \
 pe_stOp_control_to_dma_connections   \
 pe_std_to_stOp_connection_wires   \
 pe_stack_interface_to_stOp_connections   \
 pe_stack_bus_downstream_ports   \
 pe_stack_bus_downstream_port_declarations   \
 pe_stack_bus_downstream_instance_wires   \
 pe_stack_bus_downstream_instance_ports   \
 pe_simd_ports   \
 pe_simd_port_declarations   \
 pe_simd_instance_wires   \
 pe_simd_instance_ports   \
 pe__noc_to_peArray_connection_wires   \
 pe_noc_interpe_connections   \
 pe_noc_instance_wires   \
 pe_noc_instance_ports   \
 pe_dma_to_memc_connections   \
 pe_dma_memc_connection_wires   \
 pe_cntl_to_stOp_connection_wires   \
 pe_cntl_noc_connection_wires   \
 noc_interpe_port_Bitmask_assignments   \
 noc_cntl_port_input_control_wires   \
 noc_cntl_port_input_control_assignments   \
 noc_cntl_noc_wires   \
 noc_cntl_noc_ports_wires   \
 noc_cntl_noc_ports   \
 noc_cntl_noc_ports_instance_ports   \
 noc_cntl_noc_ports_declaration   \
 noc_cntl_noc_port_output_control_wires   \
 noc_cntl_noc_port_output_control_fsm_state_transitions   \
 noc_cntl_noc_port_output_control_fsm_state_definitions   \
 noc_cntl_noc_port_output_control_fsm_assignments   \
 noc_cntl_noc_port_output_control_assignments   \
 noc_cntl_noc_local_outq_control_wires   \
 noc_cntl_noc_local_outq_control_assignments   \
 noc_cntl_noc_local_inq_control_wires   \
 noc_cntl_noc_local_inq_control_fsm_state_transitions   \
 noc_cntl_noc_local_inq_control_fsm_state_definitions   \
 noc_cntl_noc_local_inq_control_assignments   \
 noc_cntl_noc_general_assignments   \
 mem_acc_cont_wires   \
 mem_acc_cont_unused_streams   \
 mem_acc_cont_memory_ports   \
 mem_acc_cont_memory_ports_declaration   \
 mem_acc_cont_instance_ports   \
 mem_acc_cont_dma_ports   \
 mem_acc_cont_dma_ports_declaration   \
 mem_acc_cont_bank_mem_sram_connections   \
 mem_acc_cont_bank_mem_dma_declarations   \
 mem_acc_cont_bank_mem_connections   \
 mem_acc_cont_bank_mem_assignments   \
 mem_acc_cont_bank_fsm_state_transitions   \
 mem_acc_cont_bank_fsm_state_definitions   \
 mem_acc_cont_bank_fsm_dma_port_ready   \
 mem_acc_cont_bank_fsm_dma_access_wires   \
 mem_acc_cont_bank_fsm_connections   \

