// Seed: 1870643100
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_4 = 0;
  wand id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output wire id_2,
    output tri id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    output wand id_8,
    output wand id_9,
    input wand id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13,
    inout logic id_14
);
  always
    if (1) begin : LABEL_0
      id_14 <= id_5;
    end
  wire id_16;
  module_0 modCall_1 (id_16);
  logic [1 : -1] id_17 = id_4;
endmodule
