# Arbiter
Verilog implementation of a Round Robin bus arbiter with 4 masters.
