\hypertarget{_test_plans_Lab}{}\section{3 Test Plans}\label{_test_plans_Lab}
\href{LAB3_TEST_PLANS.pdf}{\tt Lab 3 Integration test Plans }\hypertarget{_test_plans_initialization}{}\section{v\-L\-C\-D\-\_\-\-I\-N\-I\-T\-I\-A\-L\-I\-Z\-A\-T\-I\-O\-N()}\label{_test_plans_initialization}
\href{vLCD_INITIALIZATION_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_INITIALIZATION_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_INITIALIZATION_8bit_LOGIC.pdf}{\tt 8-\/bit Logic Test Plans } \par
 \href{vLCD_INITIALIZATION_4bit_LOGIC.pdf}{\tt 4-\/bit Logic Test Plans }\hypertarget{_test_plans_command}{}\section{v\-W\-R\-I\-T\-E\-\_\-\-C\-O\-M\-M\-A\-N\-D\-\_\-\-T\-O\-\_\-\-L\-C\-D(\-R\-S,data)}\label{_test_plans_command}
\href{vWRITE_COMMAND_TO_LCD_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vWRITE_COMMAND_TO_LCD_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_string}{}\section{v\-L\-C\-D\-\_\-\-W\-R\-I\-T\-E\-\_\-\-S\-T\-R\-I\-N\-G(string)}\label{_test_plans_string}
\href{vLCD_PRINT_STRING_TESTPLAN.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_PRINT_STRING_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_onoff}{}\section{v\-L\-C\-D\-\_\-\-O\-N\-\_\-\-O\-F\-F()}\label{_test_plans_onoff}
\href{vLCD_ON_OFF_CURSOR_OFF_BLINK_TESTPLAN.pdf}{\tt Cursor Off Blink Test Plans } \par
 \href{vLCD_ON_OFF_CURSOR_OFF_BLINK_TESTPLAN_COMPLETE.pdf}{\tt Cursor Off Blink Test Plans Completed } \par
 \href{vLCD_ON_OFF_CURSOR_OFF_BLINK_LOGIC.pdf}{\tt Cursor Off Blink Logic Test Plans } \par
\par
 \href{vLCD_ON_OFF_CURSOR_OFF_SOLID_TESTPLAN.pdf}{\tt Cursor Off Solid Test Plans } \par
 \href{vLCD_ON_OFF_CURSOR_OFF_SOLID_TESTPLAN_COMPLETE.pdf}{\tt Cursor Off Solid Test Plans Completed } \par
 \href{vLCD_ON_OFF_CURSOR_OFF_SOLID_LOGIC.pdf}{\tt Cursor Off Solid Logic Test Plans } \par
\par
 \href{vLCD_ON_OFF_CURSOR_ON_BLINK_TESTPLAN.pdf}{\tt Cursor On Blink Test Plans } \par
 \href{vLCD_ON_OFF_CURSOR_ON_BLINK_TESTPLAN_COMPLETE.pdf}{\tt Cursor On Blink Test Plans Completed } \par
 \href{vLCD_ON_OFF_CURSOR_ON_BLINK_LOGIC.pdf}{\tt Cursor On Blink Logic Test Plans } \par
\par
 \href{vLCD_ON_OFF_CURSOR_ON_SOLID_TESTPLAN.pdf}{\tt Cursor On Solid Test Plans } \par
 \href{vLCD_ON_OFF_CURSOR_ON_SOLID_TESTPLAN_COMPLETE.pdf}{\tt Cursor On Solid Test Plans Completed } \par
 \href{vLCD_ON_OFF_CURSOR_ON_SOLID_LOGIC.pdf}{\tt Cursor On Solid Logic Test Plans }\hypertarget{_test_plans_clear}{}\section{v\-L\-C\-D\-\_\-\-C\-L\-E\-A\-R()}\label{_test_plans_clear}
\href{vLCD_CLEAR_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_CLEAR_TESTPLAN_CREATE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_CLEAR_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_clear_top}{}\section{v\-L\-C\-D\-\_\-\-C\-L\-E\-A\-R\-\_\-\-T\-O\-P()}\label{_test_plans_clear_top}
\href{vLCD_CLEAR_TOP_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_CLEAR_TOP_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_CLEAR_TOP_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_clear_bottom}{}\section{v\-L\-C\-D\-\_\-\-C\-L\-E\-A\-R\-\_\-\-B\-O\-T\-T\-O\-M()}\label{_test_plans_clear_bottom}
\href{vLCD_CLEAR_BOTTOM_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_CLEAR_BOTTOM_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_CLEAR_BOTTOM_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_position}{}\section{v\-L\-C\-D\-\_\-\-G\-O\-\_\-\-T\-O\-\_\-\-P\-O\-S\-I\-T\-I\-O\-N(x,y)}\label{_test_plans_position}
\href{vLCD_GO_TO_POSITION_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_GO_TO_POSITION_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_GO_TO_POSITION_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_tophome}{}\section{v\-L\-C\-D\-\_\-\-H\-O\-M\-E\-\_\-\-T\-O\-P\-\_\-\-L\-I\-N\-E()}\label{_test_plans_tophome}
\href{vLCD_HOME_TOP_LINE_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_HOME_TOP_LINE_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_HOME_TOP_LINE_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_bottomhome}{}\section{v\-L\-C\-D\-\_\-\-H\-O\-M\-E\-\_\-\-B\-O\-T\-T\-O\-M\-\_\-\-L\-I\-N\-E()}\label{_test_plans_bottomhome}
\href{vLCD_HOME_BOTTOM_LINE_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_HOME_BOTTOM_LINE_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_HOME_BOTTOM_LINE_LOGIC.pdf}{\tt Logic Test Plans }\hypertarget{_test_plans_getlength}{}\section{x\-L\-C\-D\-\_\-\-G\-E\-T\-\_\-\-L\-E\-N\-G\-T\-H()}\label{_test_plans_getlength}
\href{vLCD_PRINT_STRING_TESTPLAN.pdf}{\tt Test Plans } \par
 \href{vLCD_PRINT_STRING_TESTPLAN_COMPLETE.pdf}{\tt Test Plans Completed } \par
 \href{vLCD_PRINT_STRING_LOGIC.pdf}{\tt Logic Test Plans } 