// Generated by CIRCT circtorg-0.0.0-658-g0d82b4bb2
module LUT(	// <stdin>:1:1
  input  [1:0]                                         I,
  output struct packed {logic [7:0] x; logic y; }[1:0] O);

  wire [3:0]                                    _GEN = {{1'h0}, {1'h1}, {1'h1}, {1'h1}};	// <stdin>:2:10, :3:10, :4:10
  wire [3:0]                                    _GEN_0 = {{1'h1}, {1'h1}, {1'h1}, {1'h1}};	// <stdin>:3:10, :6:10
  wire [3:0]                                    _GEN_1 = {{1'h1}, {1'h0}, {1'h1}, {1'h1}};	// <stdin>:2:10, :3:10, :8:10
  wire [3:0]                                    _GEN_2 = {{1'h1}, {1'h1}, {1'h1}, {1'h1}};	// <stdin>:3:10, :10:10
  wire [3:0]                                    _GEN_3 = {{1'h1}, {1'h0}, {1'h0}, {1'h0}};	// <stdin>:2:10, :3:10, :12:11
  wire [3:0]                                    _GEN_4 = {{1'h0}, {1'h0}, {1'h1}, {1'h0}};	// <stdin>:2:10, :3:10, :14:11
  wire [3:0]                                    _GEN_5 = {{1'h0}, {1'h1}, {1'h1}, {1'h0}};	// <stdin>:2:10, :3:10, :16:11
  wire [3:0]                                    _GEN_6 = {{1'h0}, {1'h0}, {1'h0}, {1'h0}};	// <stdin>:2:10, :18:11
  wire [3:0]                                    _GEN_7 = {{1'h1}, {1'h1}, {1'h1}, {1'h0}};	// <stdin>:2:10, :3:10, :21:11
  wire struct packed {logic [7:0] x; logic y; } _GEN_8 = '{x: {_GEN_6[I], _GEN_5[I], _GEN_4[I], _GEN_3[I], _GEN_2[I], _GEN_1[I], _GEN_0[I],
                _GEN[I]}, y: _GEN_7[I]};	// <stdin>:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:11, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11
  wire [3:0]                                    _GEN_9 = {{1'h0}, {1'h1}, {1'h1}, {1'h1}};	// <stdin>:2:10, :3:10, :24:11
  wire [3:0]                                    _GEN_10 = {{1'h1}, {1'h0}, {1'h1}, {1'h1}};	// <stdin>:2:10, :3:10, :26:11
  wire [3:0]                                    _GEN_11 = {{1'h0}, {1'h0}, {1'h0}, {1'h0}};	// <stdin>:2:10, :28:11
  wire [3:0]                                    _GEN_12 = {{1'h0}, {1'h1}, {1'h0}, {1'h1}};	// <stdin>:2:10, :3:10, :30:11
  wire [3:0]                                    _GEN_13 = {{1'h1}, {1'h0}, {1'h0}, {1'h0}};	// <stdin>:2:10, :3:10, :32:11
  wire [3:0]                                    _GEN_14 = {{1'h0}, {1'h0}, {1'h0}, {1'h0}};	// <stdin>:2:10, :34:11
  wire [3:0]                                    _GEN_15 = {{1'h0}, {1'h1}, {1'h1}, {1'h0}};	// <stdin>:2:10, :3:10, :36:11
  wire [3:0]                                    _GEN_16 = {{1'h0}, {1'h1}, {1'h1}, {1'h1}};	// <stdin>:2:10, :3:10, :38:11
  wire [3:0]                                    _GEN_17 = {{1'h1}, {1'h1}, {1'h0}, {1'h0}};	// <stdin>:2:10, :3:10, :41:11
  wire struct packed {logic [7:0] x; logic y; } _GEN_18 = '{x: {_GEN_16[I], _GEN_15[I], _GEN_14[I], _GEN_13[I], _GEN_12[I], _GEN_11[I], _GEN_10[I],
                _GEN_9[I]}, y: _GEN_17[I]};	// <stdin>:24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11
  assign O = {{_GEN_18}, {_GEN_8}};	// <stdin>:23:11, :43:11, :44:11, :45:5
endmodule

module complex_lut(	// <stdin>:47:1
  input  [1:0]                                         a,
  output struct packed {logic [7:0] x; logic y; }[1:0] y);

  LUT LUT_inst0 (	// <stdin>:48:10
    .I (a),
    .O (y)
  );
endmodule

