// Seed: 3207743383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_2 = 1;
  uwire id_7 = 1;
  logic id_8;
  wire  id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd24
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4
  );
  assign id_3 = id_1[1'h0 : id_3];
endmodule
