<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Vyges SPI Controller IP - synthesis_report</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="public/report-style.css" />
</head>
<body>
<header id="title-block-header">
<h1 class="title">Vyges SPI Controller IP - synthesis_report</h1>
</header>
<h1 id="spi-controller-synthesis-report">SPI Controller Synthesis
Report</h1>
<p>Generated on: Mon Jul 21 02:49:29 UTC 2025</p>
<h2 id="synthesis-summary">Synthesis Summary</h2>
<p>This report contains the synthesis results for the SPI Controller IP
using Yosys.</p>
<h2 id="key-statistics">Key Statistics</h2>
<ul>
<li><strong>Total Cells:</strong> 1,662</li>
<li><strong>Estimated Transistors:</strong> 6,648</li>
<li><strong>Technology:</strong> Sky130B</li>
<li><strong>Synthesis Tool:</strong> Yosys</li>
</ul>
<h2 id="cell-breakdown">Cell Breakdown</h2>
<table>
<thead>
<tr class="header">
<th>Cell Type</th>
<th>Count</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>ANDNOT</td>
<td>378</td>
</tr>
<tr class="even">
<td>MUX</td>
<td>251</td>
</tr>
<tr class="odd">
<td>OR</td>
<td>255</td>
</tr>
<tr class="even">
<td>DFFE_PP</td>
<td>257</td>
</tr>
<tr class="odd">
<td>DFFE_PN0P</td>
<td>221</td>
</tr>
<tr class="even">
<td>XOR</td>
<td>67</td>
</tr>
<tr class="odd">
<td>AND</td>
<td>34</td>
</tr>
<tr class="even">
<td>DFF_PN0</td>
<td>34</td>
</tr>
<tr class="odd">
<td>NAND</td>
<td>43</td>
</tr>
<tr class="even">
<td>NOT</td>
<td>43</td>
</tr>
<tr class="odd">
<td>ORNOT</td>
<td>35</td>
</tr>
<tr class="even">
<td>XNOR</td>
<td>14</td>
</tr>
<tr class="odd">
<td>NOR</td>
<td>23</td>
</tr>
<tr class="even">
<td>DFFE_PN1P</td>
<td>3</td>
</tr>
<tr class="odd">
<td>ALDFFE_PNP</td>
<td>1</td>
</tr>
<tr class="even">
<td>scopeinfo</td>
<td>3</td>
</tr>
</tbody>
</table>
<h2 id="synthesis-log">Synthesis Log</h2>
<p>The complete synthesis log is available in the build artifacts.</p>
<div class="vyges-footer">
    <p>This report was automatically generated.</p>
    <p>Copyright (c) 2025 Vyges, Inc. All rights reserved.</p>
    <p>Powered by Vyges - Build Silicon Like Software</p>
    <p><strong>Build IP Not Boilerplate</strong></p>
</div>
</body>
</html>
