verilog work "logic_example.v"
