// Seed: 2219614158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout tri1 id_3;
  output wire id_2;
  input wire id_1;
  generate
    always @(*) $clog2(57);
    ;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    output supply1 id_7
);
  assign id_1 = (id_3);
  genvar id_9;
  logic id_10;
  ;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9
  );
endmodule
