sv xilinx_vip --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_9 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/5ec1/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \

verilog xlconstant_v1_1_9 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arinsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rinsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awinsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_winsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_binsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/sc_node_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_arni_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_rni_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_awni_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_wni_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_bni_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f49a/hdl/sc_mmu_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s00mmu_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s00tr_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/63ed/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s00sic_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s00a2s_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_sarn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_srn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_sawn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_swn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_sbn_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00s2a_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00arn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00rn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00awn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00wn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00bn_0.sv" \

sv smartconnect_v1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/37bc/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m00e_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m01s2a_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_m01arn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m01rn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m01awn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m01wn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m01bn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m01e_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m02s2a_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_m02arn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_m02rn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m02awn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m02wn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m02bn_0.sv" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/sim/bd_afc3_m02e_0.sv" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_33 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

sv axi_vip_v1_1_19 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ipshared/8c45/hdl/axi_vip_v1_1_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \

verilog util_vector_logic_v2_0_4 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/3cbc" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../Final_V2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/3cbc" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/99a6/sim/design_6_util_vector_logic_0_0.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0_clk_wiz.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/6e17/design_6_clk_wiz_0_0.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/encode.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/serdes_10_to_1.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/srldelay.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/ipshared/afa8/hdl/hdmi_tx_v1_0.v" \
"../../../Final_V2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/71c9/sim/design_6_hdmi_tx_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
