// Seed: 348459457
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  type_10(
      id_3, 1 == id_5
  );
endmodule
