0.6
2019.2
Nov  6 2019
21:57:16
E:/Codes/Projects/Digital-Logic-Experimentation/lab7/lock/lock.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab7/lock/lock.srcs/sim_1/new/testbench.sv,1717083623,systemVerilog,,,,testbench,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab7/lock/lock.srcs/sources_1/new/lock.sv,1717080169,systemVerilog,,E:/Codes/Projects/Digital-Logic-Experimentation/lab7/lock/lock.srcs/sim_1/new/testbench.sv,,lock,,,,,,,,
