# 1 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts" 2





/dts-v1/;

# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 9 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sdx75-gcc.h" 1
# 11 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 13 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 14 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 15 "../arch/arm64/boot/dts/qcom/sdx75.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;
 interrupt-parent = <&intc>;

 chosen: chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_0>;

   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_100>;

   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_200>;

   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_300>;

   L2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   CPU_OFF: cpu-sleep-0 {
    compatible = "arm,idle-state";
    entry-latency-us = <235>;
    exit-latency-us = <428>;
    min-residency-us = <1774>;
    arm,psci-suspend-param = <0x40000003>;
    local-timer-stop;
   };

   CPU_RAIL_OFF: cpu-rail-sleep-1 {
    compatible = "arm,idle-state";
    entry-latency-us = <800>;
    exit-latency-us = <750>;
    min-residency-us = <4090>;
    arm,psci-suspend-param = <0x40000004>;
    local-timer-stop;
   };

  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <1050>;
    exit-latency-us = <2500>;
    min-residency-us = <5309>;
   };

   CLUSTER_SLEEP_1: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41001344>;
    entry-latency-us = <2761>;
    exit-latency-us = <3964>;
    min-residency-us = <8467>;
   };

   CLUSTER_SLEEP_2: cluster-sleep-2 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x4100b344>;
    entry-latency-us = <2793>;
    exit-latency-us = <4023>;
    min-residency-us = <9826>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sdx75", "qcom,scm";
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF &CPU_RAIL_OFF>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF &CPU_RAIL_OFF>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF &CPU_RAIL_OFF>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&CPU_OFF &CPU_RAIL_OFF>;
  };

  CLUSTER_PD: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_1 &CLUSTER_SLEEP_2>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gunyah_hyp_mem: gunyah-hyp@80000000 {
   reg = <0x0 0x80000000 0x0 0x800000>;
   no-map;
  };

  hyp_elf_package_mem: hyp-elf-package@80800000 {
   reg = <0x0 0x80800000 0x0 0x200000>;
   no-map;
  };

  access_control_db_mem: access-control-db@81380000 {
   reg = <0x0 0x81380000 0x0 0x80000>;
   no-map;
  };

  qteetz_mem: qteetz@814e0000 {
   reg = <0x0 0x814e0000 0x0 0x2a0000>;
   no-map;
  };

  trusted_apps_mem: trusted-apps@81780000 {
   reg = <0x0 0x81780000 0x0 0xa00000>;
   no-map;
  };

  xbl_ramdump_mem: xbl-ramdump@87a00000 {
   reg = <0x0 0x87a00000 0x0 0x1c0000>;
   no-map;
  };

  cpucp_fw_mem: cpucp-fw@87c00000 {
   reg = <0x0 0x87c00000 0x0 0x100000>;
   no-map;
  };

  xbl_dtlog_mem: xbl-dtlog@87d00000 {
   reg = <0x0 0x87d00000 0x0 0x40000>;
   no-map;
  };

  xbl_sc_mem: xbl-sc@87d40000 {
   reg = <0x0 0x87d40000 0x0 0x40000>;
   no-map;
  };

  modem_efs_shared_mem: modem-efs-shared@87d80000 {
   reg = <0x0 0x87d80000 0x0 0x10000>;
   no-map;
  };

  aop_image_mem: aop-image@87e00000 {
   reg = <0x0 0x87e00000 0x0 0x20000>;
   no-map;
  };

  smem_mem: smem@87e20000 {
   reg = <0x0 0x87e20000 0x0 0xc0000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@87ee0000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x87ee0000 0x0 0x20000>;
   no-map;
  };

  aop_config_mem: aop-config@87f00000 {
   reg = <0x0 0x87f00000 0x0 0x20000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@87f20000 {
   reg = <0x0 0x87f20000 0x0 0x10000>;
   no-map;
  };

  secdata_mem: secdata@87f30000 {
   reg = <0x0 0x87f30000 0x0 0x1000>;
   no-map;
  };

  tme_crashdump_mem: tme-crashdump@87f31000 {
   reg = <0x0 0x87f31000 0x0 0x40000>;
   no-map;
  };

  tme_log_mem: tme-log@87f71000 {
   reg = <0x0 0x87f71000 0x0 0x4000>;
   no-map;
  };

  uefi_log_mem: uefi-log@87f75000 {
   reg = <0x0 0x87f75000 0x0 0x10000>;
   no-map;
  };

  qdss_mem: qdss@88800000 {
   reg = <0x0 0x88800000 0x0 0x300000>;
   no-map;
  };

  audio_heap_mem: audio-heap@88b00000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x88b00000 0x0 0x400000>;
   no-map;
  };

  mpss_dsmharq_mem: mpss-dsmharq@88f00000 {
   reg = <0x0 0x88f00000 0x0 0x5080000>;
   no-map;
  };

  q6_mpss_dtb_mem: q6-mpss-dtb@8df80000 {
   reg = <0x0 0x8df80000 0x0 0x80000>;
   no-map;
  };

  mpssadsp_mem: mpssadsp@8e000000 {
   reg = <0x0 0x8e000000 0x0 0xf400000>;
   no-map;
  };

  gunyah_trace_buffer_mem: gunyah-trace-buffer@bdb00000 {
   reg = <0x0 0xbdb00000 0x0 0x2000000>;
   no-map;
  };

  smmu_debug_buf_mem: smmu-debug-buf@bfb00000 {
   reg = <0x0 0xbfb00000 0x0 0x100000>;
   no-map;
  };

  hyp_smmu_s2_pt_mem: hyp-smmu-s2-pt@bfc00000 {
   reg = <0x0 0xbfc00000 0x0 0x400000>;
   no-map;
  };
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 soc: soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@80000 {
   compatible = "qcom,sdx75-gcc";
   reg = <0x0 0x0080000 0x0 0x1f7400>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x009c0000 0x0 0x2000>;
   clocks = <&gcc 119>,
     <&gcc 120>;
   clock-names = "m-ahb",
          "s-ahb";
   iommus = <&apps_smmu 0xe3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   uart1: serial@984000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00984000 0x0 0x4000>;
    clocks = <&gcc 103>;
    clock-names = "se";
    interrupts = <0 338 4>;
    pinctrl-0 = <&qupv3_se1_2uart_active>;
    pinctrl-1 = <&qupv3_se1_2uart_sleep>;
    pinctrl-names = "default",
      "sleep";
    status = "disabled";
   };
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sdx75-pdc", "qcom,pdc";
   reg = <0x0 0xb220000 0x0 0x30000>,
         <0x0 0x174000f0 0x0 0x64>;
   qcom,pdc-ranges = <0 147 52>,
       <52 266 32>,
       <84 500 59>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  spmi_bus: spmi@c400000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c400000 0x0 0x3000>,
         <0x0 0x0c500000 0x0 0x400000>,
         <0x0 0x0c440000 0x0 0x80000>,
         <0x0 0x0c4c0000 0x0 0x10000>,
         <0x0 0x0c42d000 0x0 0x4000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";
   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";
   qcom,ee = <0>;
   qcom,channel = <0>;
   qcom,bus-id = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f000000 {
   compatible = "qcom,sdx75-tlmm";
   reg = <0x0 0x0f000000 0x0 0x400000>;
   interrupts = <0 212 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 133>;
   interrupt-controller;
   #interrupt-cells = <2>;
   wakeup-parent = <&pdc>;

   qupv3_se1_2uart_active: qupv3-se1-2uart-active-state {
    tx-pins {
     pins = "gpio12";
     function = "qup_se1_l2_mira";
     drive-strength = <2>;
     bias-disable;
    };

    rx-pins {
     pins = "gpio13";
     function = "qup_se1_l3_mira";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se1_2uart_sleep: qupv3-se1-2uart-sleep-state {
    pins = "gpio12", "gpio13";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sdx75-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15000000 0x0 0x40000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   dma-coherent;
   interrupts = <0 65 4>,
         <0 68 4>,
         <0 69 4>,
         <0 70 4>,
         <0 71 4>,
         <0 72 4>,
         <0 73 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 298 4>,
         <0 299 4>,
         <0 300 4>,
         <0 301 4>,
         <0 302 4>,
         <0 303 4>,
         <0 304 4>,
         <0 305 4>,
         <0 306 4>;
  };

  intc: interrupt-controller@17200000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   reg = <0x0 0x17200000 0x0 0x10000>,
         <0x0 0x17260000 0x0 0x80000>;
   interrupts = <1 9 4>;
  };

  timer@17420000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17420000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;

   frame@17421000 {
    reg = <0x17421000 0x1000>,
          <0x17422000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
   };

   frame@17423000 {
    reg = <0x17423000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@17425000 {
    reg = <0x17425000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@17427000 {
    reg = <0x17427000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@17429000 {
    reg = <0x17429000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@1742b000 {
    reg = <0x1742b000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@1742d000 {
    reg = <0x1742d000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@17a00000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a10000 0x0 0x10000>,
         <0x0 0x17a20000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;

   power-domains = <&CLUSTER_PD>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 3>,
       <0 2>,
       <1 2>,
       <3 0>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sdx75-rpmh-clk";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sdx75-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-16 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-48 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp-64 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp-128 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp-192 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp-256 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-320 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-336 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-384 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-416 {
      opp-level = <416>;
     };
    };
   };
  };

  cpufreq_hw: cpufreq@17d91000 {
   compatible = "qcom,sdx75-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0x0 0x17d91000 0x0 0x1000>;
   reg-names = "freq-domain0";
   clocks = <&rpmhcc 0>,
     <&gcc 0>;
   clock-names = "xo",
          "alternate";
   interrupts = <0 30 4>;
   interrupt-names = "dcvsh-irq-0";
   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 12 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 10 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/pm7550ba.dtsi" 1






# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "../arch/arm64/boot/dts/qcom/pm7550ba.dtsi" 2

/ {
 thermal-zones {
  pm7550ba-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm7550ba_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm7550ba: pmic@7 {
  compatible = "qcom,pm7550ba", "qcom,spmi-pmic";
  reg = <7 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm7550ba_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x7 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm7550ba_gpios: gpio@8800 {
   compatible = "qcom,pm7550ba-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm7550ba_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm7550ba_eusb2_repeater: phy@fd00 {
   compatible = "qcom,pm7550ba-eusb2-repeater", "qcom,pm8550b-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };
};
# 11 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/pmk8550.dtsi" 1





# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "../arch/arm64/boot/dts/qcom/pmk8550.dtsi" 2




/ {
 reboot-mode {
  compatible = "nvmem-reboot-mode";
  nvmem-cells = <&reboot_reason>;
  nvmem-cell-names = "reboot-mode";
  mode-recovery = <0x01>;
  mode-bootloader = <0x02>;
 };
};

&spmi_bus {
 pmk8550: pmic@0 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8550_pon: pon@1300 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1300>, <0x800>;
   reg-names = "hlos", "pbs";

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8550_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
  };

  pmk8550_sdam_2: nvram@7100 {
   compatible = "qcom,spmi-sdam";
   reg = <0x7100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x7100 0x100>;

   reboot_reason: reboot-reason@48 {
    reg = <0x48 0x1>;
    bits = <1 7>;
   };
  };

  pmk8550_gpios: gpio@8800 {
   compatible = "qcom,pmk8550-gpio", "qcom,spmi-gpio";
   reg = <0xb800>;
   gpio-controller;
   gpio-ranges = <&pmk8550_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 12 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/pmx75.dtsi" 1








/ {
 thermal-zones {
  pmx75-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pmx75_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmx75: pmic@1 {
  compatible = "qcom,pmx75", "qcom,spmi-pmic";
  reg = <1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmx75_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmx75_gpios: gpio@8800 {
   compatible = "qcom,pmx75-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmx75_gpios 0 0 16>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 13 "../arch/arm64/boot/dts/qcom/sdx75-idp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SDX75 IDP";
 compatible = "qcom,sdx75-idp", "qcom,sdx75";

 aliases {
  serial0 = &uart1;
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
 };

 vph_ext: vph-ext-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_ext";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
 };

 vreg_bob_3p3: pmx75-bob {
  compatible = "regulator-fixed";
  regulator-name = "vreg_bob_3p3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  vin-supply = <&vph_ext>;
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pmx75-rpmh-regulators";
  qcom,pmic-id = "b";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;
  vdd-l1-supply = <&vreg_s2b_1p224>;
  vdd-l2-l18-supply = <&vreg_s2b_1p224>;
  vdd-l3-supply = <&vreg_s7b_0p936>;
  vdd-l4-l16-supply = <&vreg_s7b_0p936>;
  vdd-l5-l6-supply = <&vreg_s4b_1p824>;
  vdd-l7-supply = <&vreg_s7b_0p936>;
  vdd-l8-l9-supply = <&vreg_s8b_0p824>;
  vdd-l10-supply = <&vreg_bob_3p3>;
  vdd-l11-l13-supply = <&vreg_bob_3p3>;
  vdd-l12-supply = <&vreg_s2b_1p224>;
  vdd-l14-supply = <&vreg_s3b_0p752>;
  vdd-l15-supply = <&vreg_s2b_1p224>;
  vdd-l17-supply = <&vreg_s8b_0p824>;
  vdd-l19-supply = <&vreg_s7b_0p936>;
  vdd-l20-l21-supply = <&vreg_s7b_0p936>;

  vreg_s2b_1p224: smps2 {
   regulator-name = "vreg_s2b_1p224";
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1350000>;
  };

  vreg_s3b_0p752: smps3 {
   regulator-name = "vreg_s3b_0p752";
   regulator-min-microvolt = <684000>;
   regulator-max-microvolt = <904000>;
  };

  vreg_s4b_1p824: smps4 {
   regulator-name = "vreg_s4b_1p824";
   regulator-min-microvolt = <1824000>;
   regulator-max-microvolt = <1904000>;
  };

  vreg_s7b_0p936: smps7 {
   regulator-name = "vreg_s7b_0p936";
   regulator-min-microvolt = <352000>;
   regulator-max-microvolt = <1060000>;
  };

  vreg_s8b_0p824: smps8 {
   regulator-name = "vreg_s8b_0p824";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1100000>;
  };

  vreg_l1b_1p2: ldo1 {
   regulator-name = "vreg_l1b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2b_1p128: ldo2 {
   regulator-name = "vreg_l2b_1p128";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1160000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3b_0p896: ldo3 {
   regulator-name = "vreg_l3b_0p896";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <1040000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4b_0p88: ldo4 {
   regulator-name = "vreg_l4b_0p88";
   regulator-min-microvolt = <864000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5b_1p776: ldo5 {
   regulator-name = "vreg_l5b_1p776";
   regulator-min-microvolt = <1770000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6b_1p8: ldo6 {
   regulator-name = "vreg_l6b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7b_0p904: ldo7 {
   regulator-name = "vreg_l7b_0p904";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8b_0p8: ldo8 {
   regulator-name = "vreg_l8b_0p8";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9b_0p752: ldo9 {
   regulator-name = "vreg_l9b_0p752";
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10b_3p08: ldo10 {
   regulator-name = "vreg_l10b_3p08";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3088000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11b_1p8: ldo11 {
   regulator-name = "vreg_l11b_1p8";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12b_1p2: ldo12 {
   regulator-name = "vreg_l12b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13b_1p8: ldo13 {
   regulator-name = "vreg_l13b_1p8";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14b_0p624: ldo14 {
   regulator-name = "vreg_l14b_0p624";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15b_1p2: ldo15 {
   regulator-name = "vreg_l15b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16b_0p912: ldo16 {
   regulator-name = "vreg_l16b_0p912";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
  };

  vreg_l17b_0p752: ldo17 {
   regulator-name = "vreg_l17b_0p752";
   regulator-min-microvolt = <684000>;
   regulator-max-microvolt = <957600>;
   regulator-initial-mode = <3>;
  };

  vreg_l19b_0p952: ldo19 {
   regulator-name = "vreg_l19b_0p952";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l20b_0p912: ldo20 {
   regulator-name = "vreg_l20b_0p912";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <952000>;
   regulator-initial-mode = <3>;
  };

  vreg_l21b_0p856: ldo21 {
   regulator-name = "vreg_l21b_0p856";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <1000000>;
   regulator-initial-mode = <3>;
  };
 };
};

&chosen {
 stdout-path = "serial0:115200n8";
};

&qupv3_id_0 {
 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <110 6>;
};

&uart1 {
 status = "okay";
};
