{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.35811e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.07063e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.80755e-11,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.07063e-10,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 63.8112,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 367.853,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 41.2896,
	"finish__design__instance__count__class:multi_input_combinational_cell": 297,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2214.62,
	"finish__design__instance__count": 417,
	"finish__design__instance__area": 2687.58,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.676226,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.852135,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 8.07341e-13,
	"finish__power__switching__total": 9.72117e-13,
	"finish__power__leakage__total": 1.0178e-09,
	"finish__power__total": 1.01958e-09,
	"finish__design__io": 98,
	"finish__design__die__area": 4237.36,
	"finish__design__core__area": 3743.59,
	"finish__design__instance__count": 465,
	"finish__design__instance__area": 2747.64,
	"finish__design__instance__count__stdcell": 465,
	"finish__design__instance__area__stdcell": 2747.64,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.733957,
	"finish__design__instance__utilization__stdcell": 0.733957,
	"finish__design__rows": 22,
	"finish__design__rows:unithd": 22,
	"finish__design__sites": 2992,
	"finish__design__sites:unithd": 2992,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}