#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a5c76f65190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a5c76f65320 .scope module, "tb_full_add" "tb_full_add" 3 2;
 .timescale -9 -9;
P_0x5a5c76f654b0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x5a5c76fbd7b0_0 .net *"_ivl_0", 1 0, L_0x5a5c76fbe8e0;  1 drivers
v0x5a5c76fbd8b0_0 .net *"_ivl_10", 1 0, L_0x5a5c76fbec90;  1 drivers
L_0x71850ca9f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a5c76fbd990_0 .net *"_ivl_13", 0 0, L_0x71850ca9f0a8;  1 drivers
L_0x71850ca9f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a5c76fbda50_0 .net *"_ivl_3", 0 0, L_0x71850ca9f018;  1 drivers
v0x5a5c76fbdb30_0 .net *"_ivl_4", 1 0, L_0x5a5c76fbe9d0;  1 drivers
L_0x71850ca9f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a5c76fbdc10_0 .net *"_ivl_7", 0 0, L_0x71850ca9f060;  1 drivers
v0x5a5c76fbdcf0_0 .net *"_ivl_8", 1 0, L_0x5a5c76fbeae0;  1 drivers
v0x5a5c76fbddd0_0 .var "a", 0 0;
v0x5a5c76fbde70_0 .var "b", 0 0;
v0x5a5c76fbdf10_0 .var "c", 0 0;
v0x5a5c76fbdfe0_0 .var "clk", 0 0;
v0x5a5c76fbe080_0 .net "co", 0 0, L_0x5a5c76fbe820;  1 drivers
v0x5a5c76fbe150_0 .net "result", 1 0, L_0x5a5c76fbedb0;  1 drivers
v0x5a5c76fbe1f0_0 .var "rst", 0 0;
v0x5a5c76fbe290_0 .net "s", 0 0, L_0x5a5c76f913d0;  1 drivers
E_0x5a5c76fa4fe0 .event posedge, v0x5a5c76fbdfe0_0;
L_0x5a5c76fbe8e0 .concat [ 1 1 0 0], v0x5a5c76fbddd0_0, L_0x71850ca9f018;
L_0x5a5c76fbe9d0 .concat [ 1 1 0 0], v0x5a5c76fbde70_0, L_0x71850ca9f060;
L_0x5a5c76fbeae0 .arith/sum 2, L_0x5a5c76fbe8e0, L_0x5a5c76fbe9d0;
L_0x5a5c76fbec90 .concat [ 1 1 0 0], v0x5a5c76fbdf10_0, L_0x71850ca9f0a8;
L_0x5a5c76fbedb0 .arith/sum 2, L_0x5a5c76fbeae0, L_0x5a5c76fbec90;
S_0x5a5c76fa3f10 .scope module, "DUT" "full_add" 3 18, 4 2 0, S_0x5a5c76f65320;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0x5a5c76f90d20 .functor XOR 1, v0x5a5c76fbddd0_0, v0x5a5c76fbde70_0, C4<0>, C4<0>;
L_0x5a5c76f913d0 .functor XOR 1, L_0x5a5c76f90d20, v0x5a5c76fbdf10_0, C4<0>, C4<0>;
L_0x5a5c76fbe4f0 .functor AND 1, v0x5a5c76fbddd0_0, v0x5a5c76fbde70_0, C4<1>, C4<1>;
L_0x5a5c76fbe580 .functor AND 1, v0x5a5c76fbde70_0, v0x5a5c76fbdf10_0, C4<1>, C4<1>;
L_0x5a5c76fbe620 .functor OR 1, L_0x5a5c76fbe4f0, L_0x5a5c76fbe580, C4<0>, C4<0>;
L_0x5a5c76fbe6e0 .functor AND 1, v0x5a5c76fbdf10_0, v0x5a5c76fbddd0_0, C4<1>, C4<1>;
L_0x5a5c76fbe820 .functor OR 1, L_0x5a5c76fbe620, L_0x5a5c76fbe6e0, C4<0>, C4<0>;
v0x5a5c76f90ec0_0 .net *"_ivl_0", 0 0, L_0x5a5c76f90d20;  1 drivers
v0x5a5c76f918d0_0 .net *"_ivl_10", 0 0, L_0x5a5c76fbe6e0;  1 drivers
v0x5a5c76fbd080_0 .net *"_ivl_4", 0 0, L_0x5a5c76fbe4f0;  1 drivers
v0x5a5c76fbd140_0 .net *"_ivl_6", 0 0, L_0x5a5c76fbe580;  1 drivers
v0x5a5c76fbd220_0 .net *"_ivl_8", 0 0, L_0x5a5c76fbe620;  1 drivers
v0x5a5c76fbd350_0 .net "a", 0 0, v0x5a5c76fbddd0_0;  1 drivers
v0x5a5c76fbd410_0 .net "b", 0 0, v0x5a5c76fbde70_0;  1 drivers
v0x5a5c76fbd4d0_0 .net "c", 0 0, v0x5a5c76fbdf10_0;  1 drivers
v0x5a5c76fbd590_0 .net "co", 0 0, L_0x5a5c76fbe820;  alias, 1 drivers
v0x5a5c76fbd650_0 .net "s", 0 0, L_0x5a5c76f913d0;  alias, 1 drivers
    .scope S_0x5a5c76f65320;
T_0 ;
    %delay 5, 0;
    %load/vec4 v0x5a5c76fbdfe0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x5a5c76fbdfe0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a5c76f65320;
T_1 ;
    %wait E_0x5a5c76fa4fe0;
    %load/vec4 v0x5a5c76fbe1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x5a5c76fbdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5c76fbde70_0, 0;
    %assign/vec4 v0x5a5c76fbddd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %vpi_func 3 35 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000111 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x5a5c76fbdf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5c76fbde70_0, 0;
    %assign/vec4 v0x5a5c76fbddd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a5c76f65320;
T_2 ;
    %wait E_0x5a5c76fa4fe0;
    %load/vec4 v0x5a5c76fbe1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call/w 3 44 "$display", "====================== Half Adder Simulation ===================" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a5c76fbe150_0;
    %load/vec4 v0x5a5c76fbe080_0;
    %load/vec4 v0x5a5c76fbe290_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5a5c76fbe080_0;
    %load/vec4 v0x5a5c76fbe290_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 47 "$display", "a = %0d, b = %0d, c = %0d :: Expected Result = %0d == Simulated Result = %0d", v0x5a5c76fbddd0_0, v0x5a5c76fbde70_0, v0x5a5c76fbdf10_0, v0x5a5c76fbe150_0, S<0,vec4,u2> {1 0 0};
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5a5c76fbe080_0;
    %load/vec4 v0x5a5c76fbe290_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 49 "$display", "a = %0d, b = %0d, c = %0d :: Expected Result = %0d != Simulated Result = %0d\012", v0x5a5c76fbddd0_0, v0x5a5c76fbde70_0, v0x5a5c76fbdf10_0, v0x5a5c76fbe150_0, S<0,vec4,u2> {1 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a5c76f65320;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a5c76fbe1f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5c76fbe1f0_0, 0, 1;
    %delay 185, 0;
    %vpi_call/w 3 60 "$display", "Simulation PASS ;)\012" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a5c76f65320;
T_4 ;
    %vpi_call/w 3 67 "$dumpfile", "tb_full_add.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a5c76f65320 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_full_add.sv";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/full_add/full_add.sv";
