
Bai5_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034d8  08007c14  08007c14  00017c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0ec  0800b0ec  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0ec  0800b0ec  0001b0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0f4  0800b0f4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0f4  0800b0f4  0001b0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0f8  0800b0f8  0001b0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b0fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000324  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000039c  2000039c  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001caa8  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cac  00000000  00000000  0003cb50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001550  00000000  00000000  00040800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013c0  00000000  00000000  00041d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000246ad  00000000  00000000  00043110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c20a  00000000  00000000  000677bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d377f  00000000  00000000  000839c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00157146  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c74  00000000  00000000  0015719c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007bfc 	.word	0x08007bfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08007bfc 	.word	0x08007bfc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2108      	movs	r1, #8
 8000580:	4802      	ldr	r0, [pc, #8]	; (800058c <button_init+0x14>)
 8000582:	f002 fec7 	bl	8003314 <HAL_GPIO_WritePin>
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40020c00 	.word	0x40020c00

08000590 <button_Scan>:

void button_Scan(){
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2108      	movs	r1, #8
 800059a:	482f      	ldr	r0, [pc, #188]	; (8000658 <button_Scan+0xc8>)
 800059c:	f002 feba 	bl	8003314 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	482c      	ldr	r0, [pc, #176]	; (8000658 <button_Scan+0xc8>)
 80005a6:	f002 feb5 	bl	8003314 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005aa:	230a      	movs	r3, #10
 80005ac:	2202      	movs	r2, #2
 80005ae:	492b      	ldr	r1, [pc, #172]	; (800065c <button_Scan+0xcc>)
 80005b0:	482b      	ldr	r0, [pc, #172]	; (8000660 <button_Scan+0xd0>)
 80005b2:	f004 fcdc 	bl	8004f6e <HAL_SPI_Receive>
	  int button_index = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005be:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005c0:	2300      	movs	r3, #0
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	e03f      	b.n	8000646 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db06      	blt.n	80005da <button_Scan+0x4a>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b03      	cmp	r3, #3
 80005d0:	dc03      	bgt.n	80005da <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	3304      	adds	r3, #4
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e018      	b.n	800060c <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2b03      	cmp	r3, #3
 80005de:	dd07      	ble.n	80005f0 <button_Scan+0x60>
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b07      	cmp	r3, #7
 80005e4:	dc04      	bgt.n	80005f0 <button_Scan+0x60>
			  button_index = 7 - i;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f1c3 0307 	rsb	r3, r3, #7
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	e00d      	b.n	800060c <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b07      	cmp	r3, #7
 80005f4:	dd06      	ble.n	8000604 <button_Scan+0x74>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b0b      	cmp	r3, #11
 80005fa:	dc03      	bgt.n	8000604 <button_Scan+0x74>
			  button_index = i + 4;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3304      	adds	r3, #4
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	e003      	b.n	800060c <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f1c3 0317 	rsb	r3, r3, #23
 800060a:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 800060c:	4b13      	ldr	r3, [pc, #76]	; (800065c <button_Scan+0xcc>)
 800060e:	881a      	ldrh	r2, [r3, #0]
 8000610:	897b      	ldrh	r3, [r7, #10]
 8000612:	4013      	ands	r3, r2
 8000614:	b29b      	uxth	r3, r3
 8000616:	2b00      	cmp	r3, #0
 8000618:	d005      	beq.n	8000626 <button_Scan+0x96>
 800061a:	4a12      	ldr	r2, [pc, #72]	; (8000664 <button_Scan+0xd4>)
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	2100      	movs	r1, #0
 8000620:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000624:	e009      	b.n	800063a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000626:	4a0f      	ldr	r2, [pc, #60]	; (8000664 <button_Scan+0xd4>)
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800062e:	3301      	adds	r3, #1
 8000630:	b299      	uxth	r1, r3
 8000632:	4a0c      	ldr	r2, [pc, #48]	; (8000664 <button_Scan+0xd4>)
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800063a:	897b      	ldrh	r3, [r7, #10]
 800063c:	085b      	lsrs	r3, r3, #1
 800063e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3301      	adds	r3, #1
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b0f      	cmp	r3, #15
 800064a:	ddbc      	ble.n	80005c6 <button_Scan+0x36>
	  }
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020c00 	.word	0x40020c00
 800065c:	20000094 	.word	0x20000094
 8000660:	20000200 	.word	0x20000200
 8000664:	200000f0 	.word	0x200000f0

08000668 <ds3231_Write>:
			;
	};
}

void ds3231_Write(uint8_t address, uint8_t value)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b088      	sub	sp, #32
 800066c:	af04      	add	r7, sp, #16
 800066e:	4603      	mov	r3, r0
 8000670:	460a      	mov	r2, r1
 8000672:	71fb      	strb	r3, [r7, #7]
 8000674:	4613      	mov	r3, r2
 8000676:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8000678:	79bb      	ldrb	r3, [r7, #6]
 800067a:	4618      	mov	r0, r3
 800067c:	f002 fa26 	bl	8002acc <DEC2BCD>
 8000680:	4603      	mov	r3, r0
 8000682:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1, 10);
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	b29a      	uxth	r2, r3
 8000688:	230a      	movs	r3, #10
 800068a:	9302      	str	r3, [sp, #8]
 800068c:	2301      	movs	r3, #1
 800068e:	9301      	str	r3, [sp, #4]
 8000690:	f107 030f 	add.w	r3, r7, #15
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	2301      	movs	r3, #1
 8000698:	21d0      	movs	r1, #208	; 0xd0
 800069a:	4803      	ldr	r0, [pc, #12]	; (80006a8 <ds3231_Write+0x40>)
 800069c:	f002 ffb2 	bl	8003604 <HAL_I2C_Mem_Write>
}
 80006a0:	bf00      	nop
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000170 	.word	0x20000170

080006ac <ds3231_ReadTime>:

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, time_data, 7, 50);
}

void ds3231_ReadTime()
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80006b2:	230a      	movs	r3, #10
 80006b4:	9302      	str	r3, [sp, #8]
 80006b6:	2307      	movs	r3, #7
 80006b8:	9301      	str	r3, [sp, #4]
 80006ba:	4b25      	ldr	r3, [pc, #148]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2301      	movs	r3, #1
 80006c0:	2200      	movs	r2, #0
 80006c2:	21d0      	movs	r1, #208	; 0xd0
 80006c4:	4823      	ldr	r0, [pc, #140]	; (8000754 <ds3231_ReadTime+0xa8>)
 80006c6:	f003 f897 	bl	80037f8 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 80006ca:	4b21      	ldr	r3, [pc, #132]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 f9e2 	bl	8002a98 <BCD2DEC>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b1f      	ldr	r3, [pc, #124]	; (8000758 <ds3231_ReadTime+0xac>)
 80006da:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 80006dc:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006de:	785b      	ldrb	r3, [r3, #1]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f002 f9d9 	bl	8002a98 <BCD2DEC>
 80006e6:	4603      	mov	r3, r0
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b1c      	ldr	r3, [pc, #112]	; (800075c <ds3231_ReadTime+0xb0>)
 80006ec:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 80006ee:	4b18      	ldr	r3, [pc, #96]	; (8000750 <ds3231_ReadTime+0xa4>)
 80006f0:	789b      	ldrb	r3, [r3, #2]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 f9d0 	bl	8002a98 <BCD2DEC>
 80006f8:	4603      	mov	r3, r0
 80006fa:	461a      	mov	r2, r3
 80006fc:	4b18      	ldr	r3, [pc, #96]	; (8000760 <ds3231_ReadTime+0xb4>)
 80006fe:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000700:	4b13      	ldr	r3, [pc, #76]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000702:	78db      	ldrb	r3, [r3, #3]
 8000704:	4618      	mov	r0, r3
 8000706:	f002 f9c7 	bl	8002a98 <BCD2DEC>
 800070a:	4603      	mov	r3, r0
 800070c:	461a      	mov	r2, r3
 800070e:	4b15      	ldr	r3, [pc, #84]	; (8000764 <ds3231_ReadTime+0xb8>)
 8000710:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8000712:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000714:	791b      	ldrb	r3, [r3, #4]
 8000716:	4618      	mov	r0, r3
 8000718:	f002 f9be 	bl	8002a98 <BCD2DEC>
 800071c:	4603      	mov	r3, r0
 800071e:	461a      	mov	r2, r3
 8000720:	4b11      	ldr	r3, [pc, #68]	; (8000768 <ds3231_ReadTime+0xbc>)
 8000722:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8000724:	4b0a      	ldr	r3, [pc, #40]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000726:	795b      	ldrb	r3, [r3, #5]
 8000728:	4618      	mov	r0, r3
 800072a:	f002 f9b5 	bl	8002a98 <BCD2DEC>
 800072e:	4603      	mov	r3, r0
 8000730:	461a      	mov	r2, r3
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <ds3231_ReadTime+0xc0>)
 8000734:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8000736:	4b06      	ldr	r3, [pc, #24]	; (8000750 <ds3231_ReadTime+0xa4>)
 8000738:	799b      	ldrb	r3, [r3, #6]
 800073a:	4618      	mov	r0, r3
 800073c:	f002 f9ac 	bl	8002a98 <BCD2DEC>
 8000740:	4603      	mov	r3, r0
 8000742:	461a      	mov	r2, r3
 8000744:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <ds3231_ReadTime+0xc4>)
 8000746:	701a      	strb	r2, [r3, #0]
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000118 	.word	0x20000118
 8000754:	20000170 	.word	0x20000170
 8000758:	20000110 	.word	0x20000110
 800075c:	20000112 	.word	0x20000112
 8000760:	20000115 	.word	0x20000115
 8000764:	20000114 	.word	0x20000114
 8000768:	20000113 	.word	0x20000113
 800076c:	20000116 	.word	0x20000116
 8000770:	20000111 	.word	0x20000111

08000774 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08e      	sub	sp, #56	; 0x38
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]
 800078a:	615a      	str	r2, [r3, #20]
 800078c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800078e:	463b      	mov	r3, r7
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]
 800079c:	615a      	str	r2, [r3, #20]
 800079e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <MX_FSMC_Init+0xec>)
 80007a2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80007a6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80007a8:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <MX_FSMC_Init+0xec>)
 80007aa:	4a2e      	ldr	r2, [pc, #184]	; (8000864 <MX_FSMC_Init+0xf0>)
 80007ac:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80007ae:	4b2c      	ldr	r3, [pc, #176]	; (8000860 <MX_FSMC_Init+0xec>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80007b4:	4b2a      	ldr	r3, [pc, #168]	; (8000860 <MX_FSMC_Init+0xec>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80007ba:	4b29      	ldr	r3, [pc, #164]	; (8000860 <MX_FSMC_Init+0xec>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80007c0:	4b27      	ldr	r3, [pc, #156]	; (8000860 <MX_FSMC_Init+0xec>)
 80007c2:	2210      	movs	r2, #16
 80007c4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80007c6:	4b26      	ldr	r3, [pc, #152]	; (8000860 <MX_FSMC_Init+0xec>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80007cc:	4b24      	ldr	r3, [pc, #144]	; (8000860 <MX_FSMC_Init+0xec>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80007d2:	4b23      	ldr	r3, [pc, #140]	; (8000860 <MX_FSMC_Init+0xec>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80007d8:	4b21      	ldr	r3, [pc, #132]	; (8000860 <MX_FSMC_Init+0xec>)
 80007da:	2200      	movs	r2, #0
 80007dc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80007de:	4b20      	ldr	r3, [pc, #128]	; (8000860 <MX_FSMC_Init+0xec>)
 80007e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007e4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80007e6:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <MX_FSMC_Init+0xec>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <MX_FSMC_Init+0xec>)
 80007ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007f2:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80007f4:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_FSMC_Init+0xec>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80007fa:	4b19      	ldr	r3, [pc, #100]	; (8000860 <MX_FSMC_Init+0xec>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000800:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_FSMC_Init+0xec>)
 8000802:	2200      	movs	r2, #0
 8000804:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000806:	230f      	movs	r3, #15
 8000808:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800080a:	230f      	movs	r3, #15
 800080c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800080e:	233c      	movs	r3, #60	; 0x3c
 8000810:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000812:	2300      	movs	r3, #0
 8000814:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000816:	2310      	movs	r3, #16
 8000818:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800081a:	2311      	movs	r3, #17
 800081c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800081e:	2300      	movs	r3, #0
 8000820:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000822:	2308      	movs	r3, #8
 8000824:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000826:	230f      	movs	r3, #15
 8000828:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800082a:	2309      	movs	r3, #9
 800082c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000832:	2310      	movs	r3, #16
 8000834:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000836:	2311      	movs	r3, #17
 8000838:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800083a:	2300      	movs	r3, #0
 800083c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800083e:	463a      	mov	r2, r7
 8000840:	f107 031c 	add.w	r3, r7, #28
 8000844:	4619      	mov	r1, r3
 8000846:	4806      	ldr	r0, [pc, #24]	; (8000860 <MX_FSMC_Init+0xec>)
 8000848:	f004 ff74 	bl	8005734 <HAL_SRAM_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000852:	f000 ffb3 	bl	80017bc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000856:	bf00      	nop
 8000858:	3738      	adds	r7, #56	; 0x38
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000120 	.word	0x20000120
 8000864:	a0000104 	.word	0xa0000104

08000868 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800087c:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <HAL_FSMC_MspInit+0x88>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d131      	bne.n	80008e8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000884:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <HAL_FSMC_MspInit+0x88>)
 8000886:	2201      	movs	r2, #1
 8000888:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	603b      	str	r3, [r7, #0]
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <HAL_FSMC_MspInit+0x8c>)
 8000890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000892:	4a18      	ldr	r2, [pc, #96]	; (80008f4 <HAL_FSMC_MspInit+0x8c>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6393      	str	r3, [r2, #56]	; 0x38
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <HAL_FSMC_MspInit+0x8c>)
 800089c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80008a6:	f64f 7388 	movw	r3, #65416	; 0xff88
 80008aa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b4:	2303      	movs	r3, #3
 80008b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80008b8:	230c      	movs	r3, #12
 80008ba:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	4619      	mov	r1, r3
 80008c0:	480d      	ldr	r0, [pc, #52]	; (80008f8 <HAL_FSMC_MspInit+0x90>)
 80008c2:	f002 fb8b 	bl	8002fdc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80008c6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80008ca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80008d8:	230c      	movs	r3, #12
 80008da:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4619      	mov	r1, r3
 80008e0:	4806      	ldr	r0, [pc, #24]	; (80008fc <HAL_FSMC_MspInit+0x94>)
 80008e2:	f002 fb7b 	bl	8002fdc <HAL_GPIO_Init>
 80008e6:	e000      	b.n	80008ea <HAL_FSMC_MspInit+0x82>
    return;
 80008e8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000098 	.word	0x20000098
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	40020c00 	.word	0x40020c00

08000900 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000908:	f7ff ffae 	bl	8000868 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08c      	sub	sp, #48	; 0x30
 8000918:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	61bb      	str	r3, [r7, #24]
 800092e:	4b6f      	ldr	r3, [pc, #444]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a6e      	ldr	r2, [pc, #440]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000934:	f043 0310 	orr.w	r3, r3, #16
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b6c      	ldr	r3, [pc, #432]	; (8000aec <MX_GPIO_Init+0x1d8>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0310 	and.w	r3, r3, #16
 8000942:	61bb      	str	r3, [r7, #24]
 8000944:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	4b68      	ldr	r3, [pc, #416]	; (8000aec <MX_GPIO_Init+0x1d8>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	4a67      	ldr	r2, [pc, #412]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000950:	f043 0304 	orr.w	r3, r3, #4
 8000954:	6313      	str	r3, [r2, #48]	; 0x30
 8000956:	4b65      	ldr	r3, [pc, #404]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	f003 0304 	and.w	r3, r3, #4
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
 8000966:	4b61      	ldr	r3, [pc, #388]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	4a60      	ldr	r2, [pc, #384]	; (8000aec <MX_GPIO_Init+0x1d8>)
 800096c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000970:	6313      	str	r3, [r2, #48]	; 0x30
 8000972:	4b5e      	ldr	r3, [pc, #376]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	4b5a      	ldr	r3, [pc, #360]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a59      	ldr	r2, [pc, #356]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b57      	ldr	r3, [pc, #348]	; (8000aec <MX_GPIO_Init+0x1d8>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	4b53      	ldr	r3, [pc, #332]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a52      	ldr	r2, [pc, #328]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009a4:	f043 0308 	orr.w	r3, r3, #8
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b50      	ldr	r3, [pc, #320]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0308 	and.w	r3, r3, #8
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b4c      	ldr	r3, [pc, #304]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a4b      	ldr	r2, [pc, #300]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b49      	ldr	r3, [pc, #292]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b45      	ldr	r3, [pc, #276]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a44      	ldr	r2, [pc, #272]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009dc:	f043 0302 	orr.w	r3, r3, #2
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b42      	ldr	r3, [pc, #264]	; (8000aec <MX_GPIO_Init+0x1d8>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0302 	and.w	r3, r3, #2
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2170      	movs	r1, #112	; 0x70
 80009f2:	483f      	ldr	r0, [pc, #252]	; (8000af0 <MX_GPIO_Init+0x1dc>)
 80009f4:	f002 fc8e 	bl	8003314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009fe:	483d      	ldr	r0, [pc, #244]	; (8000af4 <MX_GPIO_Init+0x1e0>)
 8000a00:	f002 fc88 	bl	8003314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2140      	movs	r1, #64	; 0x40
 8000a08:	483b      	ldr	r0, [pc, #236]	; (8000af8 <MX_GPIO_Init+0x1e4>)
 8000a0a:	f002 fc83 	bl	8003314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a14:	4839      	ldr	r0, [pc, #228]	; (8000afc <MX_GPIO_Init+0x1e8>)
 8000a16:	f002 fc7d 	bl	8003314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2108      	movs	r1, #8
 8000a1e:	4838      	ldr	r0, [pc, #224]	; (8000b00 <MX_GPIO_Init+0x1ec>)
 8000a20:	f002 fc78 	bl	8003314 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000a24:	2370      	movs	r3, #112	; 0x70
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	482d      	ldr	r0, [pc, #180]	; (8000af0 <MX_GPIO_Init+0x1dc>)
 8000a3c:	f002 face 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	4826      	ldr	r0, [pc, #152]	; (8000af4 <MX_GPIO_Init+0x1e0>)
 8000a5a:	f002 fabf 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000a5e:	23c0      	movs	r3, #192	; 0xc0
 8000a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a62:	2300      	movs	r3, #0
 8000a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	f107 031c 	add.w	r3, r7, #28
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4822      	ldr	r0, [pc, #136]	; (8000afc <MX_GPIO_Init+0x1e8>)
 8000a72:	f002 fab3 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000a76:	2330      	movs	r3, #48	; 0x30
 8000a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	481a      	ldr	r0, [pc, #104]	; (8000af4 <MX_GPIO_Init+0x1e0>)
 8000a8a:	f002 faa7 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000a8e:	2340      	movs	r3, #64	; 0x40
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4814      	ldr	r0, [pc, #80]	; (8000af8 <MX_GPIO_Init+0x1e4>)
 8000aa6:	f002 fa99 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480e      	ldr	r0, [pc, #56]	; (8000afc <MX_GPIO_Init+0x1e8>)
 8000ac4:	f002 fa8a 	bl	8002fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000ac8:	2308      	movs	r3, #8
 8000aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	4808      	ldr	r0, [pc, #32]	; (8000b00 <MX_GPIO_Init+0x1ec>)
 8000ae0:	f002 fa7c 	bl	8002fdc <HAL_GPIO_Init>

}
 8000ae4:	bf00      	nop
 8000ae6:	3730      	adds	r7, #48	; 0x30
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40021000 	.word	0x40021000
 8000af4:	40020800 	.word	0x40020800
 8000af8:	40021800 	.word	0x40021800
 8000afc:	40020000 	.word	0x40020000
 8000b00:	40020c00 	.word	0x40020c00

08000b04 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b0a:	4a13      	ldr	r2, [pc, #76]	; (8000b58 <MX_I2C1_Init+0x54>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b10:	4a12      	ldr	r2, [pc, #72]	; (8000b5c <MX_I2C1_Init+0x58>)
 8000b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b40:	4804      	ldr	r0, [pc, #16]	; (8000b54 <MX_I2C1_Init+0x50>)
 8000b42:	f002 fc1b 	bl	800337c <HAL_I2C_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b4c:	f000 fe36 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000170 	.word	0x20000170
 8000b58:	40005400 	.word	0x40005400
 8000b5c:	000186a0 	.word	0x000186a0

08000b60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a19      	ldr	r2, [pc, #100]	; (8000be4 <HAL_I2C_MspInit+0x84>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d12b      	bne.n	8000bda <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000b8c:	f043 0302 	orr.w	r3, r3, #2
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b9e:	23c0      	movs	r3, #192	; 0xc0
 8000ba0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ba2:	2312      	movs	r3, #18
 8000ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bae:	2304      	movs	r3, #4
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb2:	f107 0314 	add.w	r3, r7, #20
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	480c      	ldr	r0, [pc, #48]	; (8000bec <HAL_I2C_MspInit+0x8c>)
 8000bba:	f002 fa0f 	bl	8002fdc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc6:	4a08      	ldr	r2, [pc, #32]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000bc8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bce:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <HAL_I2C_MspInit+0x88>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000bda:	bf00      	nop
 8000bdc:	3728      	adds	r7, #40	; 0x28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40005400 	.word	0x40005400
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40020400 	.word	0x40020400

08000bf0 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000bfa:	4a04      	ldr	r2, [pc, #16]	; (8000c0c <LCD_WR_REG+0x1c>)
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	8013      	strh	r3, [r2, #0]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	600ffffe 	.word	0x600ffffe

08000c10 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000c1a:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <LCD_WR_DATA+0x1c>)
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	8053      	strh	r3, [r2, #2]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	600ffffe 	.word	0x600ffffe

08000c30 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000c36:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <LCD_RD_DATA+0x20>)
 8000c38:	885b      	ldrh	r3, [r3, #2]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000c3e:	88fb      	ldrh	r3, [r7, #6]
 8000c40:	b29b      	uxth	r3, r3
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	600ffffe 	.word	0x600ffffe

08000c54 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	4608      	mov	r0, r1
 8000c5e:	4611      	mov	r1, r2
 8000c60:	461a      	mov	r2, r3
 8000c62:	4623      	mov	r3, r4
 8000c64:	80fb      	strh	r3, [r7, #6]
 8000c66:	4603      	mov	r3, r0
 8000c68:	80bb      	strh	r3, [r7, #4]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	807b      	strh	r3, [r7, #2]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000c72:	202a      	movs	r0, #42	; 0x2a
 8000c74:	f7ff ffbc 	bl	8000bf0 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000c78:	88fb      	ldrh	r3, [r7, #6]
 8000c7a:	0a1b      	lsrs	r3, r3, #8
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff ffc6 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	b29b      	uxth	r3, r3
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ffc0 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000c90:	887b      	ldrh	r3, [r7, #2]
 8000c92:	0a1b      	lsrs	r3, r3, #8
 8000c94:	b29b      	uxth	r3, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ffba 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000c9c:	887b      	ldrh	r3, [r7, #2]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffb4 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000ca8:	202b      	movs	r0, #43	; 0x2b
 8000caa:	f7ff ffa1 	bl	8000bf0 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000cae:	88bb      	ldrh	r3, [r7, #4]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ffab 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000cba:	88bb      	ldrh	r3, [r7, #4]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ffa5 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000cc6:	883b      	ldrh	r3, [r7, #0]
 8000cc8:	0a1b      	lsrs	r3, r3, #8
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff9f 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000cd2:	883b      	ldrh	r3, [r7, #0]
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ff99 	bl	8000c10 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000cde:	202c      	movs	r0, #44	; 0x2c
 8000ce0:	f7ff ff86 	bl	8000bf0 <LCD_WR_REG>
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd90      	pop	{r4, r7, pc}

08000cec <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	0a1b      	lsrs	r3, r3, #8
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8000d00:	88fb      	ldrh	r3, [r7, #6]
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <lcd_Clear+0x70>)
 8000d08:	881b      	ldrh	r3, [r3, #0]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	b29a      	uxth	r2, r3
 8000d0e:	4b13      	ldr	r3, [pc, #76]	; (8000d5c <lcd_Clear+0x70>)
 8000d10:	885b      	ldrh	r3, [r3, #2]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	2100      	movs	r1, #0
 8000d18:	2000      	movs	r0, #0
 8000d1a:	f7ff ff9b 	bl	8000c54 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000d1e:	2300      	movs	r3, #0
 8000d20:	81fb      	strh	r3, [r7, #14]
 8000d22:	e011      	b.n	8000d48 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	81bb      	strh	r3, [r7, #12]
 8000d28:	e006      	b.n	8000d38 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8000d2a:	88fb      	ldrh	r3, [r7, #6]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff6f 	bl	8000c10 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000d32:	89bb      	ldrh	r3, [r7, #12]
 8000d34:	3301      	adds	r3, #1
 8000d36:	81bb      	strh	r3, [r7, #12]
 8000d38:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <lcd_Clear+0x70>)
 8000d3a:	885b      	ldrh	r3, [r3, #2]
 8000d3c:	89ba      	ldrh	r2, [r7, #12]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d3f3      	bcc.n	8000d2a <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8000d42:	89fb      	ldrh	r3, [r7, #14]
 8000d44:	3301      	adds	r3, #1
 8000d46:	81fb      	strh	r3, [r7, #14]
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <lcd_Clear+0x70>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	89fa      	ldrh	r2, [r7, #14]
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d3e8      	bcc.n	8000d24 <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8000d52:	bf00      	nop
 8000d54:	bf00      	nop
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	200001c4 	.word	0x200001c4

08000d60 <lcd_Fill>:

void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8000d60:	b590      	push	{r4, r7, lr}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4604      	mov	r4, r0
 8000d68:	4608      	mov	r0, r1
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4623      	mov	r3, r4
 8000d70:	80fb      	strh	r3, [r7, #6]
 8000d72:	4603      	mov	r3, r0
 8000d74:	80bb      	strh	r3, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	807b      	strh	r3, [r7, #2]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8000d7e:	887b      	ldrh	r3, [r7, #2]
 8000d80:	3b01      	subs	r3, #1
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	883b      	ldrh	r3, [r7, #0]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	88b9      	ldrh	r1, [r7, #4]
 8000d8c:	88f8      	ldrh	r0, [r7, #6]
 8000d8e:	f7ff ff61 	bl	8000c54 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8000d92:	88bb      	ldrh	r3, [r7, #4]
 8000d94:	81fb      	strh	r3, [r7, #14]
 8000d96:	e010      	b.n	8000dba <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8000d98:	88fb      	ldrh	r3, [r7, #6]
 8000d9a:	81bb      	strh	r3, [r7, #12]
 8000d9c:	e006      	b.n	8000dac <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8000d9e:	8c3b      	ldrh	r3, [r7, #32]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff35 	bl	8000c10 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8000da6:	89bb      	ldrh	r3, [r7, #12]
 8000da8:	3301      	adds	r3, #1
 8000daa:	81bb      	strh	r3, [r7, #12]
 8000dac:	89ba      	ldrh	r2, [r7, #12]
 8000dae:	887b      	ldrh	r3, [r7, #2]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d3f4      	bcc.n	8000d9e <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	3301      	adds	r3, #1
 8000db8:	81fb      	strh	r3, [r7, #14]
 8000dba:	89fa      	ldrh	r2, [r7, #14]
 8000dbc:	883b      	ldrh	r3, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d3ea      	bcc.n	8000d98 <lcd_Fill+0x38>
		}
	}
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd90      	pop	{r4, r7, pc}

08000dcc <lcd_DrawPoint>:

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80fb      	strh	r3, [r7, #6]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	80bb      	strh	r3, [r7, #4]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8000dde:	88bb      	ldrh	r3, [r7, #4]
 8000de0:	88fa      	ldrh	r2, [r7, #6]
 8000de2:	88b9      	ldrh	r1, [r7, #4]
 8000de4:	88f8      	ldrh	r0, [r7, #6]
 8000de6:	f7ff ff35 	bl	8000c54 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000dea:	887b      	ldrh	r3, [r7, #2]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ff0f 	bl	8000c10 <LCD_WR_DATA>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000dfc:	b590      	push	{r4, r7, lr}
 8000dfe:	b087      	sub	sp, #28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4604      	mov	r4, r0
 8000e04:	4608      	mov	r0, r1
 8000e06:	4611      	mov	r1, r2
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4623      	mov	r3, r4
 8000e0c:	80fb      	strh	r3, [r7, #6]
 8000e0e:	4603      	mov	r3, r0
 8000e10:	80bb      	strh	r3, [r7, #4]
 8000e12:	460b      	mov	r3, r1
 8000e14:	70fb      	strb	r3, [r7, #3]
 8000e16:	4613      	mov	r3, r2
 8000e18:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000e22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e26:	085b      	lsrs	r3, r3, #1
 8000e28:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
 8000e2c:	08db      	lsrs	r3, r3, #3
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	461a      	mov	r2, r3
 8000e32:	7bfb      	ldrb	r3, [r7, #15]
 8000e34:	f003 0307 	and.w	r3, r3, #7
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	bf14      	ite	ne
 8000e3e:	2301      	movne	r3, #1
 8000e40:	2300      	moveq	r3, #0
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	4413      	add	r3, r2
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	fb12 f303 	smulbb	r3, r2, r3
 8000e52:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	3b20      	subs	r3, #32
 8000e58:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	88fb      	ldrh	r3, [r7, #6]
 8000e60:	4413      	add	r3, r2
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	3b01      	subs	r3, #1
 8000e66:	b29c      	uxth	r4, r3
 8000e68:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	88bb      	ldrh	r3, [r7, #4]
 8000e70:	4413      	add	r3, r2
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	3b01      	subs	r3, #1
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	88b9      	ldrh	r1, [r7, #4]
 8000e7a:	88f8      	ldrh	r0, [r7, #6]
 8000e7c:	4622      	mov	r2, r4
 8000e7e:	f7ff fee9 	bl	8000c54 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000e82:	2300      	movs	r3, #0
 8000e84:	827b      	strh	r3, [r7, #18]
 8000e86:	e07a      	b.n	8000f7e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000e88:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e8c:	2b0c      	cmp	r3, #12
 8000e8e:	d028      	beq.n	8000ee2 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8000e90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e94:	2b10      	cmp	r3, #16
 8000e96:	d108      	bne.n	8000eaa <lcd_ShowChar+0xae>
 8000e98:	78fa      	ldrb	r2, [r7, #3]
 8000e9a:	8a7b      	ldrh	r3, [r7, #18]
 8000e9c:	493c      	ldr	r1, [pc, #240]	; (8000f90 <lcd_ShowChar+0x194>)
 8000e9e:	0112      	lsls	r2, r2, #4
 8000ea0:	440a      	add	r2, r1
 8000ea2:	4413      	add	r3, r2
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	75fb      	strb	r3, [r7, #23]
 8000ea8:	e01b      	b.n	8000ee2 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8000eaa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000eae:	2b18      	cmp	r3, #24
 8000eb0:	d10b      	bne.n	8000eca <lcd_ShowChar+0xce>
 8000eb2:	78fa      	ldrb	r2, [r7, #3]
 8000eb4:	8a79      	ldrh	r1, [r7, #18]
 8000eb6:	4837      	ldr	r0, [pc, #220]	; (8000f94 <lcd_ShowChar+0x198>)
 8000eb8:	4613      	mov	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	011b      	lsls	r3, r3, #4
 8000ec0:	4403      	add	r3, r0
 8000ec2:	440b      	add	r3, r1
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	75fb      	strb	r3, [r7, #23]
 8000ec8:	e00b      	b.n	8000ee2 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8000eca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000ece:	2b20      	cmp	r3, #32
 8000ed0:	d15a      	bne.n	8000f88 <lcd_ShowChar+0x18c>
 8000ed2:	78fa      	ldrb	r2, [r7, #3]
 8000ed4:	8a7b      	ldrh	r3, [r7, #18]
 8000ed6:	4930      	ldr	r1, [pc, #192]	; (8000f98 <lcd_ShowChar+0x19c>)
 8000ed8:	0192      	lsls	r2, r2, #6
 8000eda:	440a      	add	r2, r1
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	75bb      	strb	r3, [r7, #22]
 8000ee6:	e044      	b.n	8000f72 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000ee8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d120      	bne.n	8000f32 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000ef0:	7dfa      	ldrb	r2, [r7, #23]
 8000ef2:	7dbb      	ldrb	r3, [r7, #22]
 8000ef4:	fa42 f303 	asr.w	r3, r2, r3
 8000ef8:	f003 0301 	and.w	r3, r3, #1
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d004      	beq.n	8000f0a <lcd_ShowChar+0x10e>
 8000f00:	883b      	ldrh	r3, [r7, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff fe84 	bl	8000c10 <LCD_WR_DATA>
 8000f08:	e003      	b.n	8000f12 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000f0a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fe7f 	bl	8000c10 <LCD_WR_DATA>
				m++;
 8000f12:	7d7b      	ldrb	r3, [r7, #21]
 8000f14:	3301      	adds	r3, #1
 8000f16:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000f18:	7d7b      	ldrb	r3, [r7, #21]
 8000f1a:	7bfa      	ldrb	r2, [r7, #15]
 8000f1c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f20:	fb02 f201 	mul.w	r2, r2, r1
 8000f24:	1a9b      	subs	r3, r3, r2
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d11f      	bne.n	8000f6c <lcd_ShowChar+0x170>
				{
					m=0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	757b      	strb	r3, [r7, #21]
					break;
 8000f30:	e022      	b.n	8000f78 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000f32:	7dfa      	ldrb	r2, [r7, #23]
 8000f34:	7dbb      	ldrb	r3, [r7, #22]
 8000f36:	fa42 f303 	asr.w	r3, r2, r3
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d005      	beq.n	8000f4e <lcd_ShowChar+0x152>
 8000f42:	883a      	ldrh	r2, [r7, #0]
 8000f44:	88b9      	ldrh	r1, [r7, #4]
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff3f 	bl	8000dcc <lcd_DrawPoint>
				x++;
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	3301      	adds	r3, #1
 8000f52:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000f54:	88fa      	ldrh	r2, [r7, #6]
 8000f56:	8a3b      	ldrh	r3, [r7, #16]
 8000f58:	1ad2      	subs	r2, r2, r3
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d105      	bne.n	8000f6c <lcd_ShowChar+0x170>
				{
					x=x0;
 8000f60:	8a3b      	ldrh	r3, [r7, #16]
 8000f62:	80fb      	strh	r3, [r7, #6]
					y++;
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	3301      	adds	r3, #1
 8000f68:	80bb      	strh	r3, [r7, #4]
					break;
 8000f6a:	e005      	b.n	8000f78 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000f6c:	7dbb      	ldrb	r3, [r7, #22]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	75bb      	strb	r3, [r7, #22]
 8000f72:	7dbb      	ldrb	r3, [r7, #22]
 8000f74:	2b07      	cmp	r3, #7
 8000f76:	d9b7      	bls.n	8000ee8 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000f78:	8a7b      	ldrh	r3, [r7, #18]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	827b      	strh	r3, [r7, #18]
 8000f7e:	8a7a      	ldrh	r2, [r7, #18]
 8000f80:	89bb      	ldrh	r3, [r7, #12]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d380      	bcc.n	8000e88 <lcd_ShowChar+0x8c>
 8000f86:	e000      	b.n	8000f8a <lcd_ShowChar+0x18e>
		else return;
 8000f88:	bf00      	nop
				}
			}
		}
	}
}
 8000f8a:	371c      	adds	r7, #28
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd90      	pop	{r4, r7, pc}
 8000f90:	08008020 	.word	0x08008020
 8000f94:	08008610 	.word	0x08008610
 8000f98:	080097e0 	.word	0x080097e0

08000f9c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	091b      	lsrs	r3, r3, #4
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d007      	beq.n	8000fc6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fb8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000fbc:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8000fbe:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fc0:	22f0      	movs	r2, #240	; 0xf0
 8000fc2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8000fc4:	e006      	b.n	8000fd4 <lcd_SetDir+0x38>
		lcddev.width=240;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fc8:	22f0      	movs	r2, #240	; 0xf0
 8000fca:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <lcd_SetDir+0x44>)
 8000fce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000fd2:	805a      	strh	r2, [r3, #2]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	200001c4 	.word	0x200001c4

08000fe4 <lcd_init>:


void lcd_init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fee:	48aa      	ldr	r0, [pc, #680]	; (8001298 <lcd_init+0x2b4>)
 8000ff0:	f002 f990 	bl	8003314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000ff4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ff8:	f001 fe28 	bl	8002c4c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001002:	48a5      	ldr	r0, [pc, #660]	; (8001298 <lcd_init+0x2b4>)
 8001004:	f002 f986 	bl	8003314 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001008:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800100c:	f001 fe1e 	bl	8002c4c <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff ffc3 	bl	8000f9c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001016:	20d3      	movs	r0, #211	; 0xd3
 8001018:	f7ff fdea 	bl	8000bf0 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800101c:	f7ff fe08 	bl	8000c30 <LCD_RD_DATA>
 8001020:	4603      	mov	r3, r0
 8001022:	461a      	mov	r2, r3
 8001024:	4b9d      	ldr	r3, [pc, #628]	; (800129c <lcd_init+0x2b8>)
 8001026:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001028:	f7ff fe02 	bl	8000c30 <LCD_RD_DATA>
 800102c:	4603      	mov	r3, r0
 800102e:	461a      	mov	r2, r3
 8001030:	4b9a      	ldr	r3, [pc, #616]	; (800129c <lcd_init+0x2b8>)
 8001032:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001034:	f7ff fdfc 	bl	8000c30 <LCD_RD_DATA>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	4b97      	ldr	r3, [pc, #604]	; (800129c <lcd_init+0x2b8>)
 800103e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001040:	4b96      	ldr	r3, [pc, #600]	; (800129c <lcd_init+0x2b8>)
 8001042:	889b      	ldrh	r3, [r3, #4]
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	b29a      	uxth	r2, r3
 8001048:	4b94      	ldr	r3, [pc, #592]	; (800129c <lcd_init+0x2b8>)
 800104a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800104c:	f7ff fdf0 	bl	8000c30 <LCD_RD_DATA>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	4b91      	ldr	r3, [pc, #580]	; (800129c <lcd_init+0x2b8>)
 8001056:	889b      	ldrh	r3, [r3, #4]
 8001058:	4313      	orrs	r3, r2
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b8f      	ldr	r3, [pc, #572]	; (800129c <lcd_init+0x2b8>)
 800105e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001060:	20cf      	movs	r0, #207	; 0xcf
 8001062:	f7ff fdc5 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff fdd2 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800106c:	20c1      	movs	r0, #193	; 0xc1
 800106e:	f7ff fdcf 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001072:	2030      	movs	r0, #48	; 0x30
 8001074:	f7ff fdcc 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001078:	20ed      	movs	r0, #237	; 0xed
 800107a:	f7ff fdb9 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800107e:	2064      	movs	r0, #100	; 0x64
 8001080:	f7ff fdc6 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001084:	2003      	movs	r0, #3
 8001086:	f7ff fdc3 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800108a:	2012      	movs	r0, #18
 800108c:	f7ff fdc0 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001090:	2081      	movs	r0, #129	; 0x81
 8001092:	f7ff fdbd 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001096:	20e8      	movs	r0, #232	; 0xe8
 8001098:	f7ff fdaa 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800109c:	2085      	movs	r0, #133	; 0x85
 800109e:	f7ff fdb7 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80010a2:	2010      	movs	r0, #16
 80010a4:	f7ff fdb4 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80010a8:	207a      	movs	r0, #122	; 0x7a
 80010aa:	f7ff fdb1 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80010ae:	20cb      	movs	r0, #203	; 0xcb
 80010b0:	f7ff fd9e 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80010b4:	2039      	movs	r0, #57	; 0x39
 80010b6:	f7ff fdab 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80010ba:	202c      	movs	r0, #44	; 0x2c
 80010bc:	f7ff fda8 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010c0:	2000      	movs	r0, #0
 80010c2:	f7ff fda5 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80010c6:	2034      	movs	r0, #52	; 0x34
 80010c8:	f7ff fda2 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80010cc:	2002      	movs	r0, #2
 80010ce:	f7ff fd9f 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80010d2:	20f7      	movs	r0, #247	; 0xf7
 80010d4:	f7ff fd8c 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80010d8:	2020      	movs	r0, #32
 80010da:	f7ff fd99 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80010de:	20ea      	movs	r0, #234	; 0xea
 80010e0:	f7ff fd86 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f7ff fd93 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff fd90 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80010f0:	20c0      	movs	r0, #192	; 0xc0
 80010f2:	f7ff fd7d 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80010f6:	201b      	movs	r0, #27
 80010f8:	f7ff fd8a 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80010fc:	20c1      	movs	r0, #193	; 0xc1
 80010fe:	f7ff fd77 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff fd84 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001108:	20c5      	movs	r0, #197	; 0xc5
 800110a:	f7ff fd71 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800110e:	2030      	movs	r0, #48	; 0x30
 8001110:	f7ff fd7e 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001114:	2030      	movs	r0, #48	; 0x30
 8001116:	f7ff fd7b 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800111a:	20c7      	movs	r0, #199	; 0xc7
 800111c:	f7ff fd68 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001120:	20b7      	movs	r0, #183	; 0xb7
 8001122:	f7ff fd75 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001126:	2036      	movs	r0, #54	; 0x36
 8001128:	f7ff fd62 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 800112c:	2008      	movs	r0, #8
 800112e:	f7ff fd6f 	bl	8000c10 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8001132:	203a      	movs	r0, #58	; 0x3a
 8001134:	f7ff fd5c 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001138:	2055      	movs	r0, #85	; 0x55
 800113a:	f7ff fd69 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800113e:	20b1      	movs	r0, #177	; 0xb1
 8001140:	f7ff fd56 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff fd63 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800114a:	201a      	movs	r0, #26
 800114c:	f7ff fd60 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001150:	20b6      	movs	r0, #182	; 0xb6
 8001152:	f7ff fd4d 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001156:	200a      	movs	r0, #10
 8001158:	f7ff fd5a 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800115c:	20a2      	movs	r0, #162	; 0xa2
 800115e:	f7ff fd57 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001162:	20f2      	movs	r0, #242	; 0xf2
 8001164:	f7ff fd44 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fd51 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800116e:	2026      	movs	r0, #38	; 0x26
 8001170:	f7ff fd3e 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff fd4b 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800117a:	20e0      	movs	r0, #224	; 0xe0
 800117c:	f7ff fd38 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001180:	200f      	movs	r0, #15
 8001182:	f7ff fd45 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001186:	202a      	movs	r0, #42	; 0x2a
 8001188:	f7ff fd42 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800118c:	2028      	movs	r0, #40	; 0x28
 800118e:	f7ff fd3f 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001192:	2008      	movs	r0, #8
 8001194:	f7ff fd3c 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001198:	200e      	movs	r0, #14
 800119a:	f7ff fd39 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800119e:	2008      	movs	r0, #8
 80011a0:	f7ff fd36 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80011a4:	2054      	movs	r0, #84	; 0x54
 80011a6:	f7ff fd33 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80011aa:	20a9      	movs	r0, #169	; 0xa9
 80011ac:	f7ff fd30 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80011b0:	2043      	movs	r0, #67	; 0x43
 80011b2:	f7ff fd2d 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80011b6:	200a      	movs	r0, #10
 80011b8:	f7ff fd2a 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80011bc:	200f      	movs	r0, #15
 80011be:	f7ff fd27 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f7ff fd24 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff fd21 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7ff fd1e 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff fd1b 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80011da:	20e1      	movs	r0, #225	; 0xe1
 80011dc:	f7ff fd08 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff fd15 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80011e6:	2015      	movs	r0, #21
 80011e8:	f7ff fd12 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80011ec:	2017      	movs	r0, #23
 80011ee:	f7ff fd0f 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80011f2:	2007      	movs	r0, #7
 80011f4:	f7ff fd0c 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80011f8:	2011      	movs	r0, #17
 80011fa:	f7ff fd09 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80011fe:	2006      	movs	r0, #6
 8001200:	f7ff fd06 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001204:	202b      	movs	r0, #43	; 0x2b
 8001206:	f7ff fd03 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800120a:	2056      	movs	r0, #86	; 0x56
 800120c:	f7ff fd00 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001210:	203c      	movs	r0, #60	; 0x3c
 8001212:	f7ff fcfd 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001216:	2005      	movs	r0, #5
 8001218:	f7ff fcfa 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800121c:	2010      	movs	r0, #16
 800121e:	f7ff fcf7 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001222:	200f      	movs	r0, #15
 8001224:	f7ff fcf4 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001228:	203f      	movs	r0, #63	; 0x3f
 800122a:	f7ff fcf1 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800122e:	203f      	movs	r0, #63	; 0x3f
 8001230:	f7ff fcee 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001234:	200f      	movs	r0, #15
 8001236:	f7ff fceb 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800123a:	202b      	movs	r0, #43	; 0x2b
 800123c:	f7ff fcd8 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001240:	2000      	movs	r0, #0
 8001242:	f7ff fce5 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff fce2 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800124c:	2001      	movs	r0, #1
 800124e:	f7ff fcdf 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001252:	203f      	movs	r0, #63	; 0x3f
 8001254:	f7ff fcdc 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001258:	202a      	movs	r0, #42	; 0x2a
 800125a:	f7ff fcc9 	bl	8000bf0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff fcd6 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001264:	2000      	movs	r0, #0
 8001266:	f7ff fcd3 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800126a:	2000      	movs	r0, #0
 800126c:	f7ff fcd0 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001270:	20ef      	movs	r0, #239	; 0xef
 8001272:	f7ff fccd 	bl	8000c10 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001276:	2011      	movs	r0, #17
 8001278:	f7ff fcba 	bl	8000bf0 <LCD_WR_REG>
	HAL_Delay(120);
 800127c:	2078      	movs	r0, #120	; 0x78
 800127e:	f001 fce5 	bl	8002c4c <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001282:	2029      	movs	r0, #41	; 0x29
 8001284:	f7ff fcb4 	bl	8000bf0 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001288:	2201      	movs	r2, #1
 800128a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800128e:	4804      	ldr	r0, [pc, #16]	; (80012a0 <lcd_init+0x2bc>)
 8001290:	f002 f840 	bl	8003314 <HAL_GPIO_WritePin>
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40020800 	.word	0x40020800
 800129c:	200001c4 	.word	0x200001c4
 80012a0:	40020000 	.word	0x40020000

080012a4 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b08b      	sub	sp, #44	; 0x2c
 80012a8:	af04      	add	r7, sp, #16
 80012aa:	60ba      	str	r2, [r7, #8]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4603      	mov	r3, r0
 80012b0:	81fb      	strh	r3, [r7, #14]
 80012b2:	460b      	mov	r3, r1
 80012b4:	81bb      	strh	r3, [r7, #12]
 80012b6:	4613      	mov	r3, r2
 80012b8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 80012be:	2300      	movs	r3, #0
 80012c0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 80012c2:	e048      	b.n	8001356 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80012c4:	7dfb      	ldrb	r3, [r7, #23]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d145      	bne.n	8001356 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80012ca:	89fa      	ldrh	r2, [r7, #14]
 80012cc:	4b26      	ldr	r3, [pc, #152]	; (8001368 <lcd_ShowStr+0xc4>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012d6:	085b      	lsrs	r3, r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	1acb      	subs	r3, r1, r3
 80012dc:	429a      	cmp	r2, r3
 80012de:	dc3f      	bgt.n	8001360 <lcd_ShowStr+0xbc>
 80012e0:	89ba      	ldrh	r2, [r7, #12]
 80012e2:	4b21      	ldr	r3, [pc, #132]	; (8001368 <lcd_ShowStr+0xc4>)
 80012e4:	885b      	ldrh	r3, [r3, #2]
 80012e6:	4619      	mov	r1, r3
 80012e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012ec:	1acb      	subs	r3, r1, r3
 80012ee:	429a      	cmp	r2, r3
 80012f0:	dc36      	bgt.n	8001360 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b80      	cmp	r3, #128	; 0x80
 80012f8:	d902      	bls.n	8001300 <lcd_ShowStr+0x5c>
 80012fa:	2301      	movs	r3, #1
 80012fc:	75fb      	strb	r3, [r7, #23]
 80012fe:	e02a      	b.n	8001356 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b0d      	cmp	r3, #13
 8001306:	d10b      	bne.n	8001320 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001308:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800130c:	b29a      	uxth	r2, r3
 800130e:	89bb      	ldrh	r3, [r7, #12]
 8001310:	4413      	add	r3, r2
 8001312:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001314:	8abb      	ldrh	r3, [r7, #20]
 8001316:	81fb      	strh	r3, [r7, #14]
					str++;
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	3301      	adds	r3, #1
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	e017      	b.n	8001350 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	781a      	ldrb	r2, [r3, #0]
 8001324:	88fc      	ldrh	r4, [r7, #6]
 8001326:	89b9      	ldrh	r1, [r7, #12]
 8001328:	89f8      	ldrh	r0, [r7, #14]
 800132a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800132e:	9302      	str	r3, [sp, #8]
 8001330:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	4623      	mov	r3, r4
 800133c:	f7ff fd5e 	bl	8000dfc <lcd_ShowChar>
					x+=sizey/2;
 8001340:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001344:	085b      	lsrs	r3, r3, #1
 8001346:	b2db      	uxtb	r3, r3
 8001348:	b29a      	uxth	r2, r3
 800134a:	89fb      	ldrh	r3, [r7, #14]
 800134c:	4413      	add	r3, r2
 800134e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	3301      	adds	r3, #1
 8001354:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1b2      	bne.n	80012c4 <lcd_ShowStr+0x20>
 800135e:	e000      	b.n	8001362 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001360:	bf00      	nop
			}
		}
	}
}
 8001362:	371c      	adds	r7, #28
 8001364:	46bd      	mov	sp, r7
 8001366:	bd90      	pop	{r4, r7, pc}
 8001368:	200001c4 	.word	0x200001c4

0800136c <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001370:	2201      	movs	r2, #1
 8001372:	2140      	movs	r1, #64	; 0x40
 8001374:	4802      	ldr	r0, [pc, #8]	; (8001380 <led7_init+0x14>)
 8001376:	f001 ffcd 	bl	8003314 <HAL_GPIO_WritePin>
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40021800 	.word	0x40021800

08001384 <led7_Scan>:

void led7_Scan(){
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001388:	4b3f      	ldr	r3, [pc, #252]	; (8001488 <led7_Scan+0x104>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b3d      	ldr	r3, [pc, #244]	; (8001488 <led7_Scan+0x104>)
 8001392:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001394:	4b3d      	ldr	r3, [pc, #244]	; (800148c <led7_Scan+0x108>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a3d      	ldr	r2, [pc, #244]	; (8001490 <led7_Scan+0x10c>)
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	b21a      	sxth	r2, r3
 80013a0:	4b39      	ldr	r3, [pc, #228]	; (8001488 <led7_Scan+0x104>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	b21b      	sxth	r3, r3
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b36      	ldr	r3, [pc, #216]	; (8001488 <led7_Scan+0x104>)
 80013ae:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80013b0:	4b36      	ldr	r3, [pc, #216]	; (800148c <led7_Scan+0x108>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d847      	bhi.n	8001448 <led7_Scan+0xc4>
 80013b8:	a201      	add	r2, pc, #4	; (adr r2, 80013c0 <led7_Scan+0x3c>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d1 	.word	0x080013d1
 80013c4:	080013ef 	.word	0x080013ef
 80013c8:	0800140d 	.word	0x0800140d
 80013cc:	0800142b 	.word	0x0800142b
	case 0:
		spi_buffer |= 0x00b0;
 80013d0:	4b2d      	ldr	r3, [pc, #180]	; (8001488 <led7_Scan+0x104>)
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80013d8:	b29a      	uxth	r2, r3
 80013da:	4b2b      	ldr	r3, [pc, #172]	; (8001488 <led7_Scan+0x104>)
 80013dc:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 80013de:	4b2a      	ldr	r3, [pc, #168]	; (8001488 <led7_Scan+0x104>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	4b27      	ldr	r3, [pc, #156]	; (8001488 <led7_Scan+0x104>)
 80013ea:	801a      	strh	r2, [r3, #0]
		break;
 80013ec:	e02d      	b.n	800144a <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <led7_Scan+0x104>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	4b23      	ldr	r3, [pc, #140]	; (8001488 <led7_Scan+0x104>)
 80013fa:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80013fc:	4b22      	ldr	r3, [pc, #136]	; (8001488 <led7_Scan+0x104>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	f023 0320 	bic.w	r3, r3, #32
 8001404:	b29a      	uxth	r2, r3
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <led7_Scan+0x104>)
 8001408:	801a      	strh	r2, [r3, #0]
		break;
 800140a:	e01e      	b.n	800144a <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800140c:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <led7_Scan+0x104>)
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001414:	b29a      	uxth	r2, r3
 8001416:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <led7_Scan+0x104>)
 8001418:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <led7_Scan+0x104>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	f023 0310 	bic.w	r3, r3, #16
 8001422:	b29a      	uxth	r2, r3
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <led7_Scan+0x104>)
 8001426:	801a      	strh	r2, [r3, #0]
		break;
 8001428:	e00f      	b.n	800144a <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <led7_Scan+0x104>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001432:	b29a      	uxth	r2, r3
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <led7_Scan+0x104>)
 8001436:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <led7_Scan+0x104>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001440:	b29a      	uxth	r2, r3
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <led7_Scan+0x104>)
 8001444:	801a      	strh	r2, [r3, #0]
		break;
 8001446:	e000      	b.n	800144a <led7_Scan+0xc6>
	default:
		break;
 8001448:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 800144a:	4b10      	ldr	r3, [pc, #64]	; (800148c <led7_Scan+0x108>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	3301      	adds	r3, #1
 8001450:	425a      	negs	r2, r3
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	f002 0203 	and.w	r2, r2, #3
 800145a:	bf58      	it	pl
 800145c:	4253      	negpl	r3, r2
 800145e:	4a0b      	ldr	r2, [pc, #44]	; (800148c <led7_Scan+0x108>)
 8001460:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2140      	movs	r1, #64	; 0x40
 8001466:	480b      	ldr	r0, [pc, #44]	; (8001494 <led7_Scan+0x110>)
 8001468:	f001 ff54 	bl	8003314 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 800146c:	2301      	movs	r3, #1
 800146e:	2202      	movs	r2, #2
 8001470:	4905      	ldr	r1, [pc, #20]	; (8001488 <led7_Scan+0x104>)
 8001472:	4809      	ldr	r0, [pc, #36]	; (8001498 <led7_Scan+0x114>)
 8001474:	f003 fc3f 	bl	8004cf6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001478:	2201      	movs	r2, #1
 800147a:	2140      	movs	r1, #64	; 0x40
 800147c:	4805      	ldr	r0, [pc, #20]	; (8001494 <led7_Scan+0x110>)
 800147e:	f001 ff49 	bl	8003314 <HAL_GPIO_WritePin>
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000004 	.word	0x20000004
 800148c:	2000009c 	.word	0x2000009c
 8001490:	20000000 	.word	0x20000000
 8001494:	40021800 	.word	0x40021800
 8001498:	20000200 	.word	0x20000200

0800149c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a2:	f001 fb61 	bl	8002b68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a6:	f000 f853 	bl	8001550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014aa:	f7ff fa33 	bl	8000914 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014ae:	f000 fb07 	bl	8001ac0 <MX_TIM2_Init>
  MX_SPI1_Init();
 80014b2:	f000 f9d9 	bl	8001868 <MX_SPI1_Init>
  MX_FSMC_Init();
 80014b6:	f7ff f95d 	bl	8000774 <MX_FSMC_Init>
  MX_I2C1_Init();
 80014ba:	f7ff fb23 	bl	8000b04 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80014be:	f001 fa71 	bl	80029a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 80014c2:	f000 f8af 	bl	8001624 <system_init>
  /* Infinite loop */
  uint8_t rx_char;

  while (1)
  {
    while (!flag_timer2)
 80014c6:	bf00      	nop
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <main+0xa4>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0fb      	beq.n	80014c8 <main+0x2c>
      ;
    flag_timer2 = 0;
 80014d0:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <main+0xa4>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	801a      	strh	r2, [r3, #0]

    button_Scan();
 80014d6:	f7ff f85b 	bl	8000590 <button_Scan>
    test_LedDebug();
 80014da:	f000 f8c5 	bl	8001668 <test_LedDebug>
    ds3231_ReadTime();
 80014de:	f7ff f8e5 	bl	80006ac <ds3231_ReadTime>
    test_Uart();
 80014e2:	f000 f8e5 	bl	80016b0 <test_Uart>

    // Hiển thị thời gian trên LCD (chỉ khi không trong chế độ cập nhật)
    if (time_update_state == TIME_UPDATE_IDLE)
 80014e6:	4b17      	ldr	r3, [pc, #92]	; (8001544 <main+0xa8>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <main+0x56>
    {
      display_time_on_lcd();
 80014ee:	f000 f917 	bl	8001720 <display_time_on_lcd>
    }

    // --- Xử lý UART (Bài 1 và Bài 2) ---
    // Xử lý chế độ cập nhật thời gian liên tục
    if (time_update_state != TIME_UPDATE_IDLE &&
 80014f2:	4b14      	ldr	r3, [pc, #80]	; (8001544 <main+0xa8>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d00a      	beq.n	8001510 <main+0x74>
        time_update_state != TIME_UPDATE_COMPLETE &&
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <main+0xa8>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
    if (time_update_state != TIME_UPDATE_IDLE &&
 80014fe:	2b04      	cmp	r3, #4
 8001500:	d006      	beq.n	8001510 <main+0x74>
        time_update_state != TIME_UPDATE_ERROR)
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <main+0xa8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
        time_update_state != TIME_UPDATE_COMPLETE &&
 8001506:	2b05      	cmp	r3, #5
 8001508:	d002      	beq.n	8001510 <main+0x74>
    {
      // FIX: Xử lý liên tục cho cả bài 1 và bài 2 (không cần uart_data_ready)
      // Timeout cần được kiểm tra liên tục, không chỉ khi có dữ liệu
      uart_ProcessTimeUpdate();
 800150a:	f000 fe2d 	bl	8002168 <uart_ProcessTimeUpdate>
 800150e:	e015      	b.n	800153c <main+0xa0>
    }
    else if (uart_data_ready)
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <main+0xac>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0d5      	beq.n	80014c6 <main+0x2a>
    {
      uart_data_ready = 0;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <main+0xac>)
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
      // Chế độ echo bình thường
      while (uart_read_byte(&rx_char))
 8001520:	e005      	b.n	800152e <main+0x92>
      {
        HAL_UART_Transmit(&huart1, &rx_char, 1, 10); // Echo lại
 8001522:	1df9      	adds	r1, r7, #7
 8001524:	230a      	movs	r3, #10
 8001526:	2201      	movs	r2, #1
 8001528:	4808      	ldr	r0, [pc, #32]	; (800154c <main+0xb0>)
 800152a:	f004 fe16 	bl	800615a <HAL_UART_Transmit>
      while (uart_read_byte(&rx_char))
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fb85 	bl	8001c40 <uart_read_byte>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1f2      	bne.n	8001522 <main+0x86>
    while (!flag_timer2)
 800153c:	e7c3      	b.n	80014c6 <main+0x2a>
 800153e:	bf00      	nop
 8001540:	200000a2 	.word	0x200000a2
 8001544:	200000b1 	.word	0x200000b1
 8001548:	200000b0 	.word	0x200000b0
 800154c:	20000344 	.word	0x20000344

08001550 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b094      	sub	sp, #80	; 0x50
 8001554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001556:	f107 0320 	add.w	r3, r7, #32
 800155a:	2230      	movs	r2, #48	; 0x30
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f005 fe74 	bl	800724c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	4b28      	ldr	r3, [pc, #160]	; (800161c <SystemClock_Config+0xcc>)
 800157a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157c:	4a27      	ldr	r2, [pc, #156]	; (800161c <SystemClock_Config+0xcc>)
 800157e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001582:	6413      	str	r3, [r2, #64]	; 0x40
 8001584:	4b25      	ldr	r3, [pc, #148]	; (800161c <SystemClock_Config+0xcc>)
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001590:	2300      	movs	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	4b22      	ldr	r3, [pc, #136]	; (8001620 <SystemClock_Config+0xd0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a21      	ldr	r2, [pc, #132]	; (8001620 <SystemClock_Config+0xd0>)
 800159a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <SystemClock_Config+0xd0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015ac:	2302      	movs	r3, #2
 80015ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b0:	2301      	movs	r3, #1
 80015b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b4:	2310      	movs	r3, #16
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b8:	2302      	movs	r3, #2
 80015ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015bc:	2300      	movs	r3, #0
 80015be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015c0:	2308      	movs	r3, #8
 80015c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015c4:	23a8      	movs	r3, #168	; 0xa8
 80015c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015cc:	2304      	movs	r3, #4
 80015ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d0:	f107 0320 	add.w	r3, r7, #32
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 fe91 	bl	80042fc <HAL_RCC_OscConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015e0:	f000 f8ec 	bl	80017bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015e4:	230f      	movs	r3, #15
 80015e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e8:	2302      	movs	r3, #2
 80015ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80015f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	2105      	movs	r1, #5
 8001602:	4618      	mov	r0, r3
 8001604:	f003 f8f2 	bl	80047ec <HAL_RCC_ClockConfig>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800160e:	f000 f8d5 	bl	80017bc <Error_Handler>
  }
}
 8001612:	bf00      	nop
 8001614:	3750      	adds	r7, #80	; 0x50
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40023800 	.word	0x40023800
 8001620:	40007000 	.word	0x40007000

08001624 <system_init>:

/* USER CODE BEGIN 4 */
void system_init()
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001628:	2200      	movs	r2, #0
 800162a:	2120      	movs	r1, #32
 800162c:	480d      	ldr	r0, [pc, #52]	; (8001664 <system_init+0x40>)
 800162e:	f001 fe71 	bl	8003314 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2140      	movs	r1, #64	; 0x40
 8001636:	480b      	ldr	r0, [pc, #44]	; (8001664 <system_init+0x40>)
 8001638:	f001 fe6c 	bl	8003314 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	2110      	movs	r1, #16
 8001640:	4808      	ldr	r0, [pc, #32]	; (8001664 <system_init+0x40>)
 8001642:	f001 fe67 	bl	8003314 <HAL_GPIO_WritePin>
  timer_init();
 8001646:	f000 f8bf 	bl	80017c8 <timer_init>
  led7_init();
 800164a:	f7ff fe8f 	bl	800136c <led7_init>
  button_init();
 800164e:	f7fe ff93 	bl	8000578 <button_init>
  lcd_init();
 8001652:	f7ff fcc7 	bl	8000fe4 <lcd_init>
  uart_init_rs232();
 8001656:	f000 faa5 	bl	8001ba4 <uart_init_rs232>
  setTimer2(50);
 800165a:	2032      	movs	r0, #50	; 0x32
 800165c:	f000 f8be 	bl	80017dc <setTimer2>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40021000 	.word	0x40021000

08001668 <test_LedDebug>:

uint16_t count_led_debug = 0;

void test_LedDebug()
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  count_led_debug = (count_led_debug + 1) % 20;
 800166c:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <test_LedDebug+0x3c>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	1c5a      	adds	r2, r3, #1
 8001672:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <test_LedDebug+0x40>)
 8001674:	fb83 1302 	smull	r1, r3, r3, r2
 8001678:	10d9      	asrs	r1, r3, #3
 800167a:	17d3      	asrs	r3, r2, #31
 800167c:	1ac9      	subs	r1, r1, r3
 800167e:	460b      	mov	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	440b      	add	r3, r1
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	1ad1      	subs	r1, r2, r3
 8001688:	b28a      	uxth	r2, r1
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <test_LedDebug+0x3c>)
 800168c:	801a      	strh	r2, [r3, #0]
  if (count_led_debug == 0)
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <test_LedDebug+0x3c>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d103      	bne.n	800169e <test_LedDebug+0x36>
  {
    HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001696:	2110      	movs	r1, #16
 8001698:	4804      	ldr	r0, [pc, #16]	; (80016ac <test_LedDebug+0x44>)
 800169a:	f001 fe54 	bl	8003346 <HAL_GPIO_TogglePin>
  }
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200000a0 	.word	0x200000a0
 80016a8:	66666667 	.word	0x66666667
 80016ac:	40021000 	.word	0x40021000

080016b0 <test_Uart>:
    }
  }
}

void test_Uart()
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  // Button 12: Gửi thời gian qua UART (Bài 1)
  if (button_count[12] == 1)
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <test_Uart+0x58>)
 80016b6:	8b1b      	ldrh	r3, [r3, #24]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d117      	bne.n	80016ec <test_Uart+0x3c>
  {
    uart_Rs232SendNum(ds3231_hours);
 80016bc:	4b13      	ldr	r3, [pc, #76]	; (800170c <test_Uart+0x5c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 fb05 	bl	8001cd0 <uart_Rs232SendNum>
    uart_Rs232SendString(":");
 80016c6:	4812      	ldr	r0, [pc, #72]	; (8001710 <test_Uart+0x60>)
 80016c8:	f000 faec 	bl	8001ca4 <uart_Rs232SendString>
    uart_Rs232SendNum(ds3231_min);
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <test_Uart+0x64>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 fafd 	bl	8001cd0 <uart_Rs232SendNum>
    uart_Rs232SendString(":");
 80016d6:	480e      	ldr	r0, [pc, #56]	; (8001710 <test_Uart+0x60>)
 80016d8:	f000 fae4 	bl	8001ca4 <uart_Rs232SendString>
    uart_Rs232SendNum(ds3231_sec);
 80016dc:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <test_Uart+0x68>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 faf5 	bl	8001cd0 <uart_Rs232SendNum>
    uart_Rs232SendString("\n");
 80016e6:	480d      	ldr	r0, [pc, #52]	; (800171c <test_Uart+0x6c>)
 80016e8:	f000 fadc 	bl	8001ca4 <uart_Rs232SendString>
  }

  // Button 13: Cập nhật thời gian - Bài 1 (không có timeout/retry)
  if (button_count[13] == 1)
 80016ec:	4b06      	ldr	r3, [pc, #24]	; (8001708 <test_Uart+0x58>)
 80016ee:	8b5b      	ldrh	r3, [r3, #26]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <test_Uart+0x48>
  {
    uart_StartTimeUpdate();
 80016f4:	f000 fc4a 	bl	8001f8c <uart_StartTimeUpdate>
  }

  // Button 14: Cập nhật thời gian - Bài 2 (có timeout và retry)
  if (button_count[14] == 1)
 80016f8:	4b03      	ldr	r3, [pc, #12]	; (8001708 <test_Uart+0x58>)
 80016fa:	8b9b      	ldrh	r3, [r3, #28]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d101      	bne.n	8001704 <test_Uart+0x54>
  {
    uart_StartTimeUpdateEx();
 8001700:	f000 fcac 	bl	800205c <uart_StartTimeUpdateEx>
  }
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200000f0 	.word	0x200000f0
 800170c:	20000115 	.word	0x20000115
 8001710:	08007c14 	.word	0x08007c14
 8001714:	20000112 	.word	0x20000112
 8001718:	20000110 	.word	0x20000110
 800171c:	08007c18 	.word	0x08007c18

08001720 <display_time_on_lcd>:

void display_time_on_lcd()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af04      	add	r7, sp, #16
  static uint8_t prev_sec = 0xFF; // Để kiểm tra xem có cần cập nhật LCD không

  if (ds3231_sec != prev_sec)
 8001726:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <display_time_on_lcd+0x84>)
 8001728:	781a      	ldrb	r2, [r3, #0]
 800172a:	4b1f      	ldr	r3, [pc, #124]	; (80017a8 <display_time_on_lcd+0x88>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	429a      	cmp	r2, r3
 8001730:	d034      	beq.n	800179c <display_time_on_lcd+0x7c>
  { // Chỉ cập nhật LCD khi giây thay đổi
    prev_sec = ds3231_sec;
 8001732:	4b1c      	ldr	r3, [pc, #112]	; (80017a4 <display_time_on_lcd+0x84>)
 8001734:	781a      	ldrb	r2, [r3, #0]
 8001736:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <display_time_on_lcd+0x88>)
 8001738:	701a      	strb	r2, [r3, #0]

    char time_str[20];

    // Xóa toàn bộ màn hình
    lcd_Fill(0, 0, 240, 320, BLACK);
 800173a:	2300      	movs	r3, #0
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001742:	22f0      	movs	r2, #240	; 0xf0
 8001744:	2100      	movs	r1, #0
 8001746:	2000      	movs	r0, #0
 8001748:	f7ff fb0a 	bl	8000d60 <lcd_Fill>

    // Hiển thị tiêu đề
    lcd_ShowStr(50, 80, (uint8_t *)"DIGITAL CLOCK", WHITE, BLACK, 24, 0);
 800174c:	2300      	movs	r3, #0
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	2318      	movs	r3, #24
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2300      	movs	r3, #0
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175c:	4a13      	ldr	r2, [pc, #76]	; (80017ac <display_time_on_lcd+0x8c>)
 800175e:	2150      	movs	r1, #80	; 0x50
 8001760:	2032      	movs	r0, #50	; 0x32
 8001762:	f7ff fd9f 	bl	80012a4 <lcd_ShowStr>

    // Hiển thị thời gian HH:MM:SS (căn giữa màn hình)
    sprintf(time_str, "%02d:%02d:%02d", ds3231_hours, ds3231_min, ds3231_sec);
 8001766:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <display_time_on_lcd+0x90>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <display_time_on_lcd+0x94>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	4619      	mov	r1, r3
 8001772:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <display_time_on_lcd+0x84>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	1d38      	adds	r0, r7, #4
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	460b      	mov	r3, r1
 800177c:	490e      	ldr	r1, [pc, #56]	; (80017b8 <display_time_on_lcd+0x98>)
 800177e:	f005 fd6d 	bl	800725c <siprintf>
    lcd_ShowStr(40, 140, (uint8_t *)time_str, YELLOW, BLACK, 32, 0);
 8001782:	1d3a      	adds	r2, r7, #4
 8001784:	2300      	movs	r3, #0
 8001786:	9302      	str	r3, [sp, #8]
 8001788:	2320      	movs	r3, #32
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	2300      	movs	r3, #0
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001794:	218c      	movs	r1, #140	; 0x8c
 8001796:	2028      	movs	r0, #40	; 0x28
 8001798:	f7ff fd84 	bl	80012a4 <lcd_ShowStr>
  }
}
 800179c:	bf00      	nop
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000110 	.word	0x20000110
 80017a8:	20000006 	.word	0x20000006
 80017ac:	08007c1c 	.word	0x08007c1c
 80017b0:	20000115 	.word	0x20000115
 80017b4:	20000112 	.word	0x20000112
 80017b8:	08007c2c 	.word	0x08007c2c

080017bc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <Error_Handler+0x8>
	...

080017c8 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80017cc:	4802      	ldr	r0, [pc, #8]	; (80017d8 <timer_init+0x10>)
 80017ce:	f004 f845 	bl	800585c <HAL_TIM_Base_Start_IT>
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000258 	.word	0x20000258

080017dc <setTimer2>:

void setTimer2(uint16_t duration){
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80017e6:	4a08      	ldr	r2, [pc, #32]	; (8001808 <setTimer2+0x2c>)
 80017e8:	88fb      	ldrh	r3, [r7, #6]
 80017ea:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <setTimer2+0x2c>)
 80017ee:	881a      	ldrh	r2, [r3, #0]
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <setTimer2+0x30>)
 80017f2:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <setTimer2+0x34>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	801a      	strh	r2, [r3, #0]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	200000a6 	.word	0x200000a6
 800180c:	200000a4 	.word	0x200000a4
 8001810:	200000a2 	.word	0x200000a2

08001814 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001824:	d116      	bne.n	8001854 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8001826:	4b0d      	ldr	r3, [pc, #52]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d010      	beq.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001838:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 800183a:	4b08      	ldr	r3, [pc, #32]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d106      	bne.n	8001850 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8001842:	4b07      	ldr	r3, [pc, #28]	; (8001860 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001844:	2201      	movs	r2, #1
 8001846:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800184a:	881a      	ldrh	r2, [r3, #0]
 800184c:	4b03      	ldr	r3, [pc, #12]	; (800185c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800184e:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8001850:	f7ff fd98 	bl	8001384 <led7_Scan>
	}
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200000a4 	.word	0x200000a4
 8001860:	200000a2 	.word	0x200000a2
 8001864:	200000a6 	.word	0x200000a6

08001868 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_SPI1_Init+0x64>)
 800186e:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <MX_SPI1_Init+0x68>)
 8001870:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <MX_SPI1_Init+0x64>)
 8001874:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001878:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_SPI1_Init+0x64>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <MX_SPI1_Init+0x64>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001886:	4b11      	ldr	r3, [pc, #68]	; (80018cc <MX_SPI1_Init+0x64>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <MX_SPI1_Init+0x64>)
 8001894:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001898:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <MX_SPI1_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <MX_SPI1_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_SPI1_Init+0x64>)
 80018b4:	220a      	movs	r2, #10
 80018b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_SPI1_Init+0x64>)
 80018ba:	f003 f993 	bl	8004be4 <HAL_SPI_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018c4:	f7ff ff7a 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000200 	.word	0x20000200
 80018d0:	40013000 	.word	0x40013000

080018d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
 80018ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a19      	ldr	r2, [pc, #100]	; (8001958 <HAL_SPI_MspInit+0x84>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d12b      	bne.n	800194e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	4b18      	ldr	r3, [pc, #96]	; (800195c <HAL_SPI_MspInit+0x88>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	4a17      	ldr	r2, [pc, #92]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001900:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001904:	6453      	str	r3, [r2, #68]	; 0x44
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	4b11      	ldr	r3, [pc, #68]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a10      	ldr	r2, [pc, #64]	; (800195c <HAL_SPI_MspInit+0x88>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <HAL_SPI_MspInit+0x88>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800192e:	2338      	movs	r3, #56	; 0x38
 8001930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800193e:	2305      	movs	r3, #5
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4805      	ldr	r0, [pc, #20]	; (8001960 <HAL_SPI_MspInit+0x8c>)
 800194a:	f001 fb47 	bl	8002fdc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800194e:	bf00      	nop
 8001950:	3728      	adds	r7, #40	; 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40013000 	.word	0x40013000
 800195c:	40023800 	.word	0x40023800
 8001960:	40020400 	.word	0x40020400

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <HAL_MspInit+0x4c>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <HAL_MspInit+0x4c>)
 8001974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001978:	6453      	str	r3, [r2, #68]	; 0x44
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_MspInit+0x4c>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_MspInit+0x4c>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	; 0x40
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <NMI_Handler+0x4>

080019ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019be:	e7fe      	b.n	80019be <HardFault_Handler+0x4>

080019c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <MemManage_Handler+0x4>

080019c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ca:	e7fe      	b.n	80019ca <BusFault_Handler+0x4>

080019cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d0:	e7fe      	b.n	80019d0 <UsageFault_Handler+0x4>

080019d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a00:	f001 f904 	bl	8002c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a0c:	4802      	ldr	r0, [pc, #8]	; (8001a18 <TIM2_IRQHandler+0x10>)
 8001a0e:	f003 ff95 	bl	800593c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000258 	.word	0x20000258

08001a1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a20:	4802      	ldr	r0, [pc, #8]	; (8001a2c <USART1_IRQHandler+0x10>)
 8001a22:	f004 fc5d 	bl	80062e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000344 	.word	0x20000344

08001a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a38:	4a14      	ldr	r2, [pc, #80]	; (8001a8c <_sbrk+0x5c>)
 8001a3a:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <_sbrk+0x60>)
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	; (8001a94 <_sbrk+0x64>)
 8001a4e:	4a12      	ldr	r2, [pc, #72]	; (8001a98 <_sbrk+0x68>)
 8001a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a52:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <_sbrk+0x64>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d207      	bcs.n	8001a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a60:	f005 fbca 	bl	80071f8 <__errno>
 8001a64:	4603      	mov	r3, r0
 8001a66:	220c      	movs	r2, #12
 8001a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	e009      	b.n	8001a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a70:	4b08      	ldr	r3, [pc, #32]	; (8001a94 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a76:	4b07      	ldr	r3, [pc, #28]	; (8001a94 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	4a05      	ldr	r2, [pc, #20]	; (8001a94 <_sbrk+0x64>)
 8001a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a82:	68fb      	ldr	r3, [r7, #12]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20020000 	.word	0x20020000
 8001a90:	00000400 	.word	0x00000400
 8001a94:	200000a8 	.word	0x200000a8
 8001a98:	200003a0 	.word	0x200003a0

08001a9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <SystemInit+0x20>)
 8001aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aa6:	4a05      	ldr	r2, [pc, #20]	; (8001abc <SystemInit+0x20>)
 8001aa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ac6:	f107 0308 	add.w	r3, r7, #8
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001ade:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ae2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001ae6:	f240 3247 	movw	r2, #839	; 0x347
 8001aea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aec:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001af2:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001af4:	2263      	movs	r2, #99	; 0x63
 8001af6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af8:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b04:	4813      	ldr	r0, [pc, #76]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b06:	f003 fe59 	bl	80057bc <HAL_TIM_Base_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b10:	f7ff fe54 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b1a:	f107 0308 	add.w	r3, r7, #8
 8001b1e:	4619      	mov	r1, r3
 8001b20:	480c      	ldr	r0, [pc, #48]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b22:	f004 f813 	bl	8005b4c <HAL_TIM_ConfigClockSource>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001b2c:	f7ff fe46 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b30:	2300      	movs	r3, #0
 8001b32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b38:	463b      	mov	r3, r7
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4805      	ldr	r0, [pc, #20]	; (8001b54 <MX_TIM2_Init+0x94>)
 8001b3e:	f004 fa2f 	bl	8005fa0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001b48:	f7ff fe38 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000258 	.word	0x20000258

08001b58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b68:	d115      	bne.n	8001b96 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	201c      	movs	r0, #28
 8001b8c:	f001 f95d 	bl	8002e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b90:	201c      	movs	r0, #28
 8001b92:	f001 f976 	bl	8002e82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <uart_init_rs232>:
static uint8_t retry_count = 0;         // Số lần retry hiện tại
static uint8_t use_advanced_mode = 0;   // 1 = Bài 2, 0 = Bài 1

// ---------------------- Hàm khởi tạo UART ----------------------
void uart_init_rs232(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1); // Bắt đầu nhận 1 byte đầu tiên
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4903      	ldr	r1, [pc, #12]	; (8001bb8 <uart_init_rs232+0x14>)
 8001bac:	4803      	ldr	r0, [pc, #12]	; (8001bbc <uart_init_rs232+0x18>)
 8001bae:	f004 fb66 	bl	800627e <HAL_UART_Receive_IT>
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000340 	.word	0x20000340
 8001bbc:	20000344 	.word	0x20000344

08001bc0 <HAL_UART_RxCpltCallback>:

// ---------------------- Ngắt UART Receive ----------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a15      	ldr	r2, [pc, #84]	; (8001c24 <HAL_UART_RxCpltCallback+0x64>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d124      	bne.n	8001c1c <HAL_UART_RxCpltCallback+0x5c>
    {
        uint16_t next = (uart_head + 1) % UART_BUFFER_SIZE;
 8001bd2:	4b15      	ldr	r3, [pc, #84]	; (8001c28 <HAL_UART_RxCpltCallback+0x68>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	3301      	adds	r3, #1
 8001bda:	425a      	negs	r2, r3
 8001bdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001be0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001be4:	bf58      	it	pl
 8001be6:	4253      	negpl	r3, r2
 8001be8:	81fb      	strh	r3, [r7, #14]
        if (next != uart_tail)
 8001bea:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <HAL_UART_RxCpltCallback+0x6c>)
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	89fa      	ldrh	r2, [r7, #14]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d00d      	beq.n	8001c12 <HAL_UART_RxCpltCallback+0x52>
        {                                     // Kiểm tra tràn bộ đệm
            uart_buffer[uart_head] = rx_byte; // Ghi byte nhận vào buffer
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <HAL_UART_RxCpltCallback+0x68>)
 8001bf8:	881b      	ldrh	r3, [r3, #0]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <HAL_UART_RxCpltCallback+0x70>)
 8001c00:	7819      	ldrb	r1, [r3, #0]
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <HAL_UART_RxCpltCallback+0x74>)
 8001c04:	5499      	strb	r1, [r3, r2]
            uart_head = next;
 8001c06:	4a08      	ldr	r2, [pc, #32]	; (8001c28 <HAL_UART_RxCpltCallback+0x68>)
 8001c08:	89fb      	ldrh	r3, [r7, #14]
 8001c0a:	8013      	strh	r3, [r2, #0]
            uart_data_ready = 1; // Báo có dữ liệu mới
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_UART_RxCpltCallback+0x78>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart1, &rx_byte, 1); // Tiếp tục nhận byte kế tiếp
 8001c12:	2201      	movs	r2, #1
 8001c14:	4906      	ldr	r1, [pc, #24]	; (8001c30 <HAL_UART_RxCpltCallback+0x70>)
 8001c16:	4809      	ldr	r0, [pc, #36]	; (8001c3c <HAL_UART_RxCpltCallback+0x7c>)
 8001c18:	f004 fb31 	bl	800627e <HAL_UART_Receive_IT>
    }
}
 8001c1c:	bf00      	nop
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40011000 	.word	0x40011000
 8001c28:	200000ac 	.word	0x200000ac
 8001c2c:	200000ae 	.word	0x200000ae
 8001c30:	20000340 	.word	0x20000340
 8001c34:	200002c0 	.word	0x200002c0
 8001c38:	200000b0 	.word	0x200000b0
 8001c3c:	20000344 	.word	0x20000344

08001c40 <uart_read_byte>:

// ---------------------- Đọc 1 byte từ ring buffer ----------------------
int uart_read_byte(uint8_t *data)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
    if (uart_head == uart_tail)
 8001c48:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <uart_read_byte+0x58>)
 8001c4a:	881b      	ldrh	r3, [r3, #0]
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <uart_read_byte+0x5c>)
 8001c50:	881b      	ldrh	r3, [r3, #0]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d101      	bne.n	8001c5c <uart_read_byte+0x1c>
        return 0; // Buffer rỗng
 8001c58:	2300      	movs	r3, #0
 8001c5a:	e016      	b.n	8001c8a <uart_read_byte+0x4a>
    *data = uart_buffer[uart_tail];
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <uart_read_byte+0x5c>)
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	461a      	mov	r2, r3
 8001c64:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <uart_read_byte+0x60>)
 8001c66:	5c9a      	ldrb	r2, [r3, r2]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	701a      	strb	r2, [r3, #0]
    uart_tail = (uart_tail + 1) % UART_BUFFER_SIZE;
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <uart_read_byte+0x5c>)
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	3301      	adds	r3, #1
 8001c74:	425a      	negs	r2, r3
 8001c76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c7a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c7e:	bf58      	it	pl
 8001c80:	4253      	negpl	r3, r2
 8001c82:	b29a      	uxth	r2, r3
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <uart_read_byte+0x5c>)
 8001c86:	801a      	strh	r2, [r3, #0]
    return 1; // Đọc thành công
 8001c88:	2301      	movs	r3, #1
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	200000ac 	.word	0x200000ac
 8001c9c:	200000ae 	.word	0x200000ae
 8001ca0:	200002c0 	.word	0x200002c0

08001ca4 <uart_Rs232SendString>:

// ---------------------- Gửi chuỗi ký tự ----------------------
void uart_Rs232SendString(uint8_t *str)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, str, strlen((char *)str), HAL_MAX_DELAY);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7fe fa8f 	bl	80001d0 <strlen>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cba:	6879      	ldr	r1, [r7, #4]
 8001cbc:	4803      	ldr	r0, [pc, #12]	; (8001ccc <uart_Rs232SendString+0x28>)
 8001cbe:	f004 fa4c 	bl	800615a <HAL_UART_Transmit>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000344 	.word	0x20000344

08001cd0 <uart_Rs232SendNum>:

// ---------------------- Gửi số nguyên ----------------------
void uart_Rs232SendNum(uint32_t num)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
    char msg[16];
    sprintf(msg, "%lu", (unsigned long)num);
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	4906      	ldr	r1, [pc, #24]	; (8001cf8 <uart_Rs232SendNum+0x28>)
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f005 fabb 	bl	800725c <siprintf>
    uart_Rs232SendString((uint8_t *)msg);
 8001ce6:	f107 0308 	add.w	r3, r7, #8
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ffda 	bl	8001ca4 <uart_Rs232SendString>
}
 8001cf0:	bf00      	nop
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	08007c3c 	.word	0x08007c3c

08001cfc <uart_ResetLineBuffer>:
static uint8_t line_index = 0;
static uint8_t line_ready = 0;

// Function to reset static variables
void uart_ResetLineBuffer(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
    line_index = 0;
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <uart_ResetLineBuffer+0x20>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	701a      	strb	r2, [r3, #0]
    line_ready = 0;
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <uart_ResetLineBuffer+0x24>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
    memset(line_buffer, 0, sizeof(line_buffer));
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4804      	ldr	r0, [pc, #16]	; (8001d24 <uart_ResetLineBuffer+0x28>)
 8001d12:	f005 fa9b 	bl	800724c <memset>
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	200000e0 	.word	0x200000e0
 8001d20:	200000e1 	.word	0x200000e1
 8001d24:	200000c0 	.word	0x200000c0

08001d28 <uart_ReadLine>:

int uart_ReadLine(uint8_t *buffer, uint8_t max_len)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	70fb      	strb	r3, [r7, #3]
    uint8_t byte;

    // Nếu đã có dòng sẵn sàng, trả về nó
    if (line_ready)
 8001d34:	4b45      	ldr	r3, [pc, #276]	; (8001e4c <uart_ReadLine+0x124>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d07a      	beq.n	8001e32 <uart_ReadLine+0x10a>
    {
        strncpy((char *)buffer, (char *)line_buffer, max_len - 1);
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	461a      	mov	r2, r3
 8001d42:	4943      	ldr	r1, [pc, #268]	; (8001e50 <uart_ReadLine+0x128>)
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f005 faa9 	bl	800729c <strncpy>
        buffer[max_len - 1] = '\0';
 8001d4a:	78fb      	ldrb	r3, [r7, #3]
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	2200      	movs	r2, #0
 8001d54:	701a      	strb	r2, [r3, #0]
        line_ready = 0;
 8001d56:	4b3d      	ldr	r3, [pc, #244]	; (8001e4c <uart_ReadLine+0x124>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
        line_index = 0;
 8001d5c:	4b3d      	ldr	r3, [pc, #244]	; (8001e54 <uart_ReadLine+0x12c>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	701a      	strb	r2, [r3, #0]
        memset(line_buffer, 0, sizeof(line_buffer)); // FIX: Clear buffer sau khi dùng
 8001d62:	2220      	movs	r2, #32
 8001d64:	2100      	movs	r1, #0
 8001d66:	483a      	ldr	r0, [pc, #232]	; (8001e50 <uart_ReadLine+0x128>)
 8001d68:	f005 fa70 	bl	800724c <memset>
        return 1;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e069      	b.n	8001e44 <uart_ReadLine+0x11c>

    // Đọc byte mới từ buffer
    while (uart_read_byte(&byte))
    {
        // Bỏ qua ký tự không hợp lệ và reset nếu có ký tự lạ
        if (byte < 0x20 && byte != '\n' && byte != '\r')
 8001d70:	7bfb      	ldrb	r3, [r7, #15]
 8001d72:	2b1f      	cmp	r3, #31
 8001d74:	d806      	bhi.n	8001d84 <uart_ReadLine+0x5c>
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
 8001d78:	2b0a      	cmp	r3, #10
 8001d7a:	d003      	beq.n	8001d84 <uart_ReadLine+0x5c>
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	2b0d      	cmp	r3, #13
 8001d80:	d000      	beq.n	8001d84 <uart_ReadLine+0x5c>
        {
            continue;
 8001d82:	e056      	b.n	8001e32 <uart_ReadLine+0x10a>
        }

        if (byte == '\n' || byte == '\r')
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	2b0a      	cmp	r3, #10
 8001d88:	d002      	beq.n	8001d90 <uart_ReadLine+0x68>
 8001d8a:	7bfb      	ldrb	r3, [r7, #15]
 8001d8c:	2b0d      	cmp	r3, #13
 8001d8e:	d120      	bne.n	8001dd2 <uart_ReadLine+0xaa>
        {
            if (line_index > 0)
 8001d90:	4b30      	ldr	r3, [pc, #192]	; (8001e54 <uart_ReadLine+0x12c>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d04c      	beq.n	8001e32 <uart_ReadLine+0x10a>
            {
                line_buffer[line_index] = '\0'; // Đảm bảo null-terminated
 8001d98:	4b2e      	ldr	r3, [pc, #184]	; (8001e54 <uart_ReadLine+0x12c>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	; (8001e50 <uart_ReadLine+0x128>)
 8001da0:	2100      	movs	r1, #0
 8001da2:	5499      	strb	r1, [r3, r2]
                strncpy((char *)buffer, (char *)line_buffer, max_len - 1);
 8001da4:	78fb      	ldrb	r3, [r7, #3]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	461a      	mov	r2, r3
 8001daa:	4929      	ldr	r1, [pc, #164]	; (8001e50 <uart_ReadLine+0x128>)
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f005 fa75 	bl	800729c <strncpy>
                buffer[max_len - 1] = '\0';
 8001db2:	78fb      	ldrb	r3, [r7, #3]
 8001db4:	3b01      	subs	r3, #1
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	2200      	movs	r2, #0
 8001dbc:	701a      	strb	r2, [r3, #0]

                // FIX: Reset buffer ngay lập tức để tránh concat
                line_index = 0;
 8001dbe:	4b25      	ldr	r3, [pc, #148]	; (8001e54 <uart_ReadLine+0x12c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
                memset(line_buffer, 0, sizeof(line_buffer));
 8001dc4:	2220      	movs	r2, #32
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4821      	ldr	r0, [pc, #132]	; (8001e50 <uart_ReadLine+0x128>)
 8001dca:	f005 fa3f 	bl	800724c <memset>

                return 1; // Trả về ngay lập tức
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e038      	b.n	8001e44 <uart_ReadLine+0x11c>
            }
        }
        else if (byte >= '0' && byte <= '9')
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	2b2f      	cmp	r3, #47	; 0x2f
 8001dd6:	d924      	bls.n	8001e22 <uart_ReadLine+0xfa>
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	2b39      	cmp	r3, #57	; 0x39
 8001ddc:	d821      	bhi.n	8001e22 <uart_ReadLine+0xfa>
        {
            // FIX: Chỉ nhận ký tự số và kiểm tra overflow
            if (line_index < sizeof(line_buffer) - 1)
 8001dde:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <uart_ReadLine+0x12c>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b1e      	cmp	r3, #30
 8001de4:	d80a      	bhi.n	8001dfc <uart_ReadLine+0xd4>
            {
                line_buffer[line_index++] = byte;
 8001de6:	4b1b      	ldr	r3, [pc, #108]	; (8001e54 <uart_ReadLine+0x12c>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	b2d1      	uxtb	r1, r2
 8001dee:	4a19      	ldr	r2, [pc, #100]	; (8001e54 <uart_ReadLine+0x12c>)
 8001df0:	7011      	strb	r1, [r2, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	7bf9      	ldrb	r1, [r7, #15]
 8001df6:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <uart_ReadLine+0x128>)
 8001df8:	5499      	strb	r1, [r3, r2]
 8001dfa:	e01a      	b.n	8001e32 <uart_ReadLine+0x10a>
            }
            else
            {
                // Buffer đầy, reset để tránh overflow
                line_index = 0;
 8001dfc:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <uart_ReadLine+0x12c>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]
                memset(line_buffer, 0, sizeof(line_buffer));
 8001e02:	2220      	movs	r2, #32
 8001e04:	2100      	movs	r1, #0
 8001e06:	4812      	ldr	r0, [pc, #72]	; (8001e50 <uart_ReadLine+0x128>)
 8001e08:	f005 fa20 	bl	800724c <memset>
                line_buffer[line_index++] = byte;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <uart_ReadLine+0x12c>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	b2d1      	uxtb	r1, r2
 8001e14:	4a0f      	ldr	r2, [pc, #60]	; (8001e54 <uart_ReadLine+0x12c>)
 8001e16:	7011      	strb	r1, [r2, #0]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	7bf9      	ldrb	r1, [r7, #15]
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <uart_ReadLine+0x128>)
 8001e1e:	5499      	strb	r1, [r3, r2]
            if (line_index < sizeof(line_buffer) - 1)
 8001e20:	e007      	b.n	8001e32 <uart_ReadLine+0x10a>
            }
        }
        else
        {
            // FIX: Ký tự không hợp lệ, reset buffer để tránh concat garbage
            line_index = 0;
 8001e22:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <uart_ReadLine+0x12c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	701a      	strb	r2, [r3, #0]
            memset(line_buffer, 0, sizeof(line_buffer));
 8001e28:	2220      	movs	r2, #32
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4808      	ldr	r0, [pc, #32]	; (8001e50 <uart_ReadLine+0x128>)
 8001e2e:	f005 fa0d 	bl	800724c <memset>
    while (uart_read_byte(&byte))
 8001e32:	f107 030f 	add.w	r3, r7, #15
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff ff02 	bl	8001c40 <uart_read_byte>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d196      	bne.n	8001d70 <uart_ReadLine+0x48>
        }
    }

    return 0; // Chưa đọc đủ một dòng
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200000e1 	.word	0x200000e1
 8001e50:	200000c0 	.word	0x200000c0
 8001e54:	200000e0 	.word	0x200000e0

08001e58 <uart_ValidateInput>:

// ---------------------- Validation dữ liệu đầu vào cho Bài 2 ----------------------
uint8_t uart_ValidateInput(uint8_t *str, TimeUpdateState_t state)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	70fb      	strb	r3, [r7, #3]
    // Kiểm tra chuỗi rỗng
    if (str == NULL || strlen((char *)str) == 0)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <uart_ValidateInput+0x1a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <uart_ValidateInput+0x1e>
    {
        return 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e04a      	b.n	8001f0c <uart_ValidateInput+0xb4>
    }

    // Kiểm tra chỉ chứa số
    for (int i = 0; i < strlen((char *)str); i++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	e010      	b.n	8001e9e <uart_ValidateInput+0x46>
    {
        if (str[i] < '0' || str[i] > '9')
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b2f      	cmp	r3, #47	; 0x2f
 8001e86:	d905      	bls.n	8001e94 <uart_ValidateInput+0x3c>
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	2b39      	cmp	r3, #57	; 0x39
 8001e92:	d901      	bls.n	8001e98 <uart_ValidateInput+0x40>
        {
            return 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e039      	b.n	8001f0c <uart_ValidateInput+0xb4>
    for (int i = 0; i < strlen((char *)str); i++)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7fe f996 	bl	80001d0 <strlen>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d8e7      	bhi.n	8001e7c <uart_ValidateInput+0x24>
        }
    }

    int num = atoi((char *)str);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f005 f99f 	bl	80071f0 <atoi>
 8001eb2:	60b8      	str	r0, [r7, #8]

    // Validation theo trạng thái
    switch (state)
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d01c      	beq.n	8001ef4 <uart_ValidateInput+0x9c>
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	dc25      	bgt.n	8001f0a <uart_ValidateInput+0xb2>
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d002      	beq.n	8001ec8 <uart_ValidateInput+0x70>
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d00b      	beq.n	8001ede <uart_ValidateInput+0x86>
 8001ec6:	e020      	b.n	8001f0a <uart_ValidateInput+0xb2>
    {
    case TIME_UPDATE_HOURS:
        return (num >= 0 && num <= 23);
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	db04      	blt.n	8001ed8 <uart_ValidateInput+0x80>
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	2b17      	cmp	r3, #23
 8001ed2:	dc01      	bgt.n	8001ed8 <uart_ValidateInput+0x80>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <uart_ValidateInput+0x82>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	e016      	b.n	8001f0c <uart_ValidateInput+0xb4>
    case TIME_UPDATE_MINUTES:
        return (num >= 0 && num <= 59);
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	db04      	blt.n	8001eee <uart_ValidateInput+0x96>
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	2b3b      	cmp	r3, #59	; 0x3b
 8001ee8:	dc01      	bgt.n	8001eee <uart_ValidateInput+0x96>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <uart_ValidateInput+0x98>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	e00b      	b.n	8001f0c <uart_ValidateInput+0xb4>
    case TIME_UPDATE_SECONDS:
        return (num >= 0 && num <= 59);
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	db04      	blt.n	8001f04 <uart_ValidateInput+0xac>
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	2b3b      	cmp	r3, #59	; 0x3b
 8001efe:	dc01      	bgt.n	8001f04 <uart_ValidateInput+0xac>
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <uart_ValidateInput+0xae>
 8001f04:	2300      	movs	r3, #0
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	e000      	b.n	8001f0c <uart_ValidateInput+0xb4>
    default:
        return 0;
 8001f0a:	2300      	movs	r3, #0
    }
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <uart_ParseNumber>:

// ---------------------- Chuyển đổi chuỗi thành số với validation ----------------------
uint8_t uart_ParseNumber(uint8_t *str)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
    int num = atoi((char *)str);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f005 f967 	bl	80071f0 <atoi>
 8001f22:	60f8      	str	r0, [r7, #12]

    // Validation theo từng trạng thái
    switch (time_update_state)
 8001f24:	4b18      	ldr	r3, [pc, #96]	; (8001f88 <uart_ParseNumber+0x74>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d005      	beq.n	8001f38 <uart_ParseNumber+0x24>
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	dd15      	ble.n	8001f5c <uart_ParseNumber+0x48>
 8001f30:	3b02      	subs	r3, #2
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d812      	bhi.n	8001f5c <uart_ParseNumber+0x48>
 8001f36:	e008      	b.n	8001f4a <uart_ParseNumber+0x36>
    {
    case TIME_UPDATE_HOURS:
        if (num < 0 || num > 23)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	db02      	blt.n	8001f44 <uart_ParseNumber+0x30>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2b17      	cmp	r3, #23
 8001f42:	dd16      	ble.n	8001f72 <uart_ParseNumber+0x5e>
            num = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
        break;
 8001f48:	e013      	b.n	8001f72 <uart_ParseNumber+0x5e>
    case TIME_UPDATE_MINUTES:
    case TIME_UPDATE_SECONDS:
        if (num < 0 || num > 59)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	db02      	blt.n	8001f56 <uart_ParseNumber+0x42>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b3b      	cmp	r3, #59	; 0x3b
 8001f54:	dd0f      	ble.n	8001f76 <uart_ParseNumber+0x62>
            num = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]
        break;
 8001f5a:	e00c      	b.n	8001f76 <uart_ParseNumber+0x62>
    default:
        if (num < 0)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da01      	bge.n	8001f66 <uart_ParseNumber+0x52>
            num = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
        if (num > 255)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2bff      	cmp	r3, #255	; 0xff
 8001f6a:	dd06      	ble.n	8001f7a <uart_ParseNumber+0x66>
            num = 255;
 8001f6c:	23ff      	movs	r3, #255	; 0xff
 8001f6e:	60fb      	str	r3, [r7, #12]
        break;
 8001f70:	e003      	b.n	8001f7a <uart_ParseNumber+0x66>
        break;
 8001f72:	bf00      	nop
 8001f74:	e002      	b.n	8001f7c <uart_ParseNumber+0x68>
        break;
 8001f76:	bf00      	nop
 8001f78:	e000      	b.n	8001f7c <uart_ParseNumber+0x68>
        break;
 8001f7a:	bf00      	nop
    }

    return (uint8_t)num;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	b2db      	uxtb	r3, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	200000b1 	.word	0x200000b1

08001f8c <uart_StartTimeUpdate>:

// ---------------------- Bắt đầu quá trình cập nhật thời gian (Bài 1) ----------------------
void uart_StartTimeUpdate(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af04      	add	r7, sp, #16
    use_advanced_mode = 0; // Bài 1: Có timeout nhưng đơn giản hơn bài 2
 8001f92:	4b20      	ldr	r3, [pc, #128]	; (8002014 <uart_StartTimeUpdate+0x88>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	701a      	strb	r2, [r3, #0]
    retry_count = 0;
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <uart_StartTimeUpdate+0x8c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]
    request_start_time = HAL_GetTick(); // FIX: Thêm timer cho bài 1
 8001f9e:	f000 fe49 	bl	8002c34 <HAL_GetTick>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	4a1d      	ldr	r2, [pc, #116]	; (800201c <uart_StartTimeUpdate+0x90>)
 8001fa6:	6013      	str	r3, [r2, #0]
    time_update_state = TIME_UPDATE_HOURS;
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	; (8002020 <uart_StartTimeUpdate+0x94>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	701a      	strb	r2, [r3, #0]

    // FIX: Clear input buffer để tránh dữ liệu cũ
    uart_ClearInputBuffer();
 8001fae:	f000 f841 	bl	8002034 <uart_ClearInputBuffer>

    lcd_Clear(BLACK);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f7fe fe9a 	bl	8000cec <lcd_Clear>
    lcd_ShowStr(10, 100, "TIME UPDATE MODE", WHITE, BLACK, 16, 0);
 8001fb8:	2300      	movs	r3, #0
 8001fba:	9302      	str	r3, [sp, #8]
 8001fbc:	2310      	movs	r3, #16
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fc8:	4a16      	ldr	r2, [pc, #88]	; (8002024 <uart_StartTimeUpdate+0x98>)
 8001fca:	2164      	movs	r1, #100	; 0x64
 8001fcc:	200a      	movs	r0, #10
 8001fce:	f7ff f969 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 120, "Updating hours...", WHITE, BLACK, 16, 0);
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	9302      	str	r3, [sp, #8]
 8001fd6:	2310      	movs	r3, #16
 8001fd8:	9301      	str	r3, [sp, #4]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fe2:	4a11      	ldr	r2, [pc, #68]	; (8002028 <uart_StartTimeUpdate+0x9c>)
 8001fe4:	2178      	movs	r1, #120	; 0x78
 8001fe6:	200a      	movs	r0, #10
 8001fe8:	f7ff f95c 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 140, "Enter hour (0-23):", YELLOW, BLACK, 14, 0);
 8001fec:	2300      	movs	r3, #0
 8001fee:	9302      	str	r3, [sp, #8]
 8001ff0:	230e      	movs	r3, #14
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001ffc:	4a0b      	ldr	r2, [pc, #44]	; (800202c <uart_StartTimeUpdate+0xa0>)
 8001ffe:	218c      	movs	r1, #140	; 0x8c
 8002000:	200a      	movs	r0, #10
 8002002:	f7ff f94f 	bl	80012a4 <lcd_ShowStr>
    uart_Rs232SendString((uint8_t *)"Hours\n");
 8002006:	480a      	ldr	r0, [pc, #40]	; (8002030 <uart_StartTimeUpdate+0xa4>)
 8002008:	f7ff fe4c 	bl	8001ca4 <uart_Rs232SendString>
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200000bd 	.word	0x200000bd
 8002018:	200000bc 	.word	0x200000bc
 800201c:	200000b8 	.word	0x200000b8
 8002020:	200000b1 	.word	0x200000b1
 8002024:	08007c40 	.word	0x08007c40
 8002028:	08007c54 	.word	0x08007c54
 800202c:	08007c68 	.word	0x08007c68
 8002030:	08007c7c 	.word	0x08007c7c

08002034 <uart_ClearInputBuffer>:

// ---------------------- Clear UART input buffer ----------------------
void uart_ClearInputBuffer(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
    // Clear ring buffer
    uart_head = uart_tail; // Reset pointers để xóa dữ liệu cũ
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <uart_ClearInputBuffer+0x1c>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	b29a      	uxth	r2, r3
 800203e:	4b05      	ldr	r3, [pc, #20]	; (8002054 <uart_ClearInputBuffer+0x20>)
 8002040:	801a      	strh	r2, [r3, #0]
    uart_data_ready = 0;
 8002042:	4b05      	ldr	r3, [pc, #20]	; (8002058 <uart_ClearInputBuffer+0x24>)
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]

    // Clear line buffer
    uart_ResetLineBuffer();
 8002048:	f7ff fe58 	bl	8001cfc <uart_ResetLineBuffer>
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	200000ae 	.word	0x200000ae
 8002054:	200000ac 	.word	0x200000ac
 8002058:	200000b0 	.word	0x200000b0

0800205c <uart_StartTimeUpdateEx>:

// ---------------------- Bắt đầu quá trình cập nhật thời gian (Bài 2) ----------------------
void uart_StartTimeUpdateEx(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af04      	add	r7, sp, #16
    use_advanced_mode = 1; // Bài 2: Có timeout/retry
 8002062:	4b35      	ldr	r3, [pc, #212]	; (8002138 <uart_StartTimeUpdateEx+0xdc>)
 8002064:	2201      	movs	r2, #1
 8002066:	701a      	strb	r2, [r3, #0]
    retry_count = 0;
 8002068:	4b34      	ldr	r3, [pc, #208]	; (800213c <uart_StartTimeUpdateEx+0xe0>)
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
    request_start_time = HAL_GetTick();
 800206e:	f000 fde1 	bl	8002c34 <HAL_GetTick>
 8002072:	4603      	mov	r3, r0
 8002074:	4a32      	ldr	r2, [pc, #200]	; (8002140 <uart_StartTimeUpdateEx+0xe4>)
 8002076:	6013      	str	r3, [r2, #0]
    time_update_state = TIME_UPDATE_HOURS;
 8002078:	4b32      	ldr	r3, [pc, #200]	; (8002144 <uart_StartTimeUpdateEx+0xe8>)
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]

    // FIX: Clear input buffer để tránh dữ liệu cũ
    uart_ClearInputBuffer();
 800207e:	f7ff ffd9 	bl	8002034 <uart_ClearInputBuffer>

    // DEBUG: Thông báo đã bắt đầu bài 2
    uart_Rs232SendString((uint8_t *)"DEBUG: Started Exercise 2 (timeout mode)\n");
 8002082:	4831      	ldr	r0, [pc, #196]	; (8002148 <uart_StartTimeUpdateEx+0xec>)
 8002084:	f7ff fe0e 	bl	8001ca4 <uart_Rs232SendString>

    lcd_Clear(BLACK);
 8002088:	2000      	movs	r0, #0
 800208a:	f7fe fe2f 	bl	8000cec <lcd_Clear>
    lcd_ShowStr(10, 80, "TIME UPDATE MODE", WHITE, BLACK, 16, 0);
 800208e:	2300      	movs	r3, #0
 8002090:	9302      	str	r3, [sp, #8]
 8002092:	2310      	movs	r3, #16
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	2300      	movs	r3, #0
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800209e:	4a2b      	ldr	r2, [pc, #172]	; (800214c <uart_StartTimeUpdateEx+0xf0>)
 80020a0:	2150      	movs	r1, #80	; 0x50
 80020a2:	200a      	movs	r0, #10
 80020a4:	f7ff f8fe 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 100, "** EXERCISE 2 **", CYAN, BLACK, 14, 0);
 80020a8:	2300      	movs	r3, #0
 80020aa:	9302      	str	r3, [sp, #8]
 80020ac:	230e      	movs	r3, #14
 80020ae:	9301      	str	r3, [sp, #4]
 80020b0:	2300      	movs	r3, #0
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80020b8:	4a25      	ldr	r2, [pc, #148]	; (8002150 <uart_StartTimeUpdateEx+0xf4>)
 80020ba:	2164      	movs	r1, #100	; 0x64
 80020bc:	200a      	movs	r0, #10
 80020be:	f7ff f8f1 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 120, "Timeout: 10s", YELLOW, BLACK, 12, 0);
 80020c2:	2300      	movs	r3, #0
 80020c4:	9302      	str	r3, [sp, #8]
 80020c6:	230c      	movs	r3, #12
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	2300      	movs	r3, #0
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80020d2:	4a20      	ldr	r2, [pc, #128]	; (8002154 <uart_StartTimeUpdateEx+0xf8>)
 80020d4:	2178      	movs	r1, #120	; 0x78
 80020d6:	200a      	movs	r0, #10
 80020d8:	f7ff f8e4 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 135, "Max retry: 3", YELLOW, BLACK, 12, 0);
 80020dc:	2300      	movs	r3, #0
 80020de:	9302      	str	r3, [sp, #8]
 80020e0:	230c      	movs	r3, #12
 80020e2:	9301      	str	r3, [sp, #4]
 80020e4:	2300      	movs	r3, #0
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80020ec:	4a1a      	ldr	r2, [pc, #104]	; (8002158 <uart_StartTimeUpdateEx+0xfc>)
 80020ee:	2187      	movs	r1, #135	; 0x87
 80020f0:	200a      	movs	r0, #10
 80020f2:	f7ff f8d7 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 155, "Updating hours...", WHITE, BLACK, 14, 0);
 80020f6:	2300      	movs	r3, #0
 80020f8:	9302      	str	r3, [sp, #8]
 80020fa:	230e      	movs	r3, #14
 80020fc:	9301      	str	r3, [sp, #4]
 80020fe:	2300      	movs	r3, #0
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002106:	4a15      	ldr	r2, [pc, #84]	; (800215c <uart_StartTimeUpdateEx+0x100>)
 8002108:	219b      	movs	r1, #155	; 0x9b
 800210a:	200a      	movs	r0, #10
 800210c:	f7ff f8ca 	bl	80012a4 <lcd_ShowStr>
    lcd_ShowStr(10, 170, "Enter hour (0-23):", GREEN, BLACK, 12, 0);
 8002110:	2300      	movs	r3, #0
 8002112:	9302      	str	r3, [sp, #8]
 8002114:	230c      	movs	r3, #12
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	2300      	movs	r3, #0
 800211a:	9300      	str	r3, [sp, #0]
 800211c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002120:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <uart_StartTimeUpdateEx+0x104>)
 8002122:	21aa      	movs	r1, #170	; 0xaa
 8002124:	200a      	movs	r0, #10
 8002126:	f7ff f8bd 	bl	80012a4 <lcd_ShowStr>
    uart_Rs232SendString((uint8_t *)"Hours\n");
 800212a:	480e      	ldr	r0, [pc, #56]	; (8002164 <uart_StartTimeUpdateEx+0x108>)
 800212c:	f7ff fdba 	bl	8001ca4 <uart_Rs232SendString>
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200000bd 	.word	0x200000bd
 800213c:	200000bc 	.word	0x200000bc
 8002140:	200000b8 	.word	0x200000b8
 8002144:	200000b1 	.word	0x200000b1
 8002148:	08007c84 	.word	0x08007c84
 800214c:	08007c40 	.word	0x08007c40
 8002150:	08007cb0 	.word	0x08007cb0
 8002154:	08007cc4 	.word	0x08007cc4
 8002158:	08007cd4 	.word	0x08007cd4
 800215c:	08007c54 	.word	0x08007c54
 8002160:	08007c68 	.word	0x08007c68
 8002164:	08007c7c 	.word	0x08007c7c

08002168 <uart_ProcessTimeUpdate>:

// ---------------------- Xử lý quá trình cập nhật thời gian (Bài 1) ----------------------
void uart_ProcessTimeUpdate(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b094      	sub	sp, #80	; 0x50
 800216c:	af04      	add	r7, sp, #16
    // DEBUG: Thêm debug để kiểm tra mode
    static uint8_t debug_sent = 0;
    if (!debug_sent && use_advanced_mode)
 800216e:	4ba9      	ldr	r3, [pc, #676]	; (8002414 <uart_ProcessTimeUpdate+0x2ac>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d109      	bne.n	800218a <uart_ProcessTimeUpdate+0x22>
 8002176:	4ba8      	ldr	r3, [pc, #672]	; (8002418 <uart_ProcessTimeUpdate+0x2b0>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d005      	beq.n	800218a <uart_ProcessTimeUpdate+0x22>
    {
        uart_Rs232SendString((uint8_t *)"DEBUG: Processing in advanced mode (Ex2)\n");
 800217e:	48a7      	ldr	r0, [pc, #668]	; (800241c <uart_ProcessTimeUpdate+0x2b4>)
 8002180:	f7ff fd90 	bl	8001ca4 <uart_Rs232SendString>
        debug_sent = 1;
 8002184:	4ba3      	ldr	r3, [pc, #652]	; (8002414 <uart_ProcessTimeUpdate+0x2ac>)
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
    }

    if (use_advanced_mode)
 800218a:	4ba3      	ldr	r3, [pc, #652]	; (8002418 <uart_ProcessTimeUpdate+0x2b0>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d002      	beq.n	8002198 <uart_ProcessTimeUpdate+0x30>
    {
        uart_ProcessTimeUpdateEx(); // Chuyển sang Bài 2
 8002192:	f000 f9cb 	bl	800252c <uart_ProcessTimeUpdateEx>
        return;
 8002196:	e1bc      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>
    }

    if (time_update_state == TIME_UPDATE_IDLE || time_update_state == TIME_UPDATE_COMPLETE)
 8002198:	4ba1      	ldr	r3, [pc, #644]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 81b7 	beq.w	8002510 <uart_ProcessTimeUpdate+0x3a8>
 80021a2:	4b9f      	ldr	r3, [pc, #636]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	f000 81b2 	beq.w	8002510 <uart_ProcessTimeUpdate+0x3a8>
    {
        return;
    }

    // FIX: Thêm timeout cho Bài 1 (đơn giản hơn Bài 2)
    uint32_t current_time = HAL_GetTick();
 80021ac:	f000 fd42 	bl	8002c34 <HAL_GetTick>
 80021b0:	63f8      	str	r0, [r7, #60]	; 0x3c
    uint32_t elapsed_time = current_time - request_start_time;
 80021b2:	4b9c      	ldr	r3, [pc, #624]	; (8002424 <uart_ProcessTimeUpdate+0x2bc>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	63bb      	str	r3, [r7, #56]	; 0x38

    // Kiểm tra timeout 10s cho Bài 1
    if (elapsed_time >= TIMEOUT_10S)
 80021bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021be:	f242 720f 	movw	r2, #9999	; 0x270f
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d951      	bls.n	800226a <uart_ProcessTimeUpdate+0x102>
    {
        retry_count++;
 80021c6:	4b98      	ldr	r3, [pc, #608]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	3301      	adds	r3, #1
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	4b96      	ldr	r3, [pc, #600]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 80021d0:	701a      	strb	r2, [r3, #0]
        
        // Hiển thị thông báo timeout
        char timeout_msg[50];
        sprintf(timeout_msg, "Timeout! Please enter input (%d/3)", retry_count);
 80021d2:	4b95      	ldr	r3, [pc, #596]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	1d3b      	adds	r3, r7, #4
 80021da:	4994      	ldr	r1, [pc, #592]	; (800242c <uart_ProcessTimeUpdate+0x2c4>)
 80021dc:	4618      	mov	r0, r3
 80021de:	f005 f83d 	bl	800725c <siprintf>
        uart_Rs232SendString((uint8_t *)timeout_msg);
 80021e2:	1d3b      	adds	r3, r7, #4
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff fd5d 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendString((uint8_t *)"\n");
 80021ea:	4891      	ldr	r0, [pc, #580]	; (8002430 <uart_ProcessTimeUpdate+0x2c8>)
 80021ec:	f7ff fd5a 	bl	8001ca4 <uart_Rs232SendString>
        
        if (retry_count >= MAX_RETRY_COUNT)
 80021f0:	4b8d      	ldr	r3, [pc, #564]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d91a      	bls.n	800222e <uart_ProcessTimeUpdate+0xc6>
        {
            // Quá 3 lần, quay về chế độ bình thường
            uart_Rs232SendString((uint8_t *)"Timeout exceeded! Returning to normal mode...\n");
 80021f8:	488e      	ldr	r0, [pc, #568]	; (8002434 <uart_ProcessTimeUpdate+0x2cc>)
 80021fa:	f7ff fd53 	bl	8001ca4 <uart_Rs232SendString>
            lcd_ShowStr(10, 160, "Timeout! Back to clock", RED, BLACK, 14, 0);
 80021fe:	2300      	movs	r3, #0
 8002200:	9302      	str	r3, [sp, #8]
 8002202:	230e      	movs	r3, #14
 8002204:	9301      	str	r3, [sp, #4]
 8002206:	2300      	movs	r3, #0
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800220e:	4a8a      	ldr	r2, [pc, #552]	; (8002438 <uart_ProcessTimeUpdate+0x2d0>)
 8002210:	21a0      	movs	r1, #160	; 0xa0
 8002212:	200a      	movs	r0, #10
 8002214:	f7ff f846 	bl	80012a4 <lcd_ShowStr>
            
            HAL_Delay(2000);
 8002218:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800221c:	f000 fd16 	bl	8002c4c <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 8002220:	4b7f      	ldr	r3, [pc, #508]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 8002226:	4b80      	ldr	r3, [pc, #512]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]
            return;
 800222c:	e171      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>
        }
        
        // Reset timer và gửi lại request
        request_start_time = HAL_GetTick();
 800222e:	f000 fd01 	bl	8002c34 <HAL_GetTick>
 8002232:	4603      	mov	r3, r0
 8002234:	4a7b      	ldr	r2, [pc, #492]	; (8002424 <uart_ProcessTimeUpdate+0x2bc>)
 8002236:	6013      	str	r3, [r2, #0]
        switch (time_update_state)
 8002238:	4b79      	ldr	r3, [pc, #484]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b03      	cmp	r3, #3
 800223e:	d00e      	beq.n	800225e <uart_ProcessTimeUpdate+0xf6>
 8002240:	2b03      	cmp	r3, #3
 8002242:	dc10      	bgt.n	8002266 <uart_ProcessTimeUpdate+0xfe>
 8002244:	2b01      	cmp	r3, #1
 8002246:	d002      	beq.n	800224e <uart_ProcessTimeUpdate+0xe6>
 8002248:	2b02      	cmp	r3, #2
 800224a:	d004      	beq.n	8002256 <uart_ProcessTimeUpdate+0xee>
            break;
        case TIME_UPDATE_SECONDS:
            uart_Rs232SendString((uint8_t *)"Please enter seconds (0-59): ");
            break;
        default:
            break;
 800224c:	e00b      	b.n	8002266 <uart_ProcessTimeUpdate+0xfe>
            uart_Rs232SendString((uint8_t *)"Please enter hours (0-23): ");
 800224e:	487b      	ldr	r0, [pc, #492]	; (800243c <uart_ProcessTimeUpdate+0x2d4>)
 8002250:	f7ff fd28 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002254:	e008      	b.n	8002268 <uart_ProcessTimeUpdate+0x100>
            uart_Rs232SendString((uint8_t *)"Please enter minutes (0-59): ");
 8002256:	487a      	ldr	r0, [pc, #488]	; (8002440 <uart_ProcessTimeUpdate+0x2d8>)
 8002258:	f7ff fd24 	bl	8001ca4 <uart_Rs232SendString>
            break;
 800225c:	e004      	b.n	8002268 <uart_ProcessTimeUpdate+0x100>
            uart_Rs232SendString((uint8_t *)"Please enter seconds (0-59): ");
 800225e:	4879      	ldr	r0, [pc, #484]	; (8002444 <uart_ProcessTimeUpdate+0x2dc>)
 8002260:	f7ff fd20 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002264:	e000      	b.n	8002268 <uart_ProcessTimeUpdate+0x100>
            break;
 8002266:	bf00      	nop
        }
        return;
 8002268:	e153      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>
    }

    if (uart_ReadLine(response_buffer, sizeof(response_buffer)))
 800226a:	2120      	movs	r1, #32
 800226c:	4876      	ldr	r0, [pc, #472]	; (8002448 <uart_ProcessTimeUpdate+0x2e0>)
 800226e:	f7ff fd5b 	bl	8001d28 <uart_ReadLine>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 814c 	beq.w	8002512 <uart_ProcessTimeUpdate+0x3aa>
    {
        // Debug: Echo chuỗi nhận được trước khi parse
        uart_Rs232SendString((uint8_t *)"Raw input: [");
 800227a:	4874      	ldr	r0, [pc, #464]	; (800244c <uart_ProcessTimeUpdate+0x2e4>)
 800227c:	f7ff fd12 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendString(response_buffer);
 8002280:	4871      	ldr	r0, [pc, #452]	; (8002448 <uart_ProcessTimeUpdate+0x2e0>)
 8002282:	f7ff fd0f 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendString((uint8_t *)"]\n");
 8002286:	4872      	ldr	r0, [pc, #456]	; (8002450 <uart_ProcessTimeUpdate+0x2e8>)
 8002288:	f7ff fd0c 	bl	8001ca4 <uart_Rs232SendString>

        // Validation dữ liệu (cũng áp dụng cho Bài 1)
        if (!uart_ValidateInput(response_buffer, time_update_state))
 800228c:	4b64      	ldr	r3, [pc, #400]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	4619      	mov	r1, r3
 8002292:	486d      	ldr	r0, [pc, #436]	; (8002448 <uart_ProcessTimeUpdate+0x2e0>)
 8002294:	f7ff fde0 	bl	8001e58 <uart_ValidateInput>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d129      	bne.n	80022f2 <uart_ProcessTimeUpdate+0x18a>
        {
            // Dữ liệu không hợp lệ, reset timer và yêu cầu nhập lại
            request_start_time = HAL_GetTick(); // Reset timer khi validation fail
 800229e:	f000 fcc9 	bl	8002c34 <HAL_GetTick>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4a5f      	ldr	r2, [pc, #380]	; (8002424 <uart_ProcessTimeUpdate+0x2bc>)
 80022a6:	6013      	str	r3, [r2, #0]
            uart_Rs232SendString((uint8_t *)"ERROR: Invalid data! ");
 80022a8:	486a      	ldr	r0, [pc, #424]	; (8002454 <uart_ProcessTimeUpdate+0x2ec>)
 80022aa:	f7ff fcfb 	bl	8001ca4 <uart_Rs232SendString>
            switch (time_update_state)
 80022ae:	4b5c      	ldr	r3, [pc, #368]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d014      	beq.n	80022e0 <uart_ProcessTimeUpdate+0x178>
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	dc19      	bgt.n	80022ee <uart_ProcessTimeUpdate+0x186>
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d002      	beq.n	80022c4 <uart_ProcessTimeUpdate+0x15c>
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d007      	beq.n	80022d2 <uart_ProcessTimeUpdate+0x16a>
            case TIME_UPDATE_SECONDS:
                uart_Rs232SendString((uint8_t *)"Seconds must be 0-59.\n");
                uart_Rs232SendString((uint8_t *)"Seconds\n");
                break;
            default:
                break;
 80022c2:	e014      	b.n	80022ee <uart_ProcessTimeUpdate+0x186>
                uart_Rs232SendString((uint8_t *)"Hours must be 0-23.\n");
 80022c4:	4864      	ldr	r0, [pc, #400]	; (8002458 <uart_ProcessTimeUpdate+0x2f0>)
 80022c6:	f7ff fced 	bl	8001ca4 <uart_Rs232SendString>
                uart_Rs232SendString((uint8_t *)"Hours\n");
 80022ca:	4864      	ldr	r0, [pc, #400]	; (800245c <uart_ProcessTimeUpdate+0x2f4>)
 80022cc:	f7ff fcea 	bl	8001ca4 <uart_Rs232SendString>
                break;
 80022d0:	e00e      	b.n	80022f0 <uart_ProcessTimeUpdate+0x188>
                uart_Rs232SendString((uint8_t *)"Minutes must be 0-59.\n");
 80022d2:	4863      	ldr	r0, [pc, #396]	; (8002460 <uart_ProcessTimeUpdate+0x2f8>)
 80022d4:	f7ff fce6 	bl	8001ca4 <uart_Rs232SendString>
                uart_Rs232SendString((uint8_t *)"Minutes\n");
 80022d8:	4862      	ldr	r0, [pc, #392]	; (8002464 <uart_ProcessTimeUpdate+0x2fc>)
 80022da:	f7ff fce3 	bl	8001ca4 <uart_Rs232SendString>
                break;
 80022de:	e007      	b.n	80022f0 <uart_ProcessTimeUpdate+0x188>
                uart_Rs232SendString((uint8_t *)"Seconds must be 0-59.\n");
 80022e0:	4861      	ldr	r0, [pc, #388]	; (8002468 <uart_ProcessTimeUpdate+0x300>)
 80022e2:	f7ff fcdf 	bl	8001ca4 <uart_Rs232SendString>
                uart_Rs232SendString((uint8_t *)"Seconds\n");
 80022e6:	4861      	ldr	r0, [pc, #388]	; (800246c <uart_ProcessTimeUpdate+0x304>)
 80022e8:	f7ff fcdc 	bl	8001ca4 <uart_Rs232SendString>
                break;
 80022ec:	e000      	b.n	80022f0 <uart_ProcessTimeUpdate+0x188>
                break;
 80022ee:	bf00      	nop
            }
            return; // Không xử lý tiếp, chờ input mới
 80022f0:	e10f      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>
        }

        uint8_t value = uart_ParseNumber(response_buffer);
 80022f2:	4855      	ldr	r0, [pc, #340]	; (8002448 <uart_ProcessTimeUpdate+0x2e0>)
 80022f4:	f7ff fe0e 	bl	8001f14 <uart_ParseNumber>
 80022f8:	4603      	mov	r3, r0
 80022fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

        // Echo lại giá trị nhận được để xác nhận
        uart_Rs232SendString((uint8_t *)"Received: ");
 80022fe:	485c      	ldr	r0, [pc, #368]	; (8002470 <uart_ProcessTimeUpdate+0x308>)
 8002300:	f7ff fcd0 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendNum(value);
 8002304:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff fce1 	bl	8001cd0 <uart_Rs232SendNum>
        uart_Rs232SendString((uint8_t *)"\n");
 800230e:	4848      	ldr	r0, [pc, #288]	; (8002430 <uart_ProcessTimeUpdate+0x2c8>)
 8002310:	f7ff fcc8 	bl	8001ca4 <uart_Rs232SendString>

        switch (time_update_state)
 8002314:	4b42      	ldr	r3, [pc, #264]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b03      	cmp	r3, #3
 800231a:	f000 80b7 	beq.w	800248c <uart_ProcessTimeUpdate+0x324>
 800231e:	2b03      	cmp	r3, #3
 8002320:	f300 80f2 	bgt.w	8002508 <uart_ProcessTimeUpdate+0x3a0>
 8002324:	2b01      	cmp	r3, #1
 8002326:	d002      	beq.n	800232e <uart_ProcessTimeUpdate+0x1c6>
 8002328:	2b02      	cmp	r3, #2
 800232a:	d039      	beq.n	80023a0 <uart_ProcessTimeUpdate+0x238>
 800232c:	e0ec      	b.n	8002508 <uart_ProcessTimeUpdate+0x3a0>
        {
        case TIME_UPDATE_HOURS:
            new_time_values[0] = value;
 800232e:	4a51      	ldr	r2, [pc, #324]	; (8002474 <uart_ProcessTimeUpdate+0x30c>)
 8002330:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002334:	7013      	strb	r3, [r2, #0]
            time_update_state = TIME_UPDATE_MINUTES;
 8002336:	4b3a      	ldr	r3, [pc, #232]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 8002338:	2202      	movs	r2, #2
 800233a:	701a      	strb	r2, [r3, #0]
            retry_count = 0; // Reset retry count cho bước mới
 800233c:	4b3a      	ldr	r3, [pc, #232]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 800233e:	2200      	movs	r2, #0
 8002340:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // Reset timer cho bước tiếp theo
 8002342:	f000 fc77 	bl	8002c34 <HAL_GetTick>
 8002346:	4603      	mov	r3, r0
 8002348:	4a36      	ldr	r2, [pc, #216]	; (8002424 <uart_ProcessTimeUpdate+0x2bc>)
 800234a:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 120, "Updating minutes...", WHITE, BLACK, 16, 0);
 800234c:	2300      	movs	r3, #0
 800234e:	9302      	str	r3, [sp, #8]
 8002350:	2310      	movs	r3, #16
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	2300      	movs	r3, #0
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800235c:	4a46      	ldr	r2, [pc, #280]	; (8002478 <uart_ProcessTimeUpdate+0x310>)
 800235e:	2178      	movs	r1, #120	; 0x78
 8002360:	200a      	movs	r0, #10
 8002362:	f7fe ff9f 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 140, "Enter minute (0-59):", YELLOW, BLACK, 14, 0);
 8002366:	2300      	movs	r3, #0
 8002368:	9302      	str	r3, [sp, #8]
 800236a:	230e      	movs	r3, #14
 800236c:	9301      	str	r3, [sp, #4]
 800236e:	2300      	movs	r3, #0
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002376:	4a41      	ldr	r2, [pc, #260]	; (800247c <uart_ProcessTimeUpdate+0x314>)
 8002378:	218c      	movs	r1, #140	; 0x8c
 800237a:	200a      	movs	r0, #10
 800237c:	f7fe ff92 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 160, "                        ", BLACK, BLACK, 14, 0); // Clear timeout msg
 8002380:	2300      	movs	r3, #0
 8002382:	9302      	str	r3, [sp, #8]
 8002384:	230e      	movs	r3, #14
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	2300      	movs	r3, #0
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2300      	movs	r3, #0
 800238e:	4a3c      	ldr	r2, [pc, #240]	; (8002480 <uart_ProcessTimeUpdate+0x318>)
 8002390:	21a0      	movs	r1, #160	; 0xa0
 8002392:	200a      	movs	r0, #10
 8002394:	f7fe ff86 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Minutes\n");
 8002398:	4832      	ldr	r0, [pc, #200]	; (8002464 <uart_ProcessTimeUpdate+0x2fc>)
 800239a:	f7ff fc83 	bl	8001ca4 <uart_Rs232SendString>
            break;
 800239e:	e0b8      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>

        case TIME_UPDATE_MINUTES:
            new_time_values[1] = value;
 80023a0:	4a34      	ldr	r2, [pc, #208]	; (8002474 <uart_ProcessTimeUpdate+0x30c>)
 80023a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023a6:	7053      	strb	r3, [r2, #1]
            time_update_state = TIME_UPDATE_SECONDS;
 80023a8:	4b1d      	ldr	r3, [pc, #116]	; (8002420 <uart_ProcessTimeUpdate+0x2b8>)
 80023aa:	2203      	movs	r2, #3
 80023ac:	701a      	strb	r2, [r3, #0]
            retry_count = 0; // Reset retry count cho bước mới
 80023ae:	4b1e      	ldr	r3, [pc, #120]	; (8002428 <uart_ProcessTimeUpdate+0x2c0>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // Reset timer cho bước tiếp theo
 80023b4:	f000 fc3e 	bl	8002c34 <HAL_GetTick>
 80023b8:	4603      	mov	r3, r0
 80023ba:	4a1a      	ldr	r2, [pc, #104]	; (8002424 <uart_ProcessTimeUpdate+0x2bc>)
 80023bc:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 120, "Updating seconds...", WHITE, BLACK, 16, 0);
 80023be:	2300      	movs	r3, #0
 80023c0:	9302      	str	r3, [sp, #8]
 80023c2:	2310      	movs	r3, #16
 80023c4:	9301      	str	r3, [sp, #4]
 80023c6:	2300      	movs	r3, #0
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023ce:	4a2d      	ldr	r2, [pc, #180]	; (8002484 <uart_ProcessTimeUpdate+0x31c>)
 80023d0:	2178      	movs	r1, #120	; 0x78
 80023d2:	200a      	movs	r0, #10
 80023d4:	f7fe ff66 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 140, "Enter second (0-59):", YELLOW, BLACK, 14, 0);
 80023d8:	2300      	movs	r3, #0
 80023da:	9302      	str	r3, [sp, #8]
 80023dc:	230e      	movs	r3, #14
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	2300      	movs	r3, #0
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80023e8:	4a27      	ldr	r2, [pc, #156]	; (8002488 <uart_ProcessTimeUpdate+0x320>)
 80023ea:	218c      	movs	r1, #140	; 0x8c
 80023ec:	200a      	movs	r0, #10
 80023ee:	f7fe ff59 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 160, "                        ", BLACK, BLACK, 14, 0); // Clear timeout msg
 80023f2:	2300      	movs	r3, #0
 80023f4:	9302      	str	r3, [sp, #8]
 80023f6:	230e      	movs	r3, #14
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	2300      	movs	r3, #0
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	2300      	movs	r3, #0
 8002400:	4a1f      	ldr	r2, [pc, #124]	; (8002480 <uart_ProcessTimeUpdate+0x318>)
 8002402:	21a0      	movs	r1, #160	; 0xa0
 8002404:	200a      	movs	r0, #10
 8002406:	f7fe ff4d 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Seconds\n");
 800240a:	4818      	ldr	r0, [pc, #96]	; (800246c <uart_ProcessTimeUpdate+0x304>)
 800240c:	f7ff fc4a 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002410:	e07f      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>
 8002412:	bf00      	nop
 8002414:	200000e2 	.word	0x200000e2
 8002418:	200000bd 	.word	0x200000bd
 800241c:	08007ce4 	.word	0x08007ce4
 8002420:	200000b1 	.word	0x200000b1
 8002424:	200000b8 	.word	0x200000b8
 8002428:	200000bc 	.word	0x200000bc
 800242c:	08007d10 	.word	0x08007d10
 8002430:	08007d34 	.word	0x08007d34
 8002434:	08007d38 	.word	0x08007d38
 8002438:	08007d68 	.word	0x08007d68
 800243c:	08007d80 	.word	0x08007d80
 8002440:	08007d9c 	.word	0x08007d9c
 8002444:	08007dbc 	.word	0x08007dbc
 8002448:	200002a0 	.word	0x200002a0
 800244c:	08007ddc 	.word	0x08007ddc
 8002450:	08007dec 	.word	0x08007dec
 8002454:	08007df0 	.word	0x08007df0
 8002458:	08007e08 	.word	0x08007e08
 800245c:	08007c7c 	.word	0x08007c7c
 8002460:	08007e20 	.word	0x08007e20
 8002464:	08007e38 	.word	0x08007e38
 8002468:	08007e44 	.word	0x08007e44
 800246c:	08007e5c 	.word	0x08007e5c
 8002470:	08007e68 	.word	0x08007e68
 8002474:	200000b4 	.word	0x200000b4
 8002478:	08007e74 	.word	0x08007e74
 800247c:	08007e88 	.word	0x08007e88
 8002480:	08007ea0 	.word	0x08007ea0
 8002484:	08007ebc 	.word	0x08007ebc
 8002488:	08007ed0 	.word	0x08007ed0

        case TIME_UPDATE_SECONDS:
            new_time_values[2] = value;
 800248c:	4a22      	ldr	r2, [pc, #136]	; (8002518 <uart_ProcessTimeUpdate+0x3b0>)
 800248e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002492:	7093      	strb	r3, [r2, #2]

            // Chỉ cập nhật giờ, phút, giây vào DS3231 (giữ nguyên ngày tháng năm)
            ds3231_Write(ADDRESS_HOUR, new_time_values[0]);
 8002494:	4b20      	ldr	r3, [pc, #128]	; (8002518 <uart_ProcessTimeUpdate+0x3b0>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	4619      	mov	r1, r3
 800249a:	2002      	movs	r0, #2
 800249c:	f7fe f8e4 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_MIN, new_time_values[1]);
 80024a0:	4b1d      	ldr	r3, [pc, #116]	; (8002518 <uart_ProcessTimeUpdate+0x3b0>)
 80024a2:	785b      	ldrb	r3, [r3, #1]
 80024a4:	4619      	mov	r1, r3
 80024a6:	2001      	movs	r0, #1
 80024a8:	f7fe f8de 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_SEC, new_time_values[2]);
 80024ac:	4b1a      	ldr	r3, [pc, #104]	; (8002518 <uart_ProcessTimeUpdate+0x3b0>)
 80024ae:	789b      	ldrb	r3, [r3, #2]
 80024b0:	4619      	mov	r1, r3
 80024b2:	2000      	movs	r0, #0
 80024b4:	f7fe f8d8 	bl	8000668 <ds3231_Write>

            time_update_state = TIME_UPDATE_COMPLETE;
 80024b8:	4b18      	ldr	r3, [pc, #96]	; (800251c <uart_ProcessTimeUpdate+0x3b4>)
 80024ba:	2204      	movs	r2, #4
 80024bc:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(10, 120, "Time update completed!", WHITE, BLACK, 16, 0);
 80024be:	2300      	movs	r3, #0
 80024c0:	9302      	str	r3, [sp, #8]
 80024c2:	2310      	movs	r3, #16
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2300      	movs	r3, #0
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ce:	4a14      	ldr	r2, [pc, #80]	; (8002520 <uart_ProcessTimeUpdate+0x3b8>)
 80024d0:	2178      	movs	r1, #120	; 0x78
 80024d2:	200a      	movs	r0, #10
 80024d4:	f7fe fee6 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 140, "                        ", WHITE, BLACK, 14, 0);
 80024d8:	2300      	movs	r3, #0
 80024da:	9302      	str	r3, [sp, #8]
 80024dc:	230e      	movs	r3, #14
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	2300      	movs	r3, #0
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024e8:	4a0e      	ldr	r2, [pc, #56]	; (8002524 <uart_ProcessTimeUpdate+0x3bc>)
 80024ea:	218c      	movs	r1, #140	; 0x8c
 80024ec:	200a      	movs	r0, #10
 80024ee:	f7fe fed9 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Time update completed!\n");
 80024f2:	480d      	ldr	r0, [pc, #52]	; (8002528 <uart_ProcessTimeUpdate+0x3c0>)
 80024f4:	f7ff fbd6 	bl	8001ca4 <uart_Rs232SendString>

            // Sau 2 giây sẽ quay về chế độ bình thường
            HAL_Delay(2000);
 80024f8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80024fc:	f000 fba6 	bl	8002c4c <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <uart_ProcessTimeUpdate+0x3b4>)
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]
            break;
 8002506:	e004      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>

        default:
            time_update_state = TIME_UPDATE_IDLE;
 8002508:	4b04      	ldr	r3, [pc, #16]	; (800251c <uart_ProcessTimeUpdate+0x3b4>)
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]
            break;
 800250e:	e000      	b.n	8002512 <uart_ProcessTimeUpdate+0x3aa>
        return;
 8002510:	bf00      	nop
        }
    }
}
 8002512:	3740      	adds	r7, #64	; 0x40
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	200000b4 	.word	0x200000b4
 800251c:	200000b1 	.word	0x200000b1
 8002520:	08007ee8 	.word	0x08007ee8
 8002524:	08007ea0 	.word	0x08007ea0
 8002528:	08007f00 	.word	0x08007f00

0800252c <uart_ProcessTimeUpdateEx>:

// ---------------------- Xử lý quá trình cập nhật thời gian với Timeout và Retry (Bài 2) ----------------------
void uart_ProcessTimeUpdateEx(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b094      	sub	sp, #80	; 0x50
 8002530:	af04      	add	r7, sp, #16
    if (time_update_state == TIME_UPDATE_IDLE ||
 8002532:	4ba2      	ldr	r3, [pc, #648]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 8215 	beq.w	8002966 <uart_ProcessTimeUpdateEx+0x43a>
        time_update_state == TIME_UPDATE_COMPLETE ||
 800253c:	4b9f      	ldr	r3, [pc, #636]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 800253e:	781b      	ldrb	r3, [r3, #0]
    if (time_update_state == TIME_UPDATE_IDLE ||
 8002540:	2b04      	cmp	r3, #4
 8002542:	f000 8210 	beq.w	8002966 <uart_ProcessTimeUpdateEx+0x43a>
        time_update_state == TIME_UPDATE_ERROR)
 8002546:	4b9d      	ldr	r3, [pc, #628]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 8002548:	781b      	ldrb	r3, [r3, #0]
        time_update_state == TIME_UPDATE_COMPLETE ||
 800254a:	2b05      	cmp	r3, #5
 800254c:	f000 820b 	beq.w	8002966 <uart_ProcessTimeUpdateEx+0x43a>
        return;
    }

    // DEBUG: Thêm debug để xác nhận hàm được gọi
    static uint8_t entry_debug_sent = 0;
    if (!entry_debug_sent)
 8002550:	4b9b      	ldr	r3, [pc, #620]	; (80027c0 <uart_ProcessTimeUpdateEx+0x294>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d105      	bne.n	8002564 <uart_ProcessTimeUpdateEx+0x38>
    {
        uart_Rs232SendString((uint8_t *)"DEBUG: Entered uart_ProcessTimeUpdateEx()\n");
 8002558:	489a      	ldr	r0, [pc, #616]	; (80027c4 <uart_ProcessTimeUpdateEx+0x298>)
 800255a:	f7ff fba3 	bl	8001ca4 <uart_Rs232SendString>
        entry_debug_sent = 1;
 800255e:	4b98      	ldr	r3, [pc, #608]	; (80027c0 <uart_ProcessTimeUpdateEx+0x294>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
    }

    uint32_t current_time = HAL_GetTick();
 8002564:	f000 fb66 	bl	8002c34 <HAL_GetTick>
 8002568:	63f8      	str	r0, [r7, #60]	; 0x3c
    uint32_t elapsed_time = current_time - request_start_time;
 800256a:	4b97      	ldr	r3, [pc, #604]	; (80027c8 <uart_ProcessTimeUpdateEx+0x29c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	63bb      	str	r3, [r7, #56]	; 0x38

    // DEBUG: Hiển thị thời gian elapsed mỗi 1 giây
    static uint32_t last_debug_time = 0;
    if (current_time - last_debug_time >= 1000) // Mỗi 1 giây
 8002574:	4b95      	ldr	r3, [pc, #596]	; (80027cc <uart_ProcessTimeUpdateEx+0x2a0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002580:	d319      	bcc.n	80025b6 <uart_ProcessTimeUpdateEx+0x8a>
    {
        last_debug_time = current_time;
 8002582:	4a92      	ldr	r2, [pc, #584]	; (80027cc <uart_ProcessTimeUpdateEx+0x2a0>)
 8002584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002586:	6013      	str	r3, [r2, #0]
        char debug_msg[50];
        sprintf(debug_msg, "Waiting... %lus", elapsed_time / 1000);
 8002588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800258a:	4a91      	ldr	r2, [pc, #580]	; (80027d0 <uart_ProcessTimeUpdateEx+0x2a4>)
 800258c:	fba2 2303 	umull	r2, r3, r2, r3
 8002590:	099a      	lsrs	r2, r3, #6
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	498f      	ldr	r1, [pc, #572]	; (80027d4 <uart_ProcessTimeUpdateEx+0x2a8>)
 8002596:	4618      	mov	r0, r3
 8002598:	f004 fe60 	bl	800725c <siprintf>
        lcd_ShowStr(10, 205, debug_msg, CYAN, BLACK, 10, 0);
 800259c:	1d3a      	adds	r2, r7, #4
 800259e:	2300      	movs	r3, #0
 80025a0:	9302      	str	r3, [sp, #8]
 80025a2:	230a      	movs	r3, #10
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	2300      	movs	r3, #0
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80025ae:	21cd      	movs	r1, #205	; 0xcd
 80025b0:	200a      	movs	r0, #10
 80025b2:	f7fe fe77 	bl	80012a4 <lcd_ShowStr>
    }

    // Kiểm tra timeout (10 giây)
    if (elapsed_time >= TIMEOUT_10S)
 80025b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025b8:	f242 720f 	movw	r2, #9999	; 0x270f
 80025bc:	4293      	cmp	r3, r2
 80025be:	d96d      	bls.n	800269c <uart_ProcessTimeUpdateEx+0x170>
    {
        retry_count++;
 80025c0:	4b85      	ldr	r3, [pc, #532]	; (80027d8 <uart_ProcessTimeUpdateEx+0x2ac>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	3301      	adds	r3, #1
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	4b83      	ldr	r3, [pc, #524]	; (80027d8 <uart_ProcessTimeUpdateEx+0x2ac>)
 80025ca:	701a      	strb	r2, [r3, #0]

        // Hiển thị retry trên LCD
        char retry_msg[32];
        sprintf(retry_msg, "Timeout! Retry %d/%d", retry_count, MAX_RETRY_COUNT);
 80025cc:	4b82      	ldr	r3, [pc, #520]	; (80027d8 <uart_ProcessTimeUpdateEx+0x2ac>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	461a      	mov	r2, r3
 80025d2:	1d38      	adds	r0, r7, #4
 80025d4:	2303      	movs	r3, #3
 80025d6:	4981      	ldr	r1, [pc, #516]	; (80027dc <uart_ProcessTimeUpdateEx+0x2b0>)
 80025d8:	f004 fe40 	bl	800725c <siprintf>
        lcd_ShowStr(10, 190, retry_msg, RED, BLACK, 12, 0);
 80025dc:	1d3a      	adds	r2, r7, #4
 80025de:	2300      	movs	r3, #0
 80025e0:	9302      	str	r3, [sp, #8]
 80025e2:	230c      	movs	r3, #12
 80025e4:	9301      	str	r3, [sp, #4]
 80025e6:	2300      	movs	r3, #0
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025ee:	21be      	movs	r1, #190	; 0xbe
 80025f0:	200a      	movs	r0, #10
 80025f2:	f7fe fe57 	bl	80012a4 <lcd_ShowStr>

        // DEBUG: Gửi thông báo qua UART
        uart_Rs232SendString((uint8_t *)"DEBUG: TIMEOUT occurred!\n");
 80025f6:	487a      	ldr	r0, [pc, #488]	; (80027e0 <uart_ProcessTimeUpdateEx+0x2b4>)
 80025f8:	f7ff fb54 	bl	8001ca4 <uart_Rs232SendString>

        if (retry_count >= MAX_RETRY_COUNT)
 80025fc:	4b76      	ldr	r3, [pc, #472]	; (80027d8 <uart_ProcessTimeUpdateEx+0x2ac>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b02      	cmp	r3, #2
 8002602:	d92a      	bls.n	800265a <uart_ProcessTimeUpdateEx+0x12e>
        {
            // Quá số lần retry, báo lỗi
            time_update_state = TIME_UPDATE_ERROR;
 8002604:	4b6d      	ldr	r3, [pc, #436]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 8002606:	2205      	movs	r2, #5
 8002608:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(10, 205, "ERROR: No response!", RED, BLACK, 14, 0);
 800260a:	2300      	movs	r3, #0
 800260c:	9302      	str	r3, [sp, #8]
 800260e:	230e      	movs	r3, #14
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	2300      	movs	r3, #0
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800261a:	4a72      	ldr	r2, [pc, #456]	; (80027e4 <uart_ProcessTimeUpdateEx+0x2b8>)
 800261c:	21cd      	movs	r1, #205	; 0xcd
 800261e:	200a      	movs	r0, #10
 8002620:	f7fe fe40 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 220, "Returning to normal...", WHITE, BLACK, 12, 0);
 8002624:	2300      	movs	r3, #0
 8002626:	9302      	str	r3, [sp, #8]
 8002628:	230c      	movs	r3, #12
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	2300      	movs	r3, #0
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002634:	4a6c      	ldr	r2, [pc, #432]	; (80027e8 <uart_ProcessTimeUpdateEx+0x2bc>)
 8002636:	21dc      	movs	r1, #220	; 0xdc
 8002638:	200a      	movs	r0, #10
 800263a:	f7fe fe33 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"ERROR: Timeout after 3 retries!\n");
 800263e:	486b      	ldr	r0, [pc, #428]	; (80027ec <uart_ProcessTimeUpdateEx+0x2c0>)
 8002640:	f7ff fb30 	bl	8001ca4 <uart_Rs232SendString>

            // Quay về chế độ bình thường sau 3 giây
            HAL_Delay(3000);
 8002644:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002648:	f000 fb00 	bl	8002c4c <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 800264c:	4b5b      	ldr	r3, [pc, #364]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 8002652:	4b61      	ldr	r3, [pc, #388]	; (80027d8 <uart_ProcessTimeUpdateEx+0x2ac>)
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
            return;
 8002658:	e186      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>
        }

        // Gửi lại request (FIX: Reset timer đúng cách)
        request_start_time = HAL_GetTick();
 800265a:	f000 faeb 	bl	8002c34 <HAL_GetTick>
 800265e:	4603      	mov	r3, r0
 8002660:	4a59      	ldr	r2, [pc, #356]	; (80027c8 <uart_ProcessTimeUpdateEx+0x29c>)
 8002662:	6013      	str	r3, [r2, #0]
        uart_Rs232SendString((uint8_t *)"TIMEOUT: Resending request...\n");
 8002664:	4862      	ldr	r0, [pc, #392]	; (80027f0 <uart_ProcessTimeUpdateEx+0x2c4>)
 8002666:	f7ff fb1d 	bl	8001ca4 <uart_Rs232SendString>
        switch (time_update_state)
 800266a:	4b54      	ldr	r3, [pc, #336]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b03      	cmp	r3, #3
 8002670:	d00e      	beq.n	8002690 <uart_ProcessTimeUpdateEx+0x164>
 8002672:	2b03      	cmp	r3, #3
 8002674:	dc10      	bgt.n	8002698 <uart_ProcessTimeUpdateEx+0x16c>
 8002676:	2b01      	cmp	r3, #1
 8002678:	d002      	beq.n	8002680 <uart_ProcessTimeUpdateEx+0x154>
 800267a:	2b02      	cmp	r3, #2
 800267c:	d004      	beq.n	8002688 <uart_ProcessTimeUpdateEx+0x15c>
            break;
        case TIME_UPDATE_SECONDS:
            uart_Rs232SendString((uint8_t *)"Seconds\n");
            break;
        default:
            break;
 800267e:	e00b      	b.n	8002698 <uart_ProcessTimeUpdateEx+0x16c>
            uart_Rs232SendString((uint8_t *)"Hours\n");
 8002680:	485c      	ldr	r0, [pc, #368]	; (80027f4 <uart_ProcessTimeUpdateEx+0x2c8>)
 8002682:	f7ff fb0f 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002686:	e008      	b.n	800269a <uart_ProcessTimeUpdateEx+0x16e>
            uart_Rs232SendString((uint8_t *)"Minutes\n");
 8002688:	485b      	ldr	r0, [pc, #364]	; (80027f8 <uart_ProcessTimeUpdateEx+0x2cc>)
 800268a:	f7ff fb0b 	bl	8001ca4 <uart_Rs232SendString>
            break;
 800268e:	e004      	b.n	800269a <uart_ProcessTimeUpdateEx+0x16e>
            uart_Rs232SendString((uint8_t *)"Seconds\n");
 8002690:	485a      	ldr	r0, [pc, #360]	; (80027fc <uart_ProcessTimeUpdateEx+0x2d0>)
 8002692:	f7ff fb07 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002696:	e000      	b.n	800269a <uart_ProcessTimeUpdateEx+0x16e>
            break;
 8002698:	bf00      	nop
        }
        return;
 800269a:	e165      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>
    }

    // Xử lý response
    if (uart_ReadLine(response_buffer, sizeof(response_buffer)))
 800269c:	2120      	movs	r1, #32
 800269e:	4858      	ldr	r0, [pc, #352]	; (8002800 <uart_ProcessTimeUpdateEx+0x2d4>)
 80026a0:	f7ff fb42 	bl	8001d28 <uart_ReadLine>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f000 815e 	beq.w	8002968 <uart_ProcessTimeUpdateEx+0x43c>
    {
        // Reset retry count khi có response
        retry_count = 0;
 80026ac:	4b4a      	ldr	r3, [pc, #296]	; (80027d8 <uart_ProcessTimeUpdateEx+0x2ac>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	701a      	strb	r2, [r3, #0]

        // Debug: Echo chuỗi nhận được
        uart_Rs232SendString((uint8_t *)"Raw input: [");
 80026b2:	4854      	ldr	r0, [pc, #336]	; (8002804 <uart_ProcessTimeUpdateEx+0x2d8>)
 80026b4:	f7ff faf6 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendString(response_buffer);
 80026b8:	4851      	ldr	r0, [pc, #324]	; (8002800 <uart_ProcessTimeUpdateEx+0x2d4>)
 80026ba:	f7ff faf3 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendString((uint8_t *)"]\n");
 80026be:	4852      	ldr	r0, [pc, #328]	; (8002808 <uart_ProcessTimeUpdateEx+0x2dc>)
 80026c0:	f7ff faf0 	bl	8001ca4 <uart_Rs232SendString>

        // Validation dữ liệu
        if (!uart_ValidateInput(response_buffer, time_update_state))
 80026c4:	4b3d      	ldr	r3, [pc, #244]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	484d      	ldr	r0, [pc, #308]	; (8002800 <uart_ProcessTimeUpdateEx+0x2d4>)
 80026cc:	f7ff fbc4 	bl	8001e58 <uart_ValidateInput>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d148      	bne.n	8002768 <uart_ProcessTimeUpdateEx+0x23c>
        {
            // Dữ liệu không hợp lệ, gửi lại request
            lcd_ShowStr(10, 190, "Invalid data! Retry...", RED, BLACK, 12, 0);
 80026d6:	2300      	movs	r3, #0
 80026d8:	9302      	str	r3, [sp, #8]
 80026da:	230c      	movs	r3, #12
 80026dc:	9301      	str	r3, [sp, #4]
 80026de:	2300      	movs	r3, #0
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80026e6:	4a49      	ldr	r2, [pc, #292]	; (800280c <uart_ProcessTimeUpdateEx+0x2e0>)
 80026e8:	21be      	movs	r1, #190	; 0xbe
 80026ea:	200a      	movs	r0, #10
 80026ec:	f7fe fdda 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"ERROR: Invalid data! ");
 80026f0:	4847      	ldr	r0, [pc, #284]	; (8002810 <uart_ProcessTimeUpdateEx+0x2e4>)
 80026f2:	f7ff fad7 	bl	8001ca4 <uart_Rs232SendString>

            // Hiển thị thông báo lỗi chi tiết
            switch (time_update_state)
 80026f6:	4b31      	ldr	r3, [pc, #196]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	d00e      	beq.n	800271c <uart_ProcessTimeUpdateEx+0x1f0>
 80026fe:	2b03      	cmp	r3, #3
 8002700:	dc10      	bgt.n	8002724 <uart_ProcessTimeUpdateEx+0x1f8>
 8002702:	2b01      	cmp	r3, #1
 8002704:	d002      	beq.n	800270c <uart_ProcessTimeUpdateEx+0x1e0>
 8002706:	2b02      	cmp	r3, #2
 8002708:	d004      	beq.n	8002714 <uart_ProcessTimeUpdateEx+0x1e8>
 800270a:	e00b      	b.n	8002724 <uart_ProcessTimeUpdateEx+0x1f8>
            {
            case TIME_UPDATE_HOURS:
                uart_Rs232SendString((uint8_t *)"Hours must be 0-23.\n");
 800270c:	4841      	ldr	r0, [pc, #260]	; (8002814 <uart_ProcessTimeUpdateEx+0x2e8>)
 800270e:	f7ff fac9 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002712:	e00b      	b.n	800272c <uart_ProcessTimeUpdateEx+0x200>
            case TIME_UPDATE_MINUTES:
                uart_Rs232SendString((uint8_t *)"Minutes must be 0-59.\n");
 8002714:	4840      	ldr	r0, [pc, #256]	; (8002818 <uart_ProcessTimeUpdateEx+0x2ec>)
 8002716:	f7ff fac5 	bl	8001ca4 <uart_Rs232SendString>
                break;
 800271a:	e007      	b.n	800272c <uart_ProcessTimeUpdateEx+0x200>
            case TIME_UPDATE_SECONDS:
                uart_Rs232SendString((uint8_t *)"Seconds must be 0-59.\n");
 800271c:	483f      	ldr	r0, [pc, #252]	; (800281c <uart_ProcessTimeUpdateEx+0x2f0>)
 800271e:	f7ff fac1 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002722:	e003      	b.n	800272c <uart_ProcessTimeUpdateEx+0x200>
            default:
                uart_Rs232SendString((uint8_t *)"Invalid input.\n");
 8002724:	483e      	ldr	r0, [pc, #248]	; (8002820 <uart_ProcessTimeUpdateEx+0x2f4>)
 8002726:	f7ff fabd 	bl	8001ca4 <uart_Rs232SendString>
                break;
 800272a:	bf00      	nop
            }

            // Reset timer và gửi lại request ngay lập tức
            request_start_time = HAL_GetTick(); // FIX: Reset timer đúng cách
 800272c:	f000 fa82 	bl	8002c34 <HAL_GetTick>
 8002730:	4603      	mov	r3, r0
 8002732:	4a25      	ldr	r2, [pc, #148]	; (80027c8 <uart_ProcessTimeUpdateEx+0x29c>)
 8002734:	6013      	str	r3, [r2, #0]
            switch (time_update_state)
 8002736:	4b21      	ldr	r3, [pc, #132]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	2b03      	cmp	r3, #3
 800273c:	d00e      	beq.n	800275c <uart_ProcessTimeUpdateEx+0x230>
 800273e:	2b03      	cmp	r3, #3
 8002740:	dc10      	bgt.n	8002764 <uart_ProcessTimeUpdateEx+0x238>
 8002742:	2b01      	cmp	r3, #1
 8002744:	d002      	beq.n	800274c <uart_ProcessTimeUpdateEx+0x220>
 8002746:	2b02      	cmp	r3, #2
 8002748:	d004      	beq.n	8002754 <uart_ProcessTimeUpdateEx+0x228>
                break;
            case TIME_UPDATE_SECONDS:
                uart_Rs232SendString((uint8_t *)"Seconds\n");
                break;
            default:
                break;
 800274a:	e00b      	b.n	8002764 <uart_ProcessTimeUpdateEx+0x238>
                uart_Rs232SendString((uint8_t *)"Hours\n");
 800274c:	4829      	ldr	r0, [pc, #164]	; (80027f4 <uart_ProcessTimeUpdateEx+0x2c8>)
 800274e:	f7ff faa9 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002752:	e008      	b.n	8002766 <uart_ProcessTimeUpdateEx+0x23a>
                uart_Rs232SendString((uint8_t *)"Minutes\n");
 8002754:	4828      	ldr	r0, [pc, #160]	; (80027f8 <uart_ProcessTimeUpdateEx+0x2cc>)
 8002756:	f7ff faa5 	bl	8001ca4 <uart_Rs232SendString>
                break;
 800275a:	e004      	b.n	8002766 <uart_ProcessTimeUpdateEx+0x23a>
                uart_Rs232SendString((uint8_t *)"Seconds\n");
 800275c:	4827      	ldr	r0, [pc, #156]	; (80027fc <uart_ProcessTimeUpdateEx+0x2d0>)
 800275e:	f7ff faa1 	bl	8001ca4 <uart_Rs232SendString>
                break;
 8002762:	e000      	b.n	8002766 <uart_ProcessTimeUpdateEx+0x23a>
                break;
 8002764:	bf00      	nop
            }
            return;
 8002766:	e0ff      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>
        }

        // Dữ liệu hợp lệ
        uint8_t value = uart_ParseNumber(response_buffer);
 8002768:	4825      	ldr	r0, [pc, #148]	; (8002800 <uart_ProcessTimeUpdateEx+0x2d4>)
 800276a:	f7ff fbd3 	bl	8001f14 <uart_ParseNumber>
 800276e:	4603      	mov	r3, r0
 8002770:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

        // Echo lại giá trị nhận được
        uart_Rs232SendString((uint8_t *)"Received: ");
 8002774:	482b      	ldr	r0, [pc, #172]	; (8002824 <uart_ProcessTimeUpdateEx+0x2f8>)
 8002776:	f7ff fa95 	bl	8001ca4 <uart_Rs232SendString>
        uart_Rs232SendNum(value);
 800277a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff faa6 	bl	8001cd0 <uart_Rs232SendNum>
        uart_Rs232SendString((uint8_t *)"\n");
 8002784:	4828      	ldr	r0, [pc, #160]	; (8002828 <uart_ProcessTimeUpdateEx+0x2fc>)
 8002786:	f7ff fa8d 	bl	8001ca4 <uart_Rs232SendString>

        // Xóa thông báo lỗi trước đó
        lcd_ShowStr(10, 190, "                        ", BLACK, BLACK, 12, 0);
 800278a:	2300      	movs	r3, #0
 800278c:	9302      	str	r3, [sp, #8]
 800278e:	230c      	movs	r3, #12
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	2300      	movs	r3, #0
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2300      	movs	r3, #0
 8002798:	4a24      	ldr	r2, [pc, #144]	; (800282c <uart_ProcessTimeUpdateEx+0x300>)
 800279a:	21be      	movs	r1, #190	; 0xbe
 800279c:	200a      	movs	r0, #10
 800279e:	f7fe fd81 	bl	80012a4 <lcd_ShowStr>

        switch (time_update_state)
 80027a2:	4b06      	ldr	r3, [pc, #24]	; (80027bc <uart_ProcessTimeUpdateEx+0x290>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	f000 8096 	beq.w	80028d8 <uart_ProcessTimeUpdateEx+0x3ac>
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	f300 80d3 	bgt.w	8002958 <uart_ProcessTimeUpdateEx+0x42c>
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d03c      	beq.n	8002830 <uart_ProcessTimeUpdateEx+0x304>
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d064      	beq.n	8002884 <uart_ProcessTimeUpdateEx+0x358>
 80027ba:	e0cd      	b.n	8002958 <uart_ProcessTimeUpdateEx+0x42c>
 80027bc:	200000b1 	.word	0x200000b1
 80027c0:	200000e3 	.word	0x200000e3
 80027c4:	08007f18 	.word	0x08007f18
 80027c8:	200000b8 	.word	0x200000b8
 80027cc:	200000e4 	.word	0x200000e4
 80027d0:	10624dd3 	.word	0x10624dd3
 80027d4:	08007f44 	.word	0x08007f44
 80027d8:	200000bc 	.word	0x200000bc
 80027dc:	08007f54 	.word	0x08007f54
 80027e0:	08007f6c 	.word	0x08007f6c
 80027e4:	08007f88 	.word	0x08007f88
 80027e8:	08007f9c 	.word	0x08007f9c
 80027ec:	08007fb4 	.word	0x08007fb4
 80027f0:	08007fd8 	.word	0x08007fd8
 80027f4:	08007c7c 	.word	0x08007c7c
 80027f8:	08007e38 	.word	0x08007e38
 80027fc:	08007e5c 	.word	0x08007e5c
 8002800:	200002a0 	.word	0x200002a0
 8002804:	08007ddc 	.word	0x08007ddc
 8002808:	08007dec 	.word	0x08007dec
 800280c:	08007ff8 	.word	0x08007ff8
 8002810:	08007df0 	.word	0x08007df0
 8002814:	08007e08 	.word	0x08007e08
 8002818:	08007e20 	.word	0x08007e20
 800281c:	08007e44 	.word	0x08007e44
 8002820:	08008010 	.word	0x08008010
 8002824:	08007e68 	.word	0x08007e68
 8002828:	08007d34 	.word	0x08007d34
 800282c:	08007ea0 	.word	0x08007ea0
        {
        case TIME_UPDATE_HOURS:
            new_time_values[0] = value;
 8002830:	4a4f      	ldr	r2, [pc, #316]	; (8002970 <uart_ProcessTimeUpdateEx+0x444>)
 8002832:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002836:	7013      	strb	r3, [r2, #0]
            time_update_state = TIME_UPDATE_MINUTES;
 8002838:	4b4e      	ldr	r3, [pc, #312]	; (8002974 <uart_ProcessTimeUpdateEx+0x448>)
 800283a:	2202      	movs	r2, #2
 800283c:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // FIX: Reset timer cho bước tiếp theo
 800283e:	f000 f9f9 	bl	8002c34 <HAL_GetTick>
 8002842:	4603      	mov	r3, r0
 8002844:	4a4c      	ldr	r2, [pc, #304]	; (8002978 <uart_ProcessTimeUpdateEx+0x44c>)
 8002846:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 155, "Updating minutes...", WHITE, BLACK, 14, 0);
 8002848:	2300      	movs	r3, #0
 800284a:	9302      	str	r3, [sp, #8]
 800284c:	230e      	movs	r3, #14
 800284e:	9301      	str	r3, [sp, #4]
 8002850:	2300      	movs	r3, #0
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002858:	4a48      	ldr	r2, [pc, #288]	; (800297c <uart_ProcessTimeUpdateEx+0x450>)
 800285a:	219b      	movs	r1, #155	; 0x9b
 800285c:	200a      	movs	r0, #10
 800285e:	f7fe fd21 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 170, "Enter minute (0-59):", GREEN, BLACK, 12, 0);
 8002862:	2300      	movs	r3, #0
 8002864:	9302      	str	r3, [sp, #8]
 8002866:	230c      	movs	r3, #12
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	2300      	movs	r3, #0
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002872:	4a43      	ldr	r2, [pc, #268]	; (8002980 <uart_ProcessTimeUpdateEx+0x454>)
 8002874:	21aa      	movs	r1, #170	; 0xaa
 8002876:	200a      	movs	r0, #10
 8002878:	f7fe fd14 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Minutes\n");
 800287c:	4841      	ldr	r0, [pc, #260]	; (8002984 <uart_ProcessTimeUpdateEx+0x458>)
 800287e:	f7ff fa11 	bl	8001ca4 <uart_Rs232SendString>
            break;
 8002882:	e071      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>

        case TIME_UPDATE_MINUTES:
            new_time_values[1] = value;
 8002884:	4a3a      	ldr	r2, [pc, #232]	; (8002970 <uart_ProcessTimeUpdateEx+0x444>)
 8002886:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800288a:	7053      	strb	r3, [r2, #1]
            time_update_state = TIME_UPDATE_SECONDS;
 800288c:	4b39      	ldr	r3, [pc, #228]	; (8002974 <uart_ProcessTimeUpdateEx+0x448>)
 800288e:	2203      	movs	r2, #3
 8002890:	701a      	strb	r2, [r3, #0]
            request_start_time = HAL_GetTick(); // FIX: Reset timer cho bước tiếp theo
 8002892:	f000 f9cf 	bl	8002c34 <HAL_GetTick>
 8002896:	4603      	mov	r3, r0
 8002898:	4a37      	ldr	r2, [pc, #220]	; (8002978 <uart_ProcessTimeUpdateEx+0x44c>)
 800289a:	6013      	str	r3, [r2, #0]
            lcd_ShowStr(10, 155, "Updating seconds...", WHITE, BLACK, 14, 0);
 800289c:	2300      	movs	r3, #0
 800289e:	9302      	str	r3, [sp, #8]
 80028a0:	230e      	movs	r3, #14
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	2300      	movs	r3, #0
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ac:	4a36      	ldr	r2, [pc, #216]	; (8002988 <uart_ProcessTimeUpdateEx+0x45c>)
 80028ae:	219b      	movs	r1, #155	; 0x9b
 80028b0:	200a      	movs	r0, #10
 80028b2:	f7fe fcf7 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 170, "Enter second (0-59):", GREEN, BLACK, 12, 0);
 80028b6:	2300      	movs	r3, #0
 80028b8:	9302      	str	r3, [sp, #8]
 80028ba:	230c      	movs	r3, #12
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	2300      	movs	r3, #0
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80028c6:	4a31      	ldr	r2, [pc, #196]	; (800298c <uart_ProcessTimeUpdateEx+0x460>)
 80028c8:	21aa      	movs	r1, #170	; 0xaa
 80028ca:	200a      	movs	r0, #10
 80028cc:	f7fe fcea 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Seconds\n");
 80028d0:	482f      	ldr	r0, [pc, #188]	; (8002990 <uart_ProcessTimeUpdateEx+0x464>)
 80028d2:	f7ff f9e7 	bl	8001ca4 <uart_Rs232SendString>
            break;
 80028d6:	e047      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>

        case TIME_UPDATE_SECONDS:
            new_time_values[2] = value;
 80028d8:	4a25      	ldr	r2, [pc, #148]	; (8002970 <uart_ProcessTimeUpdateEx+0x444>)
 80028da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80028de:	7093      	strb	r3, [r2, #2]

            // Cập nhật thời gian vào DS3231
            ds3231_Write(ADDRESS_HOUR, new_time_values[0]);
 80028e0:	4b23      	ldr	r3, [pc, #140]	; (8002970 <uart_ProcessTimeUpdateEx+0x444>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4619      	mov	r1, r3
 80028e6:	2002      	movs	r0, #2
 80028e8:	f7fd febe 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_MIN, new_time_values[1]);
 80028ec:	4b20      	ldr	r3, [pc, #128]	; (8002970 <uart_ProcessTimeUpdateEx+0x444>)
 80028ee:	785b      	ldrb	r3, [r3, #1]
 80028f0:	4619      	mov	r1, r3
 80028f2:	2001      	movs	r0, #1
 80028f4:	f7fd feb8 	bl	8000668 <ds3231_Write>
            ds3231_Write(ADDRESS_SEC, new_time_values[2]);
 80028f8:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <uart_ProcessTimeUpdateEx+0x444>)
 80028fa:	789b      	ldrb	r3, [r3, #2]
 80028fc:	4619      	mov	r1, r3
 80028fe:	2000      	movs	r0, #0
 8002900:	f7fd feb2 	bl	8000668 <ds3231_Write>

            time_update_state = TIME_UPDATE_COMPLETE;
 8002904:	4b1b      	ldr	r3, [pc, #108]	; (8002974 <uart_ProcessTimeUpdateEx+0x448>)
 8002906:	2204      	movs	r2, #4
 8002908:	701a      	strb	r2, [r3, #0]
            lcd_ShowStr(10, 155, "Time update completed!", GREEN, BLACK, 14, 0);
 800290a:	2300      	movs	r3, #0
 800290c:	9302      	str	r3, [sp, #8]
 800290e:	230e      	movs	r3, #14
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	2300      	movs	r3, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800291a:	4a1e      	ldr	r2, [pc, #120]	; (8002994 <uart_ProcessTimeUpdateEx+0x468>)
 800291c:	219b      	movs	r1, #155	; 0x9b
 800291e:	200a      	movs	r0, #10
 8002920:	f7fe fcc0 	bl	80012a4 <lcd_ShowStr>
            lcd_ShowStr(10, 170, "                        ", BLACK, BLACK, 12, 0);
 8002924:	2300      	movs	r3, #0
 8002926:	9302      	str	r3, [sp, #8]
 8002928:	230c      	movs	r3, #12
 800292a:	9301      	str	r3, [sp, #4]
 800292c:	2300      	movs	r3, #0
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	2300      	movs	r3, #0
 8002932:	4a19      	ldr	r2, [pc, #100]	; (8002998 <uart_ProcessTimeUpdateEx+0x46c>)
 8002934:	21aa      	movs	r1, #170	; 0xaa
 8002936:	200a      	movs	r0, #10
 8002938:	f7fe fcb4 	bl	80012a4 <lcd_ShowStr>
            uart_Rs232SendString((uint8_t *)"Time update completed!\n");
 800293c:	4817      	ldr	r0, [pc, #92]	; (800299c <uart_ProcessTimeUpdateEx+0x470>)
 800293e:	f7ff f9b1 	bl	8001ca4 <uart_Rs232SendString>

            // Quay về chế độ bình thường sau 2 giây
            HAL_Delay(2000);
 8002942:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002946:	f000 f981 	bl	8002c4c <HAL_Delay>
            time_update_state = TIME_UPDATE_IDLE;
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <uart_ProcessTimeUpdateEx+0x448>)
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 8002950:	4b13      	ldr	r3, [pc, #76]	; (80029a0 <uart_ProcessTimeUpdateEx+0x474>)
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]
            break;
 8002956:	e007      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>

        default:
            time_update_state = TIME_UPDATE_IDLE;
 8002958:	4b06      	ldr	r3, [pc, #24]	; (8002974 <uart_ProcessTimeUpdateEx+0x448>)
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
            retry_count = 0;
 800295e:	4b10      	ldr	r3, [pc, #64]	; (80029a0 <uart_ProcessTimeUpdateEx+0x474>)
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]
            break;
 8002964:	e000      	b.n	8002968 <uart_ProcessTimeUpdateEx+0x43c>
        return;
 8002966:	bf00      	nop
        }
    }
}
 8002968:	3740      	adds	r7, #64	; 0x40
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	200000b4 	.word	0x200000b4
 8002974:	200000b1 	.word	0x200000b1
 8002978:	200000b8 	.word	0x200000b8
 800297c:	08007e74 	.word	0x08007e74
 8002980:	08007e88 	.word	0x08007e88
 8002984:	08007e38 	.word	0x08007e38
 8002988:	08007ebc 	.word	0x08007ebc
 800298c:	08007ed0 	.word	0x08007ed0
 8002990:	08007e5c 	.word	0x08007e5c
 8002994:	08007ee8 	.word	0x08007ee8
 8002998:	08007ea0 	.word	0x08007ea0
 800299c:	08007f00 	.word	0x08007f00
 80029a0:	200000bc 	.word	0x200000bc

080029a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029a8:	4b11      	ldr	r3, [pc, #68]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029aa:	4a12      	ldr	r2, [pc, #72]	; (80029f4 <MX_USART1_UART_Init+0x50>)
 80029ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029ae:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029b6:	4b0e      	ldr	r3, [pc, #56]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029bc:	4b0c      	ldr	r3, [pc, #48]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029be:	2200      	movs	r2, #0
 80029c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029c2:	4b0b      	ldr	r3, [pc, #44]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029c8:	4b09      	ldr	r3, [pc, #36]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029ca:	220c      	movs	r2, #12
 80029cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ce:	4b08      	ldr	r3, [pc, #32]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029d4:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029da:	4805      	ldr	r0, [pc, #20]	; (80029f0 <MX_USART1_UART_Init+0x4c>)
 80029dc:	f003 fb70 	bl	80060c0 <HAL_UART_Init>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029e6:	f7fe fee9 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000344 	.word	0x20000344
 80029f4:	40011000 	.word	0x40011000

080029f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08a      	sub	sp, #40	; 0x28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a1d      	ldr	r2, [pc, #116]	; (8002a8c <HAL_UART_MspInit+0x94>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d134      	bne.n	8002a84 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	4b1c      	ldr	r3, [pc, #112]	; (8002a90 <HAL_UART_MspInit+0x98>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	4a1b      	ldr	r2, [pc, #108]	; (8002a90 <HAL_UART_MspInit+0x98>)
 8002a24:	f043 0310 	orr.w	r3, r3, #16
 8002a28:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2a:	4b19      	ldr	r3, [pc, #100]	; (8002a90 <HAL_UART_MspInit+0x98>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	4b15      	ldr	r3, [pc, #84]	; (8002a90 <HAL_UART_MspInit+0x98>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	4a14      	ldr	r2, [pc, #80]	; (8002a90 <HAL_UART_MspInit+0x98>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	6313      	str	r3, [r2, #48]	; 0x30
 8002a46:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <HAL_UART_MspInit+0x98>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a52:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a60:	2303      	movs	r3, #3
 8002a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a64:	2307      	movs	r3, #7
 8002a66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a68:	f107 0314 	add.w	r3, r7, #20
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4809      	ldr	r0, [pc, #36]	; (8002a94 <HAL_UART_MspInit+0x9c>)
 8002a70:	f000 fab4 	bl	8002fdc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a74:	2200      	movs	r2, #0
 8002a76:	2100      	movs	r1, #0
 8002a78:	2025      	movs	r0, #37	; 0x25
 8002a7a:	f000 f9e6 	bl	8002e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a7e:	2025      	movs	r0, #37	; 0x25
 8002a80:	f000 f9ff 	bl	8002e82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a84:	bf00      	nop
 8002a86:	3728      	adds	r7, #40	; 0x28
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40011000 	.word	0x40011000
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40020000 	.word	0x40020000

08002a98 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	091b      	lsrs	r3, r3, #4
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	0092      	lsls	r2, r2, #2
 8002aac:	4413      	add	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	4413      	add	r3, r2
 8002abc:	b2db      	uxtb	r3, r3
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
	...

08002acc <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	4a0d      	ldr	r2, [pc, #52]	; (8002b10 <DEC2BCD+0x44>)
 8002ada:	fba2 2303 	umull	r2, r3, r2, r3
 8002ade:	08db      	lsrs	r3, r3, #3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	b258      	sxtb	r0, r3
 8002ae6:	79fa      	ldrb	r2, [r7, #7]
 8002ae8:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <DEC2BCD+0x44>)
 8002aea:	fba3 1302 	umull	r1, r3, r3, r2
 8002aee:	08d9      	lsrs	r1, r3, #3
 8002af0:	460b      	mov	r3, r1
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	b25b      	sxtb	r3, r3
 8002afe:	4303      	orrs	r3, r0
 8002b00:	b25b      	sxtb	r3, r3
 8002b02:	b2db      	uxtb	r3, r3
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	cccccccd 	.word	0xcccccccd

08002b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b18:	480d      	ldr	r0, [pc, #52]	; (8002b50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b1a:	490e      	ldr	r1, [pc, #56]	; (8002b54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b1c:	4a0e      	ldr	r2, [pc, #56]	; (8002b58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b20:	e002      	b.n	8002b28 <LoopCopyDataInit>

08002b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b26:	3304      	adds	r3, #4

08002b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b2c:	d3f9      	bcc.n	8002b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b2e:	4a0b      	ldr	r2, [pc, #44]	; (8002b5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b30:	4c0b      	ldr	r4, [pc, #44]	; (8002b60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b34:	e001      	b.n	8002b3a <LoopFillZerobss>

08002b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b38:	3204      	adds	r2, #4

08002b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b3c:	d3fb      	bcc.n	8002b36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b3e:	f7fe ffad 	bl	8001a9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b42:	f004 fb5f 	bl	8007204 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b46:	f7fe fca9 	bl	800149c <main>
  bx  lr    
 8002b4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b54:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002b58:	0800b0fc 	.word	0x0800b0fc
  ldr r2, =_sbss
 8002b5c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002b60:	2000039c 	.word	0x2000039c

08002b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b64:	e7fe      	b.n	8002b64 <ADC_IRQHandler>
	...

08002b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ba8 <HAL_Init+0x40>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a0d      	ldr	r2, [pc, #52]	; (8002ba8 <HAL_Init+0x40>)
 8002b72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b78:	4b0b      	ldr	r3, [pc, #44]	; (8002ba8 <HAL_Init+0x40>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ba8 <HAL_Init+0x40>)
 8002b7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <HAL_Init+0x40>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a07      	ldr	r2, [pc, #28]	; (8002ba8 <HAL_Init+0x40>)
 8002b8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b90:	2003      	movs	r0, #3
 8002b92:	f000 f94f 	bl	8002e34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b96:	200f      	movs	r0, #15
 8002b98:	f000 f808 	bl	8002bac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b9c:	f7fe fee2 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023c00 	.word	0x40023c00

08002bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bb4:	4b12      	ldr	r3, [pc, #72]	; (8002c00 <HAL_InitTick+0x54>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b12      	ldr	r3, [pc, #72]	; (8002c04 <HAL_InitTick+0x58>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f967 	bl	8002e9e <HAL_SYSTICK_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e00e      	b.n	8002bf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b0f      	cmp	r3, #15
 8002bde:	d80a      	bhi.n	8002bf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002be0:	2200      	movs	r2, #0
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f000 f92f 	bl	8002e4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bec:	4a06      	ldr	r2, [pc, #24]	; (8002c08 <HAL_InitTick+0x5c>)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e000      	b.n	8002bf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000008 	.word	0x20000008
 8002c04:	20000010 	.word	0x20000010
 8002c08:	2000000c 	.word	0x2000000c

08002c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c10:	4b06      	ldr	r3, [pc, #24]	; (8002c2c <HAL_IncTick+0x20>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	461a      	mov	r2, r3
 8002c16:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <HAL_IncTick+0x24>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	4a04      	ldr	r2, [pc, #16]	; (8002c30 <HAL_IncTick+0x24>)
 8002c1e:	6013      	str	r3, [r2, #0]
}
 8002c20:	bf00      	nop
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	20000010 	.word	0x20000010
 8002c30:	20000388 	.word	0x20000388

08002c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  return uwTick;
 8002c38:	4b03      	ldr	r3, [pc, #12]	; (8002c48 <HAL_GetTick+0x14>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	20000388 	.word	0x20000388

08002c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c54:	f7ff ffee 	bl	8002c34 <HAL_GetTick>
 8002c58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c64:	d005      	beq.n	8002c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c66:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <HAL_Delay+0x44>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4413      	add	r3, r2
 8002c70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c72:	bf00      	nop
 8002c74:	f7ff ffde 	bl	8002c34 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d8f7      	bhi.n	8002c74 <HAL_Delay+0x28>
  {
  }
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	20000010 	.word	0x20000010

08002c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca4:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cc6:	4a04      	ldr	r2, [pc, #16]	; (8002cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	60d3      	str	r3, [r2, #12]
}
 8002ccc:	bf00      	nop
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	e000ed00 	.word	0xe000ed00

08002cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ce0:	4b04      	ldr	r3, [pc, #16]	; (8002cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	0a1b      	lsrs	r3, r3, #8
 8002ce6:	f003 0307 	and.w	r3, r3, #7
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	e000ed00 	.word	0xe000ed00

08002cf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	db0b      	blt.n	8002d22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	f003 021f 	and.w	r2, r3, #31
 8002d10:	4907      	ldr	r1, [pc, #28]	; (8002d30 <__NVIC_EnableIRQ+0x38>)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	095b      	lsrs	r3, r3, #5
 8002d18:	2001      	movs	r0, #1
 8002d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d22:	bf00      	nop
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	e000e100 	.word	0xe000e100

08002d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	6039      	str	r1, [r7, #0]
 8002d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	db0a      	blt.n	8002d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	490c      	ldr	r1, [pc, #48]	; (8002d80 <__NVIC_SetPriority+0x4c>)
 8002d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d52:	0112      	lsls	r2, r2, #4
 8002d54:	b2d2      	uxtb	r2, r2
 8002d56:	440b      	add	r3, r1
 8002d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d5c:	e00a      	b.n	8002d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	b2da      	uxtb	r2, r3
 8002d62:	4908      	ldr	r1, [pc, #32]	; (8002d84 <__NVIC_SetPriority+0x50>)
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	3b04      	subs	r3, #4
 8002d6c:	0112      	lsls	r2, r2, #4
 8002d6e:	b2d2      	uxtb	r2, r2
 8002d70:	440b      	add	r3, r1
 8002d72:	761a      	strb	r2, [r3, #24]
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	e000e100 	.word	0xe000e100
 8002d84:	e000ed00 	.word	0xe000ed00

08002d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b089      	sub	sp, #36	; 0x24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f1c3 0307 	rsb	r3, r3, #7
 8002da2:	2b04      	cmp	r3, #4
 8002da4:	bf28      	it	cs
 8002da6:	2304      	movcs	r3, #4
 8002da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3304      	adds	r3, #4
 8002dae:	2b06      	cmp	r3, #6
 8002db0:	d902      	bls.n	8002db8 <NVIC_EncodePriority+0x30>
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	3b03      	subs	r3, #3
 8002db6:	e000      	b.n	8002dba <NVIC_EncodePriority+0x32>
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	43da      	mvns	r2, r3
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	401a      	ands	r2, r3
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dda:	43d9      	mvns	r1, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de0:	4313      	orrs	r3, r2
         );
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3724      	adds	r7, #36	; 0x24
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
	...

08002df0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e00:	d301      	bcc.n	8002e06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e02:	2301      	movs	r3, #1
 8002e04:	e00f      	b.n	8002e26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e06:	4a0a      	ldr	r2, [pc, #40]	; (8002e30 <SysTick_Config+0x40>)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e0e:	210f      	movs	r1, #15
 8002e10:	f04f 30ff 	mov.w	r0, #4294967295
 8002e14:	f7ff ff8e 	bl	8002d34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e18:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <SysTick_Config+0x40>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e1e:	4b04      	ldr	r3, [pc, #16]	; (8002e30 <SysTick_Config+0x40>)
 8002e20:	2207      	movs	r2, #7
 8002e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	e000e010 	.word	0xe000e010

08002e34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f7ff ff29 	bl	8002c94 <__NVIC_SetPriorityGrouping>
}
 8002e42:	bf00      	nop
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b086      	sub	sp, #24
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	4603      	mov	r3, r0
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	607a      	str	r2, [r7, #4]
 8002e56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e5c:	f7ff ff3e 	bl	8002cdc <__NVIC_GetPriorityGrouping>
 8002e60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	68b9      	ldr	r1, [r7, #8]
 8002e66:	6978      	ldr	r0, [r7, #20]
 8002e68:	f7ff ff8e 	bl	8002d88 <NVIC_EncodePriority>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e72:	4611      	mov	r1, r2
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7ff ff5d 	bl	8002d34 <__NVIC_SetPriority>
}
 8002e7a:	bf00      	nop
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b082      	sub	sp, #8
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	4603      	mov	r3, r0
 8002e8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ff31 	bl	8002cf8 <__NVIC_EnableIRQ>
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7ff ffa2 	bl	8002df0 <SysTick_Config>
 8002eac:	4603      	mov	r3, r0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ec4:	f7ff feb6 	bl	8002c34 <HAL_GetTick>
 8002ec8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d008      	beq.n	8002ee8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2280      	movs	r2, #128	; 0x80
 8002eda:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e052      	b.n	8002f8e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0216 	bic.w	r2, r2, #22
 8002ef6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695a      	ldr	r2, [r3, #20]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f06:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d103      	bne.n	8002f18 <HAL_DMA_Abort+0x62>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d007      	beq.n	8002f28 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0208 	bic.w	r2, r2, #8
 8002f26:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 0201 	bic.w	r2, r2, #1
 8002f36:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f38:	e013      	b.n	8002f62 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f3a:	f7ff fe7b 	bl	8002c34 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b05      	cmp	r3, #5
 8002f46:	d90c      	bls.n	8002f62 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2203      	movs	r2, #3
 8002f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e015      	b.n	8002f8e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1e4      	bne.n	8002f3a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f74:	223f      	movs	r2, #63	; 0x3f
 8002f76:	409a      	lsls	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b083      	sub	sp, #12
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d004      	beq.n	8002fb4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2280      	movs	r2, #128	; 0x80
 8002fae:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e00c      	b.n	8002fce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2205      	movs	r2, #5
 8002fb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0201 	bic.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
	...

08002fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b089      	sub	sp, #36	; 0x24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
 8002ff6:	e16b      	b.n	80032d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	4013      	ands	r3, r2
 800300a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	429a      	cmp	r2, r3
 8003012:	f040 815a 	bne.w	80032ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b01      	cmp	r3, #1
 8003020:	d005      	beq.n	800302e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800302a:	2b02      	cmp	r3, #2
 800302c:	d130      	bne.n	8003090 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	2203      	movs	r2, #3
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	4013      	ands	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68da      	ldr	r2, [r3, #12]
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4313      	orrs	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003064:	2201      	movs	r2, #1
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	091b      	lsrs	r3, r3, #4
 800307a:	f003 0201 	and.w	r2, r3, #1
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b03      	cmp	r3, #3
 800309a:	d017      	beq.n	80030cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	2203      	movs	r2, #3
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	43db      	mvns	r3, r3
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4013      	ands	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 0303 	and.w	r3, r3, #3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d123      	bne.n	8003120 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	08da      	lsrs	r2, r3, #3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3208      	adds	r2, #8
 80030e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	220f      	movs	r2, #15
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	691a      	ldr	r2, [r3, #16]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	08da      	lsrs	r2, r3, #3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3208      	adds	r2, #8
 800311a:	69b9      	ldr	r1, [r7, #24]
 800311c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	2203      	movs	r2, #3
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4013      	ands	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0203 	and.w	r2, r3, #3
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4313      	orrs	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80b4 	beq.w	80032ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	60fb      	str	r3, [r7, #12]
 8003166:	4b60      	ldr	r3, [pc, #384]	; (80032e8 <HAL_GPIO_Init+0x30c>)
 8003168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316a:	4a5f      	ldr	r2, [pc, #380]	; (80032e8 <HAL_GPIO_Init+0x30c>)
 800316c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003170:	6453      	str	r3, [r2, #68]	; 0x44
 8003172:	4b5d      	ldr	r3, [pc, #372]	; (80032e8 <HAL_GPIO_Init+0x30c>)
 8003174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800317e:	4a5b      	ldr	r2, [pc, #364]	; (80032ec <HAL_GPIO_Init+0x310>)
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	089b      	lsrs	r3, r3, #2
 8003184:	3302      	adds	r3, #2
 8003186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	220f      	movs	r2, #15
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4013      	ands	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a52      	ldr	r2, [pc, #328]	; (80032f0 <HAL_GPIO_Init+0x314>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d02b      	beq.n	8003202 <HAL_GPIO_Init+0x226>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a51      	ldr	r2, [pc, #324]	; (80032f4 <HAL_GPIO_Init+0x318>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d025      	beq.n	80031fe <HAL_GPIO_Init+0x222>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a50      	ldr	r2, [pc, #320]	; (80032f8 <HAL_GPIO_Init+0x31c>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d01f      	beq.n	80031fa <HAL_GPIO_Init+0x21e>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a4f      	ldr	r2, [pc, #316]	; (80032fc <HAL_GPIO_Init+0x320>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d019      	beq.n	80031f6 <HAL_GPIO_Init+0x21a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a4e      	ldr	r2, [pc, #312]	; (8003300 <HAL_GPIO_Init+0x324>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d013      	beq.n	80031f2 <HAL_GPIO_Init+0x216>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a4d      	ldr	r2, [pc, #308]	; (8003304 <HAL_GPIO_Init+0x328>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d00d      	beq.n	80031ee <HAL_GPIO_Init+0x212>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a4c      	ldr	r2, [pc, #304]	; (8003308 <HAL_GPIO_Init+0x32c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d007      	beq.n	80031ea <HAL_GPIO_Init+0x20e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a4b      	ldr	r2, [pc, #300]	; (800330c <HAL_GPIO_Init+0x330>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d101      	bne.n	80031e6 <HAL_GPIO_Init+0x20a>
 80031e2:	2307      	movs	r3, #7
 80031e4:	e00e      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031e6:	2308      	movs	r3, #8
 80031e8:	e00c      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031ea:	2306      	movs	r3, #6
 80031ec:	e00a      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031ee:	2305      	movs	r3, #5
 80031f0:	e008      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031f2:	2304      	movs	r3, #4
 80031f4:	e006      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031f6:	2303      	movs	r3, #3
 80031f8:	e004      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031fa:	2302      	movs	r3, #2
 80031fc:	e002      	b.n	8003204 <HAL_GPIO_Init+0x228>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <HAL_GPIO_Init+0x228>
 8003202:	2300      	movs	r3, #0
 8003204:	69fa      	ldr	r2, [r7, #28]
 8003206:	f002 0203 	and.w	r2, r2, #3
 800320a:	0092      	lsls	r2, r2, #2
 800320c:	4093      	lsls	r3, r2
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4313      	orrs	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003214:	4935      	ldr	r1, [pc, #212]	; (80032ec <HAL_GPIO_Init+0x310>)
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	089b      	lsrs	r3, r3, #2
 800321a:	3302      	adds	r3, #2
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003222:	4b3b      	ldr	r3, [pc, #236]	; (8003310 <HAL_GPIO_Init+0x334>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	43db      	mvns	r3, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4013      	ands	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003246:	4a32      	ldr	r2, [pc, #200]	; (8003310 <HAL_GPIO_Init+0x334>)
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800324c:	4b30      	ldr	r3, [pc, #192]	; (8003310 <HAL_GPIO_Init+0x334>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	43db      	mvns	r3, r3
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	4013      	ands	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003270:	4a27      	ldr	r2, [pc, #156]	; (8003310 <HAL_GPIO_Init+0x334>)
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003276:	4b26      	ldr	r3, [pc, #152]	; (8003310 <HAL_GPIO_Init+0x334>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	43db      	mvns	r3, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	4013      	ands	r3, r2
 8003284:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800329a:	4a1d      	ldr	r2, [pc, #116]	; (8003310 <HAL_GPIO_Init+0x334>)
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032a0:	4b1b      	ldr	r3, [pc, #108]	; (8003310 <HAL_GPIO_Init+0x334>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	43db      	mvns	r3, r3
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	4013      	ands	r3, r2
 80032ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d003      	beq.n	80032c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032c4:	4a12      	ldr	r2, [pc, #72]	; (8003310 <HAL_GPIO_Init+0x334>)
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	3301      	adds	r3, #1
 80032ce:	61fb      	str	r3, [r7, #28]
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	2b0f      	cmp	r3, #15
 80032d4:	f67f ae90 	bls.w	8002ff8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	3724      	adds	r7, #36	; 0x24
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40023800 	.word	0x40023800
 80032ec:	40013800 	.word	0x40013800
 80032f0:	40020000 	.word	0x40020000
 80032f4:	40020400 	.word	0x40020400
 80032f8:	40020800 	.word	0x40020800
 80032fc:	40020c00 	.word	0x40020c00
 8003300:	40021000 	.word	0x40021000
 8003304:	40021400 	.word	0x40021400
 8003308:	40021800 	.word	0x40021800
 800330c:	40021c00 	.word	0x40021c00
 8003310:	40013c00 	.word	0x40013c00

08003314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	807b      	strh	r3, [r7, #2]
 8003320:	4613      	mov	r3, r2
 8003322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003324:	787b      	ldrb	r3, [r7, #1]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800332a:	887a      	ldrh	r2, [r7, #2]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003330:	e003      	b.n	800333a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003332:	887b      	ldrh	r3, [r7, #2]
 8003334:	041a      	lsls	r2, r3, #16
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	619a      	str	r2, [r3, #24]
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr

08003346 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003346:	b480      	push	{r7}
 8003348:	b085      	sub	sp, #20
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	460b      	mov	r3, r1
 8003350:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003358:	887a      	ldrh	r2, [r7, #2]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	4013      	ands	r3, r2
 800335e:	041a      	lsls	r2, r3, #16
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	43d9      	mvns	r1, r3
 8003364:	887b      	ldrh	r3, [r7, #2]
 8003366:	400b      	ands	r3, r1
 8003368:	431a      	orrs	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	619a      	str	r2, [r3, #24]
}
 800336e:	bf00      	nop
 8003370:	3714      	adds	r7, #20
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
	...

0800337c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e12b      	b.n	80035e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7fd fbdc 	bl	8000b60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2224      	movs	r2, #36	; 0x24
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 0201 	bic.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033e0:	f001 fbd8 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 80033e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	4a81      	ldr	r2, [pc, #516]	; (80035f0 <HAL_I2C_Init+0x274>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d807      	bhi.n	8003400 <HAL_I2C_Init+0x84>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4a80      	ldr	r2, [pc, #512]	; (80035f4 <HAL_I2C_Init+0x278>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	bf94      	ite	ls
 80033f8:	2301      	movls	r3, #1
 80033fa:	2300      	movhi	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	e006      	b.n	800340e <HAL_I2C_Init+0x92>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4a7d      	ldr	r2, [pc, #500]	; (80035f8 <HAL_I2C_Init+0x27c>)
 8003404:	4293      	cmp	r3, r2
 8003406:	bf94      	ite	ls
 8003408:	2301      	movls	r3, #1
 800340a:	2300      	movhi	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e0e7      	b.n	80035e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4a78      	ldr	r2, [pc, #480]	; (80035fc <HAL_I2C_Init+0x280>)
 800341a:	fba2 2303 	umull	r2, r3, r2, r3
 800341e:	0c9b      	lsrs	r3, r3, #18
 8003420:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	430a      	orrs	r2, r1
 8003434:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	4a6a      	ldr	r2, [pc, #424]	; (80035f0 <HAL_I2C_Init+0x274>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d802      	bhi.n	8003450 <HAL_I2C_Init+0xd4>
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	3301      	adds	r3, #1
 800344e:	e009      	b.n	8003464 <HAL_I2C_Init+0xe8>
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003456:	fb02 f303 	mul.w	r3, r2, r3
 800345a:	4a69      	ldr	r2, [pc, #420]	; (8003600 <HAL_I2C_Init+0x284>)
 800345c:	fba2 2303 	umull	r2, r3, r2, r3
 8003460:	099b      	lsrs	r3, r3, #6
 8003462:	3301      	adds	r3, #1
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	430b      	orrs	r3, r1
 800346a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003476:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	495c      	ldr	r1, [pc, #368]	; (80035f0 <HAL_I2C_Init+0x274>)
 8003480:	428b      	cmp	r3, r1
 8003482:	d819      	bhi.n	80034b8 <HAL_I2C_Init+0x13c>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1e59      	subs	r1, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003492:	1c59      	adds	r1, r3, #1
 8003494:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003498:	400b      	ands	r3, r1
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00a      	beq.n	80034b4 <HAL_I2C_Init+0x138>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	1e59      	subs	r1, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80034ac:	3301      	adds	r3, #1
 80034ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b2:	e051      	b.n	8003558 <HAL_I2C_Init+0x1dc>
 80034b4:	2304      	movs	r3, #4
 80034b6:	e04f      	b.n	8003558 <HAL_I2C_Init+0x1dc>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d111      	bne.n	80034e4 <HAL_I2C_Init+0x168>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	1e58      	subs	r0, r3, #1
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6859      	ldr	r1, [r3, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	440b      	add	r3, r1
 80034ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d2:	3301      	adds	r3, #1
 80034d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d8:	2b00      	cmp	r3, #0
 80034da:	bf0c      	ite	eq
 80034dc:	2301      	moveq	r3, #1
 80034de:	2300      	movne	r3, #0
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	e012      	b.n	800350a <HAL_I2C_Init+0x18e>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	1e58      	subs	r0, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6859      	ldr	r1, [r3, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	440b      	add	r3, r1
 80034f2:	0099      	lsls	r1, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80034fa:	3301      	adds	r3, #1
 80034fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf0c      	ite	eq
 8003504:	2301      	moveq	r3, #1
 8003506:	2300      	movne	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <HAL_I2C_Init+0x196>
 800350e:	2301      	movs	r3, #1
 8003510:	e022      	b.n	8003558 <HAL_I2C_Init+0x1dc>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10e      	bne.n	8003538 <HAL_I2C_Init+0x1bc>
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	1e58      	subs	r0, r3, #1
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6859      	ldr	r1, [r3, #4]
 8003522:	460b      	mov	r3, r1
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	440b      	add	r3, r1
 8003528:	fbb0 f3f3 	udiv	r3, r0, r3
 800352c:	3301      	adds	r3, #1
 800352e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003532:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003536:	e00f      	b.n	8003558 <HAL_I2C_Init+0x1dc>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	1e58      	subs	r0, r3, #1
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6859      	ldr	r1, [r3, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	0099      	lsls	r1, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	fbb0 f3f3 	udiv	r3, r0, r3
 800354e:	3301      	adds	r3, #1
 8003550:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003554:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	6809      	ldr	r1, [r1, #0]
 800355c:	4313      	orrs	r3, r2
 800355e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	69da      	ldr	r2, [r3, #28]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003586:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6911      	ldr	r1, [r2, #16]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	68d2      	ldr	r2, [r2, #12]
 8003592:	4311      	orrs	r1, r2
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	430b      	orrs	r3, r1
 800359a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695a      	ldr	r2, [r3, #20]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2220      	movs	r2, #32
 80035d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	000186a0 	.word	0x000186a0
 80035f4:	001e847f 	.word	0x001e847f
 80035f8:	003d08ff 	.word	0x003d08ff
 80035fc:	431bde83 	.word	0x431bde83
 8003600:	10624dd3 	.word	0x10624dd3

08003604 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	4608      	mov	r0, r1
 800360e:	4611      	mov	r1, r2
 8003610:	461a      	mov	r2, r3
 8003612:	4603      	mov	r3, r0
 8003614:	817b      	strh	r3, [r7, #10]
 8003616:	460b      	mov	r3, r1
 8003618:	813b      	strh	r3, [r7, #8]
 800361a:	4613      	mov	r3, r2
 800361c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800361e:	f7ff fb09 	bl	8002c34 <HAL_GetTick>
 8003622:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b20      	cmp	r3, #32
 800362e:	f040 80d9 	bne.w	80037e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	2319      	movs	r3, #25
 8003638:	2201      	movs	r2, #1
 800363a:	496d      	ldr	r1, [pc, #436]	; (80037f0 <HAL_I2C_Mem_Write+0x1ec>)
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 fc7f 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003648:	2302      	movs	r3, #2
 800364a:	e0cc      	b.n	80037e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_I2C_Mem_Write+0x56>
 8003656:	2302      	movs	r3, #2
 8003658:	e0c5      	b.n	80037e6 <HAL_I2C_Mem_Write+0x1e2>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d007      	beq.n	8003680 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
 800367e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800368e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2221      	movs	r2, #33	; 0x21
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2240      	movs	r2, #64	; 0x40
 800369c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a3a      	ldr	r2, [r7, #32]
 80036aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80036b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4a4d      	ldr	r2, [pc, #308]	; (80037f4 <HAL_I2C_Mem_Write+0x1f0>)
 80036c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036c2:	88f8      	ldrh	r0, [r7, #6]
 80036c4:	893a      	ldrh	r2, [r7, #8]
 80036c6:	8979      	ldrh	r1, [r7, #10]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	9301      	str	r3, [sp, #4]
 80036cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	4603      	mov	r3, r0
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 fab6 	bl	8003c44 <I2C_RequestMemoryWrite>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d052      	beq.n	8003784 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e081      	b.n	80037e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 fd00 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00d      	beq.n	800370e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	d107      	bne.n	800370a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003708:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e06b      	b.n	80037e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	781a      	ldrb	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b04      	cmp	r3, #4
 800374a:	d11b      	bne.n	8003784 <HAL_I2C_Mem_Write+0x180>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003750:	2b00      	cmp	r3, #0
 8003752:	d017      	beq.n	8003784 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	781a      	ldrb	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1aa      	bne.n	80036e2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 fcec 	bl	800416e <I2C_WaitOnBTFFlagUntilTimeout>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00d      	beq.n	80037b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d107      	bne.n	80037b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e016      	b.n	80037e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037e0:	2300      	movs	r3, #0
 80037e2:	e000      	b.n	80037e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80037e4:	2302      	movs	r3, #2
  }
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	00100002 	.word	0x00100002
 80037f4:	ffff0000 	.word	0xffff0000

080037f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b08c      	sub	sp, #48	; 0x30
 80037fc:	af02      	add	r7, sp, #8
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	4608      	mov	r0, r1
 8003802:	4611      	mov	r1, r2
 8003804:	461a      	mov	r2, r3
 8003806:	4603      	mov	r3, r0
 8003808:	817b      	strh	r3, [r7, #10]
 800380a:	460b      	mov	r3, r1
 800380c:	813b      	strh	r3, [r7, #8]
 800380e:	4613      	mov	r3, r2
 8003810:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003812:	f7ff fa0f 	bl	8002c34 <HAL_GetTick>
 8003816:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b20      	cmp	r3, #32
 8003822:	f040 8208 	bne.w	8003c36 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	2319      	movs	r3, #25
 800382c:	2201      	movs	r2, #1
 800382e:	497b      	ldr	r1, [pc, #492]	; (8003a1c <HAL_I2C_Mem_Read+0x224>)
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f000 fb85 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800383c:	2302      	movs	r3, #2
 800383e:	e1fb      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003846:	2b01      	cmp	r3, #1
 8003848:	d101      	bne.n	800384e <HAL_I2C_Mem_Read+0x56>
 800384a:	2302      	movs	r3, #2
 800384c:	e1f4      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b01      	cmp	r3, #1
 8003862:	d007      	beq.n	8003874 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0201 	orr.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003882:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2222      	movs	r2, #34	; 0x22
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2240      	movs	r2, #64	; 0x40
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800389e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80038a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4a5b      	ldr	r2, [pc, #364]	; (8003a20 <HAL_I2C_Mem_Read+0x228>)
 80038b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038b6:	88f8      	ldrh	r0, [r7, #6]
 80038b8:	893a      	ldrh	r2, [r7, #8]
 80038ba:	8979      	ldrh	r1, [r7, #10]
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	9301      	str	r3, [sp, #4]
 80038c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	4603      	mov	r3, r0
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 fa52 	bl	8003d70 <I2C_RequestMemoryRead>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e1b0      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d113      	bne.n	8003906 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038de:	2300      	movs	r3, #0
 80038e0:	623b      	str	r3, [r7, #32]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	623b      	str	r3, [r7, #32]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	623b      	str	r3, [r7, #32]
 80038f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	e184      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390a:	2b01      	cmp	r3, #1
 800390c:	d11b      	bne.n	8003946 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800391c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800391e:	2300      	movs	r3, #0
 8003920:	61fb      	str	r3, [r7, #28]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695b      	ldr	r3, [r3, #20]
 8003928:	61fb      	str	r3, [r7, #28]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	61fb      	str	r3, [r7, #28]
 8003932:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	e164      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394a:	2b02      	cmp	r3, #2
 800394c:	d11b      	bne.n	8003986 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800395c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800396c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	e144      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003986:	2300      	movs	r3, #0
 8003988:	617b      	str	r3, [r7, #20]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800399c:	e138      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a2:	2b03      	cmp	r3, #3
 80039a4:	f200 80f1 	bhi.w	8003b8a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d123      	bne.n	80039f8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 fc1b 	bl	80041f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e139      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691a      	ldr	r2, [r3, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039f6:	e10b      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d14e      	bne.n	8003a9e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a06:	2200      	movs	r2, #0
 8003a08:	4906      	ldr	r1, [pc, #24]	; (8003a24 <HAL_I2C_Mem_Read+0x22c>)
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 fa98 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d008      	beq.n	8003a28 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e10e      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
 8003a1a:	bf00      	nop
 8003a1c:	00100002 	.word	0x00100002
 8003a20:	ffff0000 	.word	0xffff0000
 8003a24:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a42:	b2d2      	uxtb	r2, r2
 8003a44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	3b01      	subs	r3, #1
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691a      	ldr	r2, [r3, #16]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a9c:	e0b8      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	4966      	ldr	r1, [pc, #408]	; (8003c40 <HAL_I2C_Mem_Read+0x448>)
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 fa49 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0bf      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ac6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	691a      	ldr	r2, [r3, #16]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad2:	b2d2      	uxtb	r2, r2
 8003ad4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b00:	2200      	movs	r2, #0
 8003b02:	494f      	ldr	r1, [pc, #316]	; (8003c40 <HAL_I2C_Mem_Read+0x448>)
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	f000 fa1b 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e091      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	691a      	ldr	r2, [r3, #16]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	1c5a      	adds	r2, r3, #1
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b88:	e042      	b.n	8003c10 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 fb2e 	bl	80041f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e04c      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	691a      	ldr	r2, [r3, #16]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba8:	b2d2      	uxtb	r2, r2
 8003baa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0304 	and.w	r3, r3, #4
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d118      	bne.n	8003c10 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	691a      	ldr	r2, [r3, #16]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f47f aec2 	bne.w	800399e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c32:	2300      	movs	r3, #0
 8003c34:	e000      	b.n	8003c38 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003c36:	2302      	movs	r3, #2
  }
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3728      	adds	r7, #40	; 0x28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	00010004 	.word	0x00010004

08003c44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	4611      	mov	r1, r2
 8003c50:	461a      	mov	r2, r3
 8003c52:	4603      	mov	r3, r0
 8003c54:	817b      	strh	r3, [r7, #10]
 8003c56:	460b      	mov	r3, r1
 8003c58:	813b      	strh	r3, [r7, #8]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	6a3b      	ldr	r3, [r7, #32]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f960 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00d      	beq.n	8003ca2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c94:	d103      	bne.n	8003c9e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e05f      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ca2:	897b      	ldrh	r3, [r7, #10]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cb0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	6a3a      	ldr	r2, [r7, #32]
 8003cb6:	492d      	ldr	r1, [pc, #180]	; (8003d6c <I2C_RequestMemoryWrite+0x128>)
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f998 	bl	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e04c      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce0:	6a39      	ldr	r1, [r7, #32]
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 fa02 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00d      	beq.n	8003d0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	d107      	bne.n	8003d06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e02b      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d0a:	88fb      	ldrh	r3, [r7, #6]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d105      	bne.n	8003d1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d10:	893b      	ldrh	r3, [r7, #8]
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	611a      	str	r2, [r3, #16]
 8003d1a:	e021      	b.n	8003d60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d1c:	893b      	ldrh	r3, [r7, #8]
 8003d1e:	0a1b      	lsrs	r3, r3, #8
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	b2da      	uxtb	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d2c:	6a39      	ldr	r1, [r7, #32]
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 f9dc 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00d      	beq.n	8003d56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	2b04      	cmp	r3, #4
 8003d40:	d107      	bne.n	8003d52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e005      	b.n	8003d62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d56:	893b      	ldrh	r3, [r7, #8]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	00010002 	.word	0x00010002

08003d70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	4608      	mov	r0, r1
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	4603      	mov	r3, r0
 8003d80:	817b      	strh	r3, [r7, #10]
 8003d82:	460b      	mov	r3, r1
 8003d84:	813b      	strh	r3, [r7, #8]
 8003d86:	4613      	mov	r3, r2
 8003d88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003da8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 f8c2 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dd0:	d103      	bne.n	8003dda <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e0aa      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dde:	897b      	ldrh	r3, [r7, #10]
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003dec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	6a3a      	ldr	r2, [r7, #32]
 8003df2:	4952      	ldr	r1, [pc, #328]	; (8003f3c <I2C_RequestMemoryRead+0x1cc>)
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 f8fa 	bl	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e097      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	617b      	str	r3, [r7, #20]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e1c:	6a39      	ldr	r1, [r7, #32]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f964 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d107      	bne.n	8003e42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e076      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d105      	bne.n	8003e58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e4c:	893b      	ldrh	r3, [r7, #8]
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	611a      	str	r2, [r3, #16]
 8003e56:	e021      	b.n	8003e9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e58:	893b      	ldrh	r3, [r7, #8]
 8003e5a:	0a1b      	lsrs	r3, r3, #8
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e68:	6a39      	ldr	r1, [r7, #32]
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 f93e 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00d      	beq.n	8003e92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d107      	bne.n	8003e8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e050      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e92:	893b      	ldrh	r3, [r7, #8]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e9e:	6a39      	ldr	r1, [r7, #32]
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f000 f923 	bl	80040ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00d      	beq.n	8003ec8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d107      	bne.n	8003ec4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e035      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f82b 	bl	8003f40 <I2C_WaitOnFlagUntilTimeout>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00d      	beq.n	8003f0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003efe:	d103      	bne.n	8003f08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e013      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f0c:	897b      	ldrh	r3, [r7, #10]
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	f043 0301 	orr.w	r3, r3, #1
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	6a3a      	ldr	r2, [r7, #32]
 8003f20:	4906      	ldr	r1, [pc, #24]	; (8003f3c <I2C_RequestMemoryRead+0x1cc>)
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 f863 	bl	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e000      	b.n	8003f34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3718      	adds	r7, #24
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	00010002 	.word	0x00010002

08003f40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f50:	e025      	b.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f58:	d021      	beq.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f5a:	f7fe fe6b 	bl	8002c34 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	683a      	ldr	r2, [r7, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d302      	bcc.n	8003f70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d116      	bne.n	8003f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8a:	f043 0220 	orr.w	r2, r3, #32
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e023      	b.n	8003fe6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	0c1b      	lsrs	r3, r3, #16
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d10d      	bne.n	8003fc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	43da      	mvns	r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	bf0c      	ite	eq
 8003fba:	2301      	moveq	r3, #1
 8003fbc:	2300      	movne	r3, #0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	e00c      	b.n	8003fde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	43da      	mvns	r2, r3
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	bf0c      	ite	eq
 8003fd6:	2301      	moveq	r3, #1
 8003fd8:	2300      	movne	r3, #0
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	461a      	mov	r2, r3
 8003fde:	79fb      	ldrb	r3, [r7, #7]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d0b6      	beq.n	8003f52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	607a      	str	r2, [r7, #4]
 8003ffa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ffc:	e051      	b.n	80040a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400c:	d123      	bne.n	8004056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800401c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004026:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2220      	movs	r2, #32
 8004032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	f043 0204 	orr.w	r2, r3, #4
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e046      	b.n	80040e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405c:	d021      	beq.n	80040a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7fe fde9 	bl	8002c34 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d116      	bne.n	80040a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f043 0220 	orr.w	r2, r3, #32
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e020      	b.n	80040e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d10c      	bne.n	80040c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	43da      	mvns	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	4013      	ands	r3, r2
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	bf14      	ite	ne
 80040be:	2301      	movne	r3, #1
 80040c0:	2300      	moveq	r3, #0
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	e00b      	b.n	80040de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	43da      	mvns	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	4013      	ands	r3, r2
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	bf14      	ite	ne
 80040d8:	2301      	movne	r3, #1
 80040da:	2300      	moveq	r3, #0
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d18d      	bne.n	8003ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040f8:	e02d      	b.n	8004156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 f8ce 	bl	800429c <I2C_IsAcknowledgeFailed>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e02d      	b.n	8004166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004110:	d021      	beq.n	8004156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004112:	f7fe fd8f 	bl	8002c34 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	68ba      	ldr	r2, [r7, #8]
 800411e:	429a      	cmp	r2, r3
 8004120:	d302      	bcc.n	8004128 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d116      	bne.n	8004156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2220      	movs	r2, #32
 8004132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f043 0220 	orr.w	r2, r3, #32
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e007      	b.n	8004166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004160:	2b80      	cmp	r3, #128	; 0x80
 8004162:	d1ca      	bne.n	80040fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b084      	sub	sp, #16
 8004172:	af00      	add	r7, sp, #0
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	60b9      	str	r1, [r7, #8]
 8004178:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800417a:	e02d      	b.n	80041d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 f88d 	bl	800429c <I2C_IsAcknowledgeFailed>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e02d      	b.n	80041e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004192:	d021      	beq.n	80041d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004194:	f7fe fd4e 	bl	8002c34 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d302      	bcc.n	80041aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d116      	bne.n	80041d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e007      	b.n	80041e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	f003 0304 	and.w	r3, r3, #4
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d1ca      	bne.n	800417c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041fc:	e042      	b.n	8004284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b10      	cmp	r3, #16
 800420a:	d119      	bne.n	8004240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0210 	mvn.w	r2, #16
 8004214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e029      	b.n	8004294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004240:	f7fe fcf8 	bl	8002c34 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	429a      	cmp	r2, r3
 800424e:	d302      	bcc.n	8004256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d116      	bne.n	8004284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2220      	movs	r2, #32
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	f043 0220 	orr.w	r2, r3, #32
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e007      	b.n	8004294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800428e:	2b40      	cmp	r3, #64	; 0x40
 8004290:	d1b5      	bne.n	80041fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3710      	adds	r7, #16
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042b2:	d11b      	bne.n	80042ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2220      	movs	r2, #32
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	f043 0204 	orr.w	r2, r3, #4
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e000      	b.n	80042ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e264      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d075      	beq.n	8004406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800431a:	4ba3      	ldr	r3, [pc, #652]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f003 030c 	and.w	r3, r3, #12
 8004322:	2b04      	cmp	r3, #4
 8004324:	d00c      	beq.n	8004340 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004326:	4ba0      	ldr	r3, [pc, #640]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432e:	2b08      	cmp	r3, #8
 8004330:	d112      	bne.n	8004358 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004332:	4b9d      	ldr	r3, [pc, #628]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800433e:	d10b      	bne.n	8004358 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004340:	4b99      	ldr	r3, [pc, #612]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d05b      	beq.n	8004404 <HAL_RCC_OscConfig+0x108>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d157      	bne.n	8004404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e23f      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004360:	d106      	bne.n	8004370 <HAL_RCC_OscConfig+0x74>
 8004362:	4b91      	ldr	r3, [pc, #580]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a90      	ldr	r2, [pc, #576]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	e01d      	b.n	80043ac <HAL_RCC_OscConfig+0xb0>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004378:	d10c      	bne.n	8004394 <HAL_RCC_OscConfig+0x98>
 800437a:	4b8b      	ldr	r3, [pc, #556]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a8a      	ldr	r2, [pc, #552]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004384:	6013      	str	r3, [r2, #0]
 8004386:	4b88      	ldr	r3, [pc, #544]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a87      	ldr	r2, [pc, #540]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	e00b      	b.n	80043ac <HAL_RCC_OscConfig+0xb0>
 8004394:	4b84      	ldr	r3, [pc, #528]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a83      	ldr	r2, [pc, #524]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800439a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b81      	ldr	r3, [pc, #516]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a80      	ldr	r2, [pc, #512]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d013      	beq.n	80043dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b4:	f7fe fc3e 	bl	8002c34 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043bc:	f7fe fc3a 	bl	8002c34 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b64      	cmp	r3, #100	; 0x64
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e204      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ce:	4b76      	ldr	r3, [pc, #472]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0f0      	beq.n	80043bc <HAL_RCC_OscConfig+0xc0>
 80043da:	e014      	b.n	8004406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fe fc2a 	bl	8002c34 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043e4:	f7fe fc26 	bl	8002c34 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b64      	cmp	r3, #100	; 0x64
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e1f0      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043f6:	4b6c      	ldr	r3, [pc, #432]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0xe8>
 8004402:	e000      	b.n	8004406 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d063      	beq.n	80044da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004412:	4b65      	ldr	r3, [pc, #404]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 030c 	and.w	r3, r3, #12
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800441e:	4b62      	ldr	r3, [pc, #392]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004426:	2b08      	cmp	r3, #8
 8004428:	d11c      	bne.n	8004464 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442a:	4b5f      	ldr	r3, [pc, #380]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d116      	bne.n	8004464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004436:	4b5c      	ldr	r3, [pc, #368]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d005      	beq.n	800444e <HAL_RCC_OscConfig+0x152>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d001      	beq.n	800444e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e1c4      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444e:	4b56      	ldr	r3, [pc, #344]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4952      	ldr	r1, [pc, #328]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004462:	e03a      	b.n	80044da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d020      	beq.n	80044ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800446c:	4b4f      	ldr	r3, [pc, #316]	; (80045ac <HAL_RCC_OscConfig+0x2b0>)
 800446e:	2201      	movs	r2, #1
 8004470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004472:	f7fe fbdf 	bl	8002c34 <HAL_GetTick>
 8004476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004478:	e008      	b.n	800448c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447a:	f7fe fbdb 	bl	8002c34 <HAL_GetTick>
 800447e:	4602      	mov	r2, r0
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e1a5      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448c:	4b46      	ldr	r3, [pc, #280]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0f0      	beq.n	800447a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004498:	4b43      	ldr	r3, [pc, #268]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	4940      	ldr	r1, [pc, #256]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	600b      	str	r3, [r1, #0]
 80044ac:	e015      	b.n	80044da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ae:	4b3f      	ldr	r3, [pc, #252]	; (80045ac <HAL_RCC_OscConfig+0x2b0>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b4:	f7fe fbbe 	bl	8002c34 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044bc:	f7fe fbba 	bl	8002c34 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e184      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ce:	4b36      	ldr	r3, [pc, #216]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d030      	beq.n	8004548 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ee:	4b30      	ldr	r3, [pc, #192]	; (80045b0 <HAL_RCC_OscConfig+0x2b4>)
 80044f0:	2201      	movs	r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f4:	f7fe fb9e 	bl	8002c34 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044fc:	f7fe fb9a 	bl	8002c34 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e164      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800450e:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f0      	beq.n	80044fc <HAL_RCC_OscConfig+0x200>
 800451a:	e015      	b.n	8004548 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800451c:	4b24      	ldr	r3, [pc, #144]	; (80045b0 <HAL_RCC_OscConfig+0x2b4>)
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004522:	f7fe fb87 	bl	8002c34 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800452a:	f7fe fb83 	bl	8002c34 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e14d      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800453c:	4b1a      	ldr	r3, [pc, #104]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800453e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1f0      	bne.n	800452a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 80a0 	beq.w	8004696 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004556:	2300      	movs	r3, #0
 8004558:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800455a:	4b13      	ldr	r3, [pc, #76]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10f      	bne.n	8004586 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 800456c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456e:	4a0e      	ldr	r2, [pc, #56]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004574:	6413      	str	r3, [r2, #64]	; 0x40
 8004576:	4b0c      	ldr	r3, [pc, #48]	; (80045a8 <HAL_RCC_OscConfig+0x2ac>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800457e:	60bb      	str	r3, [r7, #8]
 8004580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004582:	2301      	movs	r3, #1
 8004584:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004586:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458e:	2b00      	cmp	r3, #0
 8004590:	d121      	bne.n	80045d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004592:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a07      	ldr	r2, [pc, #28]	; (80045b4 <HAL_RCC_OscConfig+0x2b8>)
 8004598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800459c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800459e:	f7fe fb49 	bl	8002c34 <HAL_GetTick>
 80045a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a4:	e011      	b.n	80045ca <HAL_RCC_OscConfig+0x2ce>
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	42470000 	.word	0x42470000
 80045b0:	42470e80 	.word	0x42470e80
 80045b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b8:	f7fe fb3c 	bl	8002c34 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e106      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ca:	4b85      	ldr	r3, [pc, #532]	; (80047e0 <HAL_RCC_OscConfig+0x4e4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d106      	bne.n	80045ec <HAL_RCC_OscConfig+0x2f0>
 80045de:	4b81      	ldr	r3, [pc, #516]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 80045e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e2:	4a80      	ldr	r2, [pc, #512]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ea:	e01c      	b.n	8004626 <HAL_RCC_OscConfig+0x32a>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2b05      	cmp	r3, #5
 80045f2:	d10c      	bne.n	800460e <HAL_RCC_OscConfig+0x312>
 80045f4:	4b7b      	ldr	r3, [pc, #492]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 80045f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f8:	4a7a      	ldr	r2, [pc, #488]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 80045fa:	f043 0304 	orr.w	r3, r3, #4
 80045fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004600:	4b78      	ldr	r3, [pc, #480]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004604:	4a77      	ldr	r2, [pc, #476]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004606:	f043 0301 	orr.w	r3, r3, #1
 800460a:	6713      	str	r3, [r2, #112]	; 0x70
 800460c:	e00b      	b.n	8004626 <HAL_RCC_OscConfig+0x32a>
 800460e:	4b75      	ldr	r3, [pc, #468]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004612:	4a74      	ldr	r2, [pc, #464]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004614:	f023 0301 	bic.w	r3, r3, #1
 8004618:	6713      	str	r3, [r2, #112]	; 0x70
 800461a:	4b72      	ldr	r3, [pc, #456]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461e:	4a71      	ldr	r2, [pc, #452]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004620:	f023 0304 	bic.w	r3, r3, #4
 8004624:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d015      	beq.n	800465a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462e:	f7fe fb01 	bl	8002c34 <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004634:	e00a      	b.n	800464c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004636:	f7fe fafd 	bl	8002c34 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	f241 3288 	movw	r2, #5000	; 0x1388
 8004644:	4293      	cmp	r3, r2
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e0c5      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464c:	4b65      	ldr	r3, [pc, #404]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 800464e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0ee      	beq.n	8004636 <HAL_RCC_OscConfig+0x33a>
 8004658:	e014      	b.n	8004684 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800465a:	f7fe faeb 	bl	8002c34 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004660:	e00a      	b.n	8004678 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fe fae7 	bl	8002c34 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e0af      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004678:	4b5a      	ldr	r3, [pc, #360]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1ee      	bne.n	8004662 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d105      	bne.n	8004696 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800468a:	4b56      	ldr	r3, [pc, #344]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	4a55      	ldr	r2, [pc, #340]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004690:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004694:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	f000 809b 	beq.w	80047d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046a0:	4b50      	ldr	r3, [pc, #320]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 030c 	and.w	r3, r3, #12
 80046a8:	2b08      	cmp	r3, #8
 80046aa:	d05c      	beq.n	8004766 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d141      	bne.n	8004738 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b4:	4b4c      	ldr	r3, [pc, #304]	; (80047e8 <HAL_RCC_OscConfig+0x4ec>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ba:	f7fe fabb 	bl	8002c34 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c0:	e008      	b.n	80046d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c2:	f7fe fab7 	bl	8002c34 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e081      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d4:	4b43      	ldr	r3, [pc, #268]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f0      	bne.n	80046c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	431a      	orrs	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ee:	019b      	lsls	r3, r3, #6
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f6:	085b      	lsrs	r3, r3, #1
 80046f8:	3b01      	subs	r3, #1
 80046fa:	041b      	lsls	r3, r3, #16
 80046fc:	431a      	orrs	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004702:	061b      	lsls	r3, r3, #24
 8004704:	4937      	ldr	r1, [pc, #220]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004706:	4313      	orrs	r3, r2
 8004708:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800470a:	4b37      	ldr	r3, [pc, #220]	; (80047e8 <HAL_RCC_OscConfig+0x4ec>)
 800470c:	2201      	movs	r2, #1
 800470e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004710:	f7fe fa90 	bl	8002c34 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004718:	f7fe fa8c 	bl	8002c34 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e056      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	4b2e      	ldr	r3, [pc, #184]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0f0      	beq.n	8004718 <HAL_RCC_OscConfig+0x41c>
 8004736:	e04e      	b.n	80047d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004738:	4b2b      	ldr	r3, [pc, #172]	; (80047e8 <HAL_RCC_OscConfig+0x4ec>)
 800473a:	2200      	movs	r2, #0
 800473c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473e:	f7fe fa79 	bl	8002c34 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004746:	f7fe fa75 	bl	8002c34 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e03f      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004758:	4b22      	ldr	r3, [pc, #136]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <HAL_RCC_OscConfig+0x44a>
 8004764:	e037      	b.n	80047d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e032      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004772:	4b1c      	ldr	r3, [pc, #112]	; (80047e4 <HAL_RCC_OscConfig+0x4e8>)
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d028      	beq.n	80047d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800478a:	429a      	cmp	r2, r3
 800478c:	d121      	bne.n	80047d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004798:	429a      	cmp	r2, r3
 800479a:	d11a      	bne.n	80047d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80047a2:	4013      	ands	r3, r2
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d111      	bne.n	80047d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b8:	085b      	lsrs	r3, r3, #1
 80047ba:	3b01      	subs	r3, #1
 80047bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047be:	429a      	cmp	r2, r3
 80047c0:	d107      	bne.n	80047d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d001      	beq.n	80047d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e000      	b.n	80047d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40007000 	.word	0x40007000
 80047e4:	40023800 	.word	0x40023800
 80047e8:	42470060 	.word	0x42470060

080047ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e0cc      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004800:	4b68      	ldr	r3, [pc, #416]	; (80049a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d90c      	bls.n	8004828 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800480e:	4b65      	ldr	r3, [pc, #404]	; (80049a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	b2d2      	uxtb	r2, r2
 8004814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004816:	4b63      	ldr	r3, [pc, #396]	; (80049a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	429a      	cmp	r2, r3
 8004822:	d001      	beq.n	8004828 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e0b8      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d020      	beq.n	8004876 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d005      	beq.n	800484c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004840:	4b59      	ldr	r3, [pc, #356]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	4a58      	ldr	r2, [pc, #352]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004846:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800484a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0308 	and.w	r3, r3, #8
 8004854:	2b00      	cmp	r3, #0
 8004856:	d005      	beq.n	8004864 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004858:	4b53      	ldr	r3, [pc, #332]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	4a52      	ldr	r2, [pc, #328]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 800485e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004862:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004864:	4b50      	ldr	r3, [pc, #320]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	494d      	ldr	r1, [pc, #308]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004872:	4313      	orrs	r3, r2
 8004874:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d044      	beq.n	800490c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d107      	bne.n	800489a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800488a:	4b47      	ldr	r3, [pc, #284]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d119      	bne.n	80048ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e07f      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d003      	beq.n	80048aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048a6:	2b03      	cmp	r3, #3
 80048a8:	d107      	bne.n	80048ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048aa:	4b3f      	ldr	r3, [pc, #252]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d109      	bne.n	80048ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e06f      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ba:	4b3b      	ldr	r3, [pc, #236]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e067      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ca:	4b37      	ldr	r3, [pc, #220]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f023 0203 	bic.w	r2, r3, #3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	4934      	ldr	r1, [pc, #208]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048dc:	f7fe f9aa 	bl	8002c34 <HAL_GetTick>
 80048e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e4:	f7fe f9a6 	bl	8002c34 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e04f      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fa:	4b2b      	ldr	r3, [pc, #172]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 020c 	and.w	r2, r3, #12
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	429a      	cmp	r2, r3
 800490a:	d1eb      	bne.n	80048e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800490c:	4b25      	ldr	r3, [pc, #148]	; (80049a4 <HAL_RCC_ClockConfig+0x1b8>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d20c      	bcs.n	8004934 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b22      	ldr	r3, [pc, #136]	; (80049a4 <HAL_RCC_ClockConfig+0x1b8>)
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	b2d2      	uxtb	r2, r2
 8004920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004922:	4b20      	ldr	r3, [pc, #128]	; (80049a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0307 	and.w	r3, r3, #7
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d001      	beq.n	8004934 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e032      	b.n	800499a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	2b00      	cmp	r3, #0
 800493e:	d008      	beq.n	8004952 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004940:	4b19      	ldr	r3, [pc, #100]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	4916      	ldr	r1, [pc, #88]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	4313      	orrs	r3, r2
 8004950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0308 	and.w	r3, r3, #8
 800495a:	2b00      	cmp	r3, #0
 800495c:	d009      	beq.n	8004972 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800495e:	4b12      	ldr	r3, [pc, #72]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	490e      	ldr	r1, [pc, #56]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 800496e:	4313      	orrs	r3, r2
 8004970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004972:	f000 f821 	bl	80049b8 <HAL_RCC_GetSysClockFreq>
 8004976:	4602      	mov	r2, r0
 8004978:	4b0b      	ldr	r3, [pc, #44]	; (80049a8 <HAL_RCC_ClockConfig+0x1bc>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	091b      	lsrs	r3, r3, #4
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	490a      	ldr	r1, [pc, #40]	; (80049ac <HAL_RCC_ClockConfig+0x1c0>)
 8004984:	5ccb      	ldrb	r3, [r1, r3]
 8004986:	fa22 f303 	lsr.w	r3, r2, r3
 800498a:	4a09      	ldr	r2, [pc, #36]	; (80049b0 <HAL_RCC_ClockConfig+0x1c4>)
 800498c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800498e:	4b09      	ldr	r3, [pc, #36]	; (80049b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4618      	mov	r0, r3
 8004994:	f7fe f90a 	bl	8002bac <HAL_InitTick>

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	40023c00 	.word	0x40023c00
 80049a8:	40023800 	.word	0x40023800
 80049ac:	0800afa0 	.word	0x0800afa0
 80049b0:	20000008 	.word	0x20000008
 80049b4:	2000000c 	.word	0x2000000c

080049b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80049bc:	b084      	sub	sp, #16
 80049be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	607b      	str	r3, [r7, #4]
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	2300      	movs	r3, #0
 80049ca:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049d0:	4b67      	ldr	r3, [pc, #412]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f003 030c 	and.w	r3, r3, #12
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d00d      	beq.n	80049f8 <HAL_RCC_GetSysClockFreq+0x40>
 80049dc:	2b08      	cmp	r3, #8
 80049de:	f200 80bd 	bhi.w	8004b5c <HAL_RCC_GetSysClockFreq+0x1a4>
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <HAL_RCC_GetSysClockFreq+0x34>
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d003      	beq.n	80049f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80049ea:	e0b7      	b.n	8004b5c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049ec:	4b61      	ldr	r3, [pc, #388]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80049ee:	60bb      	str	r3, [r7, #8]
       break;
 80049f0:	e0b7      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049f2:	4b61      	ldr	r3, [pc, #388]	; (8004b78 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80049f4:	60bb      	str	r3, [r7, #8]
      break;
 80049f6:	e0b4      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049f8:	4b5d      	ldr	r3, [pc, #372]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a00:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a02:	4b5b      	ldr	r3, [pc, #364]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d04d      	beq.n	8004aaa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a0e:	4b58      	ldr	r3, [pc, #352]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	099b      	lsrs	r3, r3, #6
 8004a14:	461a      	mov	r2, r3
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a1e:	f04f 0100 	mov.w	r1, #0
 8004a22:	ea02 0800 	and.w	r8, r2, r0
 8004a26:	ea03 0901 	and.w	r9, r3, r1
 8004a2a:	4640      	mov	r0, r8
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	f04f 0200 	mov.w	r2, #0
 8004a32:	f04f 0300 	mov.w	r3, #0
 8004a36:	014b      	lsls	r3, r1, #5
 8004a38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a3c:	0142      	lsls	r2, r0, #5
 8004a3e:	4610      	mov	r0, r2
 8004a40:	4619      	mov	r1, r3
 8004a42:	ebb0 0008 	subs.w	r0, r0, r8
 8004a46:	eb61 0109 	sbc.w	r1, r1, r9
 8004a4a:	f04f 0200 	mov.w	r2, #0
 8004a4e:	f04f 0300 	mov.w	r3, #0
 8004a52:	018b      	lsls	r3, r1, #6
 8004a54:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a58:	0182      	lsls	r2, r0, #6
 8004a5a:	1a12      	subs	r2, r2, r0
 8004a5c:	eb63 0301 	sbc.w	r3, r3, r1
 8004a60:	f04f 0000 	mov.w	r0, #0
 8004a64:	f04f 0100 	mov.w	r1, #0
 8004a68:	00d9      	lsls	r1, r3, #3
 8004a6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a6e:	00d0      	lsls	r0, r2, #3
 8004a70:	4602      	mov	r2, r0
 8004a72:	460b      	mov	r3, r1
 8004a74:	eb12 0208 	adds.w	r2, r2, r8
 8004a78:	eb43 0309 	adc.w	r3, r3, r9
 8004a7c:	f04f 0000 	mov.w	r0, #0
 8004a80:	f04f 0100 	mov.w	r1, #0
 8004a84:	0259      	lsls	r1, r3, #9
 8004a86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004a8a:	0250      	lsls	r0, r2, #9
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4610      	mov	r0, r2
 8004a92:	4619      	mov	r1, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	461a      	mov	r2, r3
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	f7fb fbf0 	bl	8000280 <__aeabi_uldivmod>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	e04a      	b.n	8004b40 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aaa:	4b31      	ldr	r3, [pc, #196]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	099b      	lsrs	r3, r3, #6
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	f04f 0300 	mov.w	r3, #0
 8004ab6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004aba:	f04f 0100 	mov.w	r1, #0
 8004abe:	ea02 0400 	and.w	r4, r2, r0
 8004ac2:	ea03 0501 	and.w	r5, r3, r1
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	4629      	mov	r1, r5
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	014b      	lsls	r3, r1, #5
 8004ad4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ad8:	0142      	lsls	r2, r0, #5
 8004ada:	4610      	mov	r0, r2
 8004adc:	4619      	mov	r1, r3
 8004ade:	1b00      	subs	r0, r0, r4
 8004ae0:	eb61 0105 	sbc.w	r1, r1, r5
 8004ae4:	f04f 0200 	mov.w	r2, #0
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	018b      	lsls	r3, r1, #6
 8004aee:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004af2:	0182      	lsls	r2, r0, #6
 8004af4:	1a12      	subs	r2, r2, r0
 8004af6:	eb63 0301 	sbc.w	r3, r3, r1
 8004afa:	f04f 0000 	mov.w	r0, #0
 8004afe:	f04f 0100 	mov.w	r1, #0
 8004b02:	00d9      	lsls	r1, r3, #3
 8004b04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b08:	00d0      	lsls	r0, r2, #3
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	1912      	adds	r2, r2, r4
 8004b10:	eb45 0303 	adc.w	r3, r5, r3
 8004b14:	f04f 0000 	mov.w	r0, #0
 8004b18:	f04f 0100 	mov.w	r1, #0
 8004b1c:	0299      	lsls	r1, r3, #10
 8004b1e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004b22:	0290      	lsls	r0, r2, #10
 8004b24:	4602      	mov	r2, r0
 8004b26:	460b      	mov	r3, r1
 8004b28:	4610      	mov	r0, r2
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f04f 0300 	mov.w	r3, #0
 8004b34:	f7fb fba4 	bl	8000280 <__aeabi_uldivmod>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b40:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	0c1b      	lsrs	r3, r3, #16
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b58:	60bb      	str	r3, [r7, #8]
      break;
 8004b5a:	e002      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b5c:	4b05      	ldr	r3, [pc, #20]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004b5e:	60bb      	str	r3, [r7, #8]
      break;
 8004b60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b62:	68bb      	ldr	r3, [r7, #8]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004b6e:	bf00      	nop
 8004b70:	40023800 	.word	0x40023800
 8004b74:	00f42400 	.word	0x00f42400
 8004b78:	007a1200 	.word	0x007a1200

08004b7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b80:	4b03      	ldr	r3, [pc, #12]	; (8004b90 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b82:	681b      	ldr	r3, [r3, #0]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	20000008 	.word	0x20000008

08004b94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b98:	f7ff fff0 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	0a9b      	lsrs	r3, r3, #10
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	4903      	ldr	r1, [pc, #12]	; (8004bb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004baa:	5ccb      	ldrb	r3, [r1, r3]
 8004bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	0800afb0 	.word	0x0800afb0

08004bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004bc0:	f7ff ffdc 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	4b05      	ldr	r3, [pc, #20]	; (8004bdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	0b5b      	lsrs	r3, r3, #13
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	4903      	ldr	r1, [pc, #12]	; (8004be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bd2:	5ccb      	ldrb	r3, [r1, r3]
 8004bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	0800afb0 	.word	0x0800afb0

08004be4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e07b      	b.n	8004cee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d108      	bne.n	8004c10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c06:	d009      	beq.n	8004c1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	61da      	str	r2, [r3, #28]
 8004c0e:	e005      	b.n	8004c1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d106      	bne.n	8004c3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f7fc fe4c 	bl	80018d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c64:	431a      	orrs	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c96:	431a      	orrs	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca0:	ea42 0103 	orr.w	r1, r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	0c1b      	lsrs	r3, r3, #16
 8004cba:	f003 0104 	and.w	r1, r3, #4
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	f003 0210 	and.w	r2, r3, #16
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	69da      	ldr	r2, [r3, #28]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cdc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3708      	adds	r7, #8
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b088      	sub	sp, #32
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	603b      	str	r3, [r7, #0]
 8004d02:	4613      	mov	r3, r2
 8004d04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d101      	bne.n	8004d18 <HAL_SPI_Transmit+0x22>
 8004d14:	2302      	movs	r3, #2
 8004d16:	e126      	b.n	8004f66 <HAL_SPI_Transmit+0x270>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d20:	f7fd ff88 	bl	8002c34 <HAL_GetTick>
 8004d24:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004d26:	88fb      	ldrh	r3, [r7, #6]
 8004d28:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d002      	beq.n	8004d3c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004d36:	2302      	movs	r3, #2
 8004d38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d3a:	e10b      	b.n	8004f54 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d002      	beq.n	8004d48 <HAL_SPI_Transmit+0x52>
 8004d42:	88fb      	ldrh	r3, [r7, #6]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d102      	bne.n	8004d4e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d4c:	e102      	b.n	8004f54 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2203      	movs	r2, #3
 8004d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	88fa      	ldrh	r2, [r7, #6]
 8004d66:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	88fa      	ldrh	r2, [r7, #6]
 8004d6c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d94:	d10f      	bne.n	8004db6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004da4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004db4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc0:	2b40      	cmp	r3, #64	; 0x40
 8004dc2:	d007      	beq.n	8004dd4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ddc:	d14b      	bne.n	8004e76 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <HAL_SPI_Transmit+0xf6>
 8004de6:	8afb      	ldrh	r3, [r7, #22]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d13e      	bne.n	8004e6a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df0:	881a      	ldrh	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfc:	1c9a      	adds	r2, r3, #2
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e10:	e02b      	b.n	8004e6a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d112      	bne.n	8004e46 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e24:	881a      	ldrh	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e30:	1c9a      	adds	r2, r3, #2
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	3b01      	subs	r3, #1
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e44:	e011      	b.n	8004e6a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e46:	f7fd fef5 	bl	8002c34 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d803      	bhi.n	8004e5e <HAL_SPI_Transmit+0x168>
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d102      	bne.n	8004e64 <HAL_SPI_Transmit+0x16e>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d102      	bne.n	8004e6a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e68:	e074      	b.n	8004f54 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1ce      	bne.n	8004e12 <HAL_SPI_Transmit+0x11c>
 8004e74:	e04c      	b.n	8004f10 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d002      	beq.n	8004e84 <HAL_SPI_Transmit+0x18e>
 8004e7e:	8afb      	ldrh	r3, [r7, #22]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d140      	bne.n	8004f06 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	330c      	adds	r3, #12
 8004e8e:	7812      	ldrb	r2, [r2, #0]
 8004e90:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e96:	1c5a      	adds	r2, r3, #1
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004eaa:	e02c      	b.n	8004f06 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d113      	bne.n	8004ee2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	330c      	adds	r3, #12
 8004ec4:	7812      	ldrb	r2, [r2, #0]
 8004ec6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ecc:	1c5a      	adds	r2, r3, #1
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ee0:	e011      	b.n	8004f06 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ee2:	f7fd fea7 	bl	8002c34 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d803      	bhi.n	8004efa <HAL_SPI_Transmit+0x204>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef8:	d102      	bne.n	8004f00 <HAL_SPI_Transmit+0x20a>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d102      	bne.n	8004f06 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f04:	e026      	b.n	8004f54 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1cd      	bne.n	8004eac <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	6839      	ldr	r1, [r7, #0]
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 fbcb 	bl	80056b0 <SPI_EndRxTxTransaction>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2220      	movs	r2, #32
 8004f24:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	77fb      	strb	r3, [r7, #31]
 8004f50:	e000      	b.n	8004f54 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004f52:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f64:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3720      	adds	r7, #32
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b088      	sub	sp, #32
 8004f72:	af02      	add	r7, sp, #8
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	603b      	str	r3, [r7, #0]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f8a:	d112      	bne.n	8004fb2 <HAL_SPI_Receive+0x44>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10e      	bne.n	8004fb2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2204      	movs	r2, #4
 8004f98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004f9c:	88fa      	ldrh	r2, [r7, #6]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	68b9      	ldr	r1, [r7, #8]
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f8f1 	bl	8005190 <HAL_SPI_TransmitReceive>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	e0ea      	b.n	8005188 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_SPI_Receive+0x52>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e0e3      	b.n	8005188 <HAL_SPI_Receive+0x21a>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fc8:	f7fd fe34 	bl	8002c34 <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d002      	beq.n	8004fe0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004fda:	2302      	movs	r3, #2
 8004fdc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004fde:	e0ca      	b.n	8005176 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <HAL_SPI_Receive+0x7e>
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d102      	bne.n	8004ff2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ff0:	e0c1      	b.n	8005176 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2204      	movs	r2, #4
 8004ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	88fa      	ldrh	r2, [r7, #6]
 800500a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	88fa      	ldrh	r2, [r7, #6]
 8005010:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005038:	d10f      	bne.n	800505a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005048:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005058:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005064:	2b40      	cmp	r3, #64	; 0x40
 8005066:	d007      	beq.n	8005078 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005076:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d162      	bne.n	8005146 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005080:	e02e      	b.n	80050e0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f003 0301 	and.w	r3, r3, #1
 800508c:	2b01      	cmp	r3, #1
 800508e:	d115      	bne.n	80050bc <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f103 020c 	add.w	r2, r3, #12
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509c:	7812      	ldrb	r2, [r2, #0]
 800509e:	b2d2      	uxtb	r2, r2
 80050a0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a6:	1c5a      	adds	r2, r3, #1
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050ba:	e011      	b.n	80050e0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050bc:	f7fd fdba 	bl	8002c34 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d803      	bhi.n	80050d4 <HAL_SPI_Receive+0x166>
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d2:	d102      	bne.n	80050da <HAL_SPI_Receive+0x16c>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80050de:	e04a      	b.n	8005176 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1cb      	bne.n	8005082 <HAL_SPI_Receive+0x114>
 80050ea:	e031      	b.n	8005150 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d113      	bne.n	8005122 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68da      	ldr	r2, [r3, #12]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005104:	b292      	uxth	r2, r2
 8005106:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800510c:	1c9a      	adds	r2, r3, #2
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005116:	b29b      	uxth	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	b29a      	uxth	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005120:	e011      	b.n	8005146 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005122:	f7fd fd87 	bl	8002c34 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	429a      	cmp	r2, r3
 8005130:	d803      	bhi.n	800513a <HAL_SPI_Receive+0x1cc>
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005138:	d102      	bne.n	8005140 <HAL_SPI_Receive+0x1d2>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d102      	bne.n	8005146 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005144:	e017      	b.n	8005176 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1cd      	bne.n	80050ec <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	6839      	ldr	r1, [r7, #0]
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 fa45 	bl	80055e4 <SPI_EndRxTransaction>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	75fb      	strb	r3, [r7, #23]
 8005172:	e000      	b.n	8005176 <HAL_SPI_Receive+0x208>
  }

error :
 8005174:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005186:	7dfb      	ldrb	r3, [r7, #23]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3718      	adds	r7, #24
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b08c      	sub	sp, #48	; 0x30
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800519e:	2301      	movs	r3, #1
 80051a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80051a2:	2300      	movs	r3, #0
 80051a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d101      	bne.n	80051b6 <HAL_SPI_TransmitReceive+0x26>
 80051b2:	2302      	movs	r3, #2
 80051b4:	e18a      	b.n	80054cc <HAL_SPI_TransmitReceive+0x33c>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2201      	movs	r2, #1
 80051ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051be:	f7fd fd39 	bl	8002c34 <HAL_GetTick>
 80051c2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80051d4:	887b      	ldrh	r3, [r7, #2]
 80051d6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80051d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d00f      	beq.n	8005200 <HAL_SPI_TransmitReceive+0x70>
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051e6:	d107      	bne.n	80051f8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d103      	bne.n	80051f8 <HAL_SPI_TransmitReceive+0x68>
 80051f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80051f4:	2b04      	cmp	r3, #4
 80051f6:	d003      	beq.n	8005200 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80051f8:	2302      	movs	r3, #2
 80051fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051fe:	e15b      	b.n	80054b8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d005      	beq.n	8005212 <HAL_SPI_TransmitReceive+0x82>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <HAL_SPI_TransmitReceive+0x82>
 800520c:	887b      	ldrh	r3, [r7, #2]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d103      	bne.n	800521a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005218:	e14e      	b.n	80054b8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b04      	cmp	r3, #4
 8005224:	d003      	beq.n	800522e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2205      	movs	r2, #5
 800522a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	887a      	ldrh	r2, [r7, #2]
 800523e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	887a      	ldrh	r2, [r7, #2]
 8005244:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	887a      	ldrh	r2, [r7, #2]
 8005250:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	887a      	ldrh	r2, [r7, #2]
 8005256:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800526e:	2b40      	cmp	r3, #64	; 0x40
 8005270:	d007      	beq.n	8005282 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005280:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800528a:	d178      	bne.n	800537e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d002      	beq.n	800529a <HAL_SPI_TransmitReceive+0x10a>
 8005294:	8b7b      	ldrh	r3, [r7, #26]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d166      	bne.n	8005368 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	881a      	ldrh	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	1c9a      	adds	r2, r3, #2
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052be:	e053      	b.n	8005368 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d11b      	bne.n	8005306 <HAL_SPI_TransmitReceive+0x176>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d016      	beq.n	8005306 <HAL_SPI_TransmitReceive+0x176>
 80052d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d113      	bne.n	8005306 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e2:	881a      	ldrh	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ee:	1c9a      	adds	r2, r3, #2
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b01      	cmp	r3, #1
 8005312:	d119      	bne.n	8005348 <HAL_SPI_TransmitReceive+0x1b8>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005318:	b29b      	uxth	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d014      	beq.n	8005348 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68da      	ldr	r2, [r3, #12]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005328:	b292      	uxth	r2, r2
 800532a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005330:	1c9a      	adds	r2, r3, #2
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800533a:	b29b      	uxth	r3, r3
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005344:	2301      	movs	r3, #1
 8005346:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005348:	f7fd fc74 	bl	8002c34 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005354:	429a      	cmp	r2, r3
 8005356:	d807      	bhi.n	8005368 <HAL_SPI_TransmitReceive+0x1d8>
 8005358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800535a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535e:	d003      	beq.n	8005368 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005366:	e0a7      	b.n	80054b8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800536c:	b29b      	uxth	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1a6      	bne.n	80052c0 <HAL_SPI_TransmitReceive+0x130>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005376:	b29b      	uxth	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1a1      	bne.n	80052c0 <HAL_SPI_TransmitReceive+0x130>
 800537c:	e07c      	b.n	8005478 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d002      	beq.n	800538c <HAL_SPI_TransmitReceive+0x1fc>
 8005386:	8b7b      	ldrh	r3, [r7, #26]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d16b      	bne.n	8005464 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	330c      	adds	r3, #12
 8005396:	7812      	ldrb	r2, [r2, #0]
 8005398:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800539e:	1c5a      	adds	r2, r3, #1
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	3b01      	subs	r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053b2:	e057      	b.n	8005464 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d11c      	bne.n	80053fc <HAL_SPI_TransmitReceive+0x26c>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d017      	beq.n	80053fc <HAL_SPI_TransmitReceive+0x26c>
 80053cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d114      	bne.n	80053fc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	330c      	adds	r3, #12
 80053dc:	7812      	ldrb	r2, [r2, #0]
 80053de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	3b01      	subs	r3, #1
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 0301 	and.w	r3, r3, #1
 8005406:	2b01      	cmp	r3, #1
 8005408:	d119      	bne.n	800543e <HAL_SPI_TransmitReceive+0x2ae>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800540e:	b29b      	uxth	r3, r3
 8005410:	2b00      	cmp	r3, #0
 8005412:	d014      	beq.n	800543e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68da      	ldr	r2, [r3, #12]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541e:	b2d2      	uxtb	r2, r2
 8005420:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005426:	1c5a      	adds	r2, r3, #1
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005430:	b29b      	uxth	r3, r3
 8005432:	3b01      	subs	r3, #1
 8005434:	b29a      	uxth	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800543a:	2301      	movs	r3, #1
 800543c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800543e:	f7fd fbf9 	bl	8002c34 <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800544a:	429a      	cmp	r2, r3
 800544c:	d803      	bhi.n	8005456 <HAL_SPI_TransmitReceive+0x2c6>
 800544e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005454:	d102      	bne.n	800545c <HAL_SPI_TransmitReceive+0x2cc>
 8005456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005458:	2b00      	cmp	r3, #0
 800545a:	d103      	bne.n	8005464 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005462:	e029      	b.n	80054b8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005468:	b29b      	uxth	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1a2      	bne.n	80053b4 <HAL_SPI_TransmitReceive+0x224>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d19d      	bne.n	80053b4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800547a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 f917 	bl	80056b0 <SPI_EndRxTxTransaction>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d006      	beq.n	8005496 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2220      	movs	r2, #32
 8005492:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005494:	e010      	b.n	80054b8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d10b      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800549e:	2300      	movs	r3, #0
 80054a0:	617b      	str	r3, [r7, #20]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	617b      	str	r3, [r7, #20]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	e000      	b.n	80054b8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80054b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3730      	adds	r7, #48	; 0x30
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	4613      	mov	r3, r2
 80054e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80054e4:	f7fd fba6 	bl	8002c34 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ec:	1a9b      	subs	r3, r3, r2
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	4413      	add	r3, r2
 80054f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80054f4:	f7fd fb9e 	bl	8002c34 <HAL_GetTick>
 80054f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054fa:	4b39      	ldr	r3, [pc, #228]	; (80055e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	015b      	lsls	r3, r3, #5
 8005500:	0d1b      	lsrs	r3, r3, #20
 8005502:	69fa      	ldr	r2, [r7, #28]
 8005504:	fb02 f303 	mul.w	r3, r2, r3
 8005508:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800550a:	e054      	b.n	80055b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005512:	d050      	beq.n	80055b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005514:	f7fd fb8e 	bl	8002c34 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	429a      	cmp	r2, r3
 8005522:	d902      	bls.n	800552a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d13d      	bne.n	80055a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005538:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005542:	d111      	bne.n	8005568 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800554c:	d004      	beq.n	8005558 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005556:	d107      	bne.n	8005568 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005566:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005570:	d10f      	bne.n	8005592 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005590:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e017      	b.n	80055d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d101      	bne.n	80055b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4013      	ands	r3, r2
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	bf0c      	ite	eq
 80055c6:	2301      	moveq	r3, #1
 80055c8:	2300      	movne	r3, #0
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	461a      	mov	r2, r3
 80055ce:	79fb      	ldrb	r3, [r7, #7]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d19b      	bne.n	800550c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20000008 	.word	0x20000008

080055e4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af02      	add	r7, sp, #8
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055f8:	d111      	bne.n	800561e <SPI_EndRxTransaction+0x3a>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005602:	d004      	beq.n	800560e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800560c:	d107      	bne.n	800561e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800561c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005626:	d12a      	bne.n	800567e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005630:	d012      	beq.n	8005658 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	2200      	movs	r2, #0
 800563a:	2180      	movs	r1, #128	; 0x80
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f7ff ff49 	bl	80054d4 <SPI_WaitFlagStateUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d02d      	beq.n	80056a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564c:	f043 0220 	orr.w	r2, r3, #32
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e026      	b.n	80056a6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	9300      	str	r3, [sp, #0]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2200      	movs	r2, #0
 8005660:	2101      	movs	r1, #1
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f7ff ff36 	bl	80054d4 <SPI_WaitFlagStateUntilTimeout>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d01a      	beq.n	80056a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005672:	f043 0220 	orr.w	r2, r3, #32
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e013      	b.n	80056a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	9300      	str	r3, [sp, #0]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2200      	movs	r2, #0
 8005686:	2101      	movs	r1, #1
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f7ff ff23 	bl	80054d4 <SPI_WaitFlagStateUntilTimeout>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d007      	beq.n	80056a4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005698:	f043 0220 	orr.w	r2, r3, #32
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e000      	b.n	80056a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af02      	add	r7, sp, #8
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80056bc:	4b1b      	ldr	r3, [pc, #108]	; (800572c <SPI_EndRxTxTransaction+0x7c>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a1b      	ldr	r2, [pc, #108]	; (8005730 <SPI_EndRxTxTransaction+0x80>)
 80056c2:	fba2 2303 	umull	r2, r3, r2, r3
 80056c6:	0d5b      	lsrs	r3, r3, #21
 80056c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80056cc:	fb02 f303 	mul.w	r3, r2, r3
 80056d0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056da:	d112      	bne.n	8005702 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2200      	movs	r2, #0
 80056e4:	2180      	movs	r1, #128	; 0x80
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f7ff fef4 	bl	80054d4 <SPI_WaitFlagStateUntilTimeout>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d016      	beq.n	8005720 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f6:	f043 0220 	orr.w	r2, r3, #32
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e00f      	b.n	8005722 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00a      	beq.n	800571e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	3b01      	subs	r3, #1
 800570c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005718:	2b80      	cmp	r3, #128	; 0x80
 800571a:	d0f2      	beq.n	8005702 <SPI_EndRxTxTransaction+0x52>
 800571c:	e000      	b.n	8005720 <SPI_EndRxTxTransaction+0x70>
        break;
 800571e:	bf00      	nop
  }

  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000008 	.word	0x20000008
 8005730:	165e9f81 	.word	0x165e9f81

08005734 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e034      	b.n	80057b4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d106      	bne.n	8005764 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f7fb f8ce 	bl	8000900 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	3308      	adds	r3, #8
 800576c:	4619      	mov	r1, r3
 800576e:	4610      	mov	r0, r2
 8005770:	f001 fc6e 	bl	8007050 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6818      	ldr	r0, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	461a      	mov	r2, r3
 800577e:	68b9      	ldr	r1, [r7, #8]
 8005780:	f001 fcb8 	bl	80070f4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6858      	ldr	r0, [r3, #4]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	f001 fced 	bl	8007170 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	6892      	ldr	r2, [r2, #8]
 800579e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	6892      	ldr	r2, [r2, #8]
 80057aa:	f041 0101 	orr.w	r1, r1, #1
 80057ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e041      	b.n	8005852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d106      	bne.n	80057e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7fc f9b8 	bl	8001b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3304      	adds	r3, #4
 80057f8:	4619      	mov	r1, r3
 80057fa:	4610      	mov	r0, r2
 80057fc:	f000 fa96 	bl	8005d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
	...

0800585c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b085      	sub	sp, #20
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b01      	cmp	r3, #1
 800586e:	d001      	beq.n	8005874 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e04e      	b.n	8005912 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a23      	ldr	r2, [pc, #140]	; (8005920 <HAL_TIM_Base_Start_IT+0xc4>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d022      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800589e:	d01d      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a1f      	ldr	r2, [pc, #124]	; (8005924 <HAL_TIM_Base_Start_IT+0xc8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d018      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a1e      	ldr	r2, [pc, #120]	; (8005928 <HAL_TIM_Base_Start_IT+0xcc>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d013      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a1c      	ldr	r2, [pc, #112]	; (800592c <HAL_TIM_Base_Start_IT+0xd0>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d00e      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a1b      	ldr	r2, [pc, #108]	; (8005930 <HAL_TIM_Base_Start_IT+0xd4>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d009      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a19      	ldr	r2, [pc, #100]	; (8005934 <HAL_TIM_Base_Start_IT+0xd8>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d004      	beq.n	80058dc <HAL_TIM_Base_Start_IT+0x80>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a18      	ldr	r2, [pc, #96]	; (8005938 <HAL_TIM_Base_Start_IT+0xdc>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d111      	bne.n	8005900 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2b06      	cmp	r3, #6
 80058ec:	d010      	beq.n	8005910 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f042 0201 	orr.w	r2, r2, #1
 80058fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058fe:	e007      	b.n	8005910 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f042 0201 	orr.w	r2, r2, #1
 800590e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	40010000 	.word	0x40010000
 8005924:	40000400 	.word	0x40000400
 8005928:	40000800 	.word	0x40000800
 800592c:	40000c00 	.word	0x40000c00
 8005930:	40010400 	.word	0x40010400
 8005934:	40014000 	.word	0x40014000
 8005938:	40001800 	.word	0x40001800

0800593c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b02      	cmp	r3, #2
 8005950:	d122      	bne.n	8005998 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b02      	cmp	r3, #2
 800595e:	d11b      	bne.n	8005998 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f06f 0202 	mvn.w	r2, #2
 8005968:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	f003 0303 	and.w	r3, r3, #3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d003      	beq.n	8005986 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f9b5 	bl	8005cee <HAL_TIM_IC_CaptureCallback>
 8005984:	e005      	b.n	8005992 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f9a7 	bl	8005cda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f9b8 	bl	8005d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	f003 0304 	and.w	r3, r3, #4
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d122      	bne.n	80059ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d11b      	bne.n	80059ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f06f 0204 	mvn.w	r2, #4
 80059bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2202      	movs	r2, #2
 80059c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f98b 	bl	8005cee <HAL_TIM_IC_CaptureCallback>
 80059d8:	e005      	b.n	80059e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f97d 	bl	8005cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f98e 	bl	8005d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b08      	cmp	r3, #8
 80059f8:	d122      	bne.n	8005a40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	f003 0308 	and.w	r3, r3, #8
 8005a04:	2b08      	cmp	r3, #8
 8005a06:	d11b      	bne.n	8005a40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0208 	mvn.w	r2, #8
 8005a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2204      	movs	r2, #4
 8005a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	f003 0303 	and.w	r3, r3, #3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f961 	bl	8005cee <HAL_TIM_IC_CaptureCallback>
 8005a2c:	e005      	b.n	8005a3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f953 	bl	8005cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f964 	bl	8005d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	f003 0310 	and.w	r3, r3, #16
 8005a4a:	2b10      	cmp	r3, #16
 8005a4c:	d122      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	f003 0310 	and.w	r3, r3, #16
 8005a58:	2b10      	cmp	r3, #16
 8005a5a:	d11b      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f06f 0210 	mvn.w	r2, #16
 8005a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2208      	movs	r2, #8
 8005a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f937 	bl	8005cee <HAL_TIM_IC_CaptureCallback>
 8005a80:	e005      	b.n	8005a8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f929 	bl	8005cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f93a 	bl	8005d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d10e      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d107      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f06f 0201 	mvn.w	r2, #1
 8005ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7fb feaa 	bl	8001814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aca:	2b80      	cmp	r3, #128	; 0x80
 8005acc:	d10e      	bne.n	8005aec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad8:	2b80      	cmp	r3, #128	; 0x80
 8005ada:	d107      	bne.n	8005aec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fae0 	bl	80060ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af6:	2b40      	cmp	r3, #64	; 0x40
 8005af8:	d10e      	bne.n	8005b18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b04:	2b40      	cmp	r3, #64	; 0x40
 8005b06:	d107      	bne.n	8005b18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 f8ff 	bl	8005d16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f003 0320 	and.w	r3, r3, #32
 8005b22:	2b20      	cmp	r3, #32
 8005b24:	d10e      	bne.n	8005b44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	f003 0320 	and.w	r3, r3, #32
 8005b30:	2b20      	cmp	r3, #32
 8005b32:	d107      	bne.n	8005b44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f06f 0220 	mvn.w	r2, #32
 8005b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 faaa 	bl	8006098 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b44:	bf00      	nop
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b56:	2300      	movs	r3, #0
 8005b58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d101      	bne.n	8005b68 <HAL_TIM_ConfigClockSource+0x1c>
 8005b64:	2302      	movs	r3, #2
 8005b66:	e0b4      	b.n	8005cd2 <HAL_TIM_ConfigClockSource+0x186>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba0:	d03e      	beq.n	8005c20 <HAL_TIM_ConfigClockSource+0xd4>
 8005ba2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba6:	f200 8087 	bhi.w	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005baa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bae:	f000 8086 	beq.w	8005cbe <HAL_TIM_ConfigClockSource+0x172>
 8005bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb6:	d87f      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb8:	2b70      	cmp	r3, #112	; 0x70
 8005bba:	d01a      	beq.n	8005bf2 <HAL_TIM_ConfigClockSource+0xa6>
 8005bbc:	2b70      	cmp	r3, #112	; 0x70
 8005bbe:	d87b      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc0:	2b60      	cmp	r3, #96	; 0x60
 8005bc2:	d050      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0x11a>
 8005bc4:	2b60      	cmp	r3, #96	; 0x60
 8005bc6:	d877      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc8:	2b50      	cmp	r3, #80	; 0x50
 8005bca:	d03c      	beq.n	8005c46 <HAL_TIM_ConfigClockSource+0xfa>
 8005bcc:	2b50      	cmp	r3, #80	; 0x50
 8005bce:	d873      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd0:	2b40      	cmp	r3, #64	; 0x40
 8005bd2:	d058      	beq.n	8005c86 <HAL_TIM_ConfigClockSource+0x13a>
 8005bd4:	2b40      	cmp	r3, #64	; 0x40
 8005bd6:	d86f      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd8:	2b30      	cmp	r3, #48	; 0x30
 8005bda:	d064      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005bdc:	2b30      	cmp	r3, #48	; 0x30
 8005bde:	d86b      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d060      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005be4:	2b20      	cmp	r3, #32
 8005be6:	d867      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d05c      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005bec:	2b10      	cmp	r3, #16
 8005bee:	d05a      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf0:	e062      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6818      	ldr	r0, [r3, #0]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	6899      	ldr	r1, [r3, #8]
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f000 f9ad 	bl	8005f60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	609a      	str	r2, [r3, #8]
      break;
 8005c1e:	e04f      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6818      	ldr	r0, [r3, #0]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	6899      	ldr	r1, [r3, #8]
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f000 f996 	bl	8005f60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c42:	609a      	str	r2, [r3, #8]
      break;
 8005c44:	e03c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6818      	ldr	r0, [r3, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	6859      	ldr	r1, [r3, #4]
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	461a      	mov	r2, r3
 8005c54:	f000 f90a 	bl	8005e6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2150      	movs	r1, #80	; 0x50
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 f963 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 8005c64:	e02c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6818      	ldr	r0, [r3, #0]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	6859      	ldr	r1, [r3, #4]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	461a      	mov	r2, r3
 8005c74:	f000 f929 	bl	8005eca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2160      	movs	r1, #96	; 0x60
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 f953 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 8005c84:	e01c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6818      	ldr	r0, [r3, #0]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	6859      	ldr	r1, [r3, #4]
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	461a      	mov	r2, r3
 8005c94:	f000 f8ea 	bl	8005e6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2140      	movs	r1, #64	; 0x40
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 f943 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 8005ca4:	e00c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4619      	mov	r1, r3
 8005cb0:	4610      	mov	r0, r2
 8005cb2:	f000 f93a 	bl	8005f2a <TIM_ITRx_SetConfig>
      break;
 8005cb6:	e003      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
      break;
 8005cbc:	e000      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b083      	sub	sp, #12
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b083      	sub	sp, #12
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d0a:	bf00      	nop
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b083      	sub	sp, #12
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
	...

08005d2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a40      	ldr	r2, [pc, #256]	; (8005e40 <TIM_Base_SetConfig+0x114>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d013      	beq.n	8005d6c <TIM_Base_SetConfig+0x40>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d4a:	d00f      	beq.n	8005d6c <TIM_Base_SetConfig+0x40>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a3d      	ldr	r2, [pc, #244]	; (8005e44 <TIM_Base_SetConfig+0x118>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00b      	beq.n	8005d6c <TIM_Base_SetConfig+0x40>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a3c      	ldr	r2, [pc, #240]	; (8005e48 <TIM_Base_SetConfig+0x11c>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d007      	beq.n	8005d6c <TIM_Base_SetConfig+0x40>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a3b      	ldr	r2, [pc, #236]	; (8005e4c <TIM_Base_SetConfig+0x120>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d003      	beq.n	8005d6c <TIM_Base_SetConfig+0x40>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a3a      	ldr	r2, [pc, #232]	; (8005e50 <TIM_Base_SetConfig+0x124>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d108      	bne.n	8005d7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a2f      	ldr	r2, [pc, #188]	; (8005e40 <TIM_Base_SetConfig+0x114>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d02b      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d8c:	d027      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a2c      	ldr	r2, [pc, #176]	; (8005e44 <TIM_Base_SetConfig+0x118>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d023      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a2b      	ldr	r2, [pc, #172]	; (8005e48 <TIM_Base_SetConfig+0x11c>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d01f      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a2a      	ldr	r2, [pc, #168]	; (8005e4c <TIM_Base_SetConfig+0x120>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d01b      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a29      	ldr	r2, [pc, #164]	; (8005e50 <TIM_Base_SetConfig+0x124>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d017      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a28      	ldr	r2, [pc, #160]	; (8005e54 <TIM_Base_SetConfig+0x128>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d013      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a27      	ldr	r2, [pc, #156]	; (8005e58 <TIM_Base_SetConfig+0x12c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d00f      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a26      	ldr	r2, [pc, #152]	; (8005e5c <TIM_Base_SetConfig+0x130>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00b      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a25      	ldr	r2, [pc, #148]	; (8005e60 <TIM_Base_SetConfig+0x134>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d007      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a24      	ldr	r2, [pc, #144]	; (8005e64 <TIM_Base_SetConfig+0x138>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d003      	beq.n	8005dde <TIM_Base_SetConfig+0xb2>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a23      	ldr	r2, [pc, #140]	; (8005e68 <TIM_Base_SetConfig+0x13c>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d108      	bne.n	8005df0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	689a      	ldr	r2, [r3, #8]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	4a0a      	ldr	r2, [pc, #40]	; (8005e40 <TIM_Base_SetConfig+0x114>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d003      	beq.n	8005e24 <TIM_Base_SetConfig+0xf8>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a0c      	ldr	r2, [pc, #48]	; (8005e50 <TIM_Base_SetConfig+0x124>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d103      	bne.n	8005e2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	615a      	str	r2, [r3, #20]
}
 8005e32:	bf00      	nop
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	40010000 	.word	0x40010000
 8005e44:	40000400 	.word	0x40000400
 8005e48:	40000800 	.word	0x40000800
 8005e4c:	40000c00 	.word	0x40000c00
 8005e50:	40010400 	.word	0x40010400
 8005e54:	40014000 	.word	0x40014000
 8005e58:	40014400 	.word	0x40014400
 8005e5c:	40014800 	.word	0x40014800
 8005e60:	40001800 	.word	0x40001800
 8005e64:	40001c00 	.word	0x40001c00
 8005e68:	40002000 	.word	0x40002000

08005e6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	f023 0201 	bic.w	r2, r3, #1
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	f023 030a 	bic.w	r3, r3, #10
 8005ea8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	621a      	str	r2, [r3, #32]
}
 8005ebe:	bf00      	nop
 8005ec0:	371c      	adds	r7, #28
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr

08005eca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b087      	sub	sp, #28
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	60f8      	str	r0, [r7, #12]
 8005ed2:	60b9      	str	r1, [r7, #8]
 8005ed4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	f023 0210 	bic.w	r2, r3, #16
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	699b      	ldr	r3, [r3, #24]
 8005ee6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6a1b      	ldr	r3, [r3, #32]
 8005eec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ef4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	031b      	lsls	r3, r3, #12
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	011b      	lsls	r3, r3, #4
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	621a      	str	r2, [r3, #32]
}
 8005f1e:	bf00      	nop
 8005f20:	371c      	adds	r7, #28
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b085      	sub	sp, #20
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	f043 0307 	orr.w	r3, r3, #7
 8005f4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	609a      	str	r2, [r3, #8]
}
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
 8005f6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	021a      	lsls	r2, r3, #8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	697a      	ldr	r2, [r7, #20]
 8005f92:	609a      	str	r2, [r3, #8]
}
 8005f94:	bf00      	nop
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e05a      	b.n	800606e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a21      	ldr	r2, [pc, #132]	; (800607c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d022      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006004:	d01d      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1d      	ldr	r2, [pc, #116]	; (8006080 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d018      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a1b      	ldr	r2, [pc, #108]	; (8006084 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d013      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a1a      	ldr	r2, [pc, #104]	; (8006088 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d00e      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a18      	ldr	r2, [pc, #96]	; (800608c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d009      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a17      	ldr	r2, [pc, #92]	; (8006090 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d004      	beq.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a15      	ldr	r2, [pc, #84]	; (8006094 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d10c      	bne.n	800605c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006048:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	4313      	orrs	r3, r2
 8006052:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68ba      	ldr	r2, [r7, #8]
 800605a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3714      	adds	r7, #20
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	40010000 	.word	0x40010000
 8006080:	40000400 	.word	0x40000400
 8006084:	40000800 	.word	0x40000800
 8006088:	40000c00 	.word	0x40000c00
 800608c:	40010400 	.word	0x40010400
 8006090:	40014000 	.word	0x40014000
 8006094:	40001800 	.word	0x40001800

08006098 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e03f      	b.n	8006152 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d106      	bne.n	80060ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7fc fc86 	bl	80029f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2224      	movs	r2, #36	; 0x24
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006102:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 fddb 	bl	8006cc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	691a      	ldr	r2, [r3, #16]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006118:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695a      	ldr	r2, [r3, #20]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006128:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68da      	ldr	r2, [r3, #12]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006138:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2220      	movs	r2, #32
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2220      	movs	r2, #32
 800614c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3708      	adds	r7, #8
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800615a:	b580      	push	{r7, lr}
 800615c:	b08a      	sub	sp, #40	; 0x28
 800615e:	af02      	add	r7, sp, #8
 8006160:	60f8      	str	r0, [r7, #12]
 8006162:	60b9      	str	r1, [r7, #8]
 8006164:	603b      	str	r3, [r7, #0]
 8006166:	4613      	mov	r3, r2
 8006168:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b20      	cmp	r3, #32
 8006178:	d17c      	bne.n	8006274 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d002      	beq.n	8006186 <HAL_UART_Transmit+0x2c>
 8006180:	88fb      	ldrh	r3, [r7, #6]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e075      	b.n	8006276 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006190:	2b01      	cmp	r3, #1
 8006192:	d101      	bne.n	8006198 <HAL_UART_Transmit+0x3e>
 8006194:	2302      	movs	r3, #2
 8006196:	e06e      	b.n	8006276 <HAL_UART_Transmit+0x11c>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2221      	movs	r2, #33	; 0x21
 80061aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061ae:	f7fc fd41 	bl	8002c34 <HAL_GetTick>
 80061b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	88fa      	ldrh	r2, [r7, #6]
 80061b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	88fa      	ldrh	r2, [r7, #6]
 80061be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c8:	d108      	bne.n	80061dc <HAL_UART_Transmit+0x82>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d104      	bne.n	80061dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80061d2:	2300      	movs	r3, #0
 80061d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	61bb      	str	r3, [r7, #24]
 80061da:	e003      	b.n	80061e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061e0:	2300      	movs	r3, #0
 80061e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80061ec:	e02a      	b.n	8006244 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2200      	movs	r2, #0
 80061f6:	2180      	movs	r1, #128	; 0x80
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 fb1f 	bl	800683c <UART_WaitOnFlagUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d001      	beq.n	8006208 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e036      	b.n	8006276 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10b      	bne.n	8006226 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	881b      	ldrh	r3, [r3, #0]
 8006212:	461a      	mov	r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800621c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	3302      	adds	r3, #2
 8006222:	61bb      	str	r3, [r7, #24]
 8006224:	e007      	b.n	8006236 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	781a      	ldrb	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	3301      	adds	r3, #1
 8006234:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800623a:	b29b      	uxth	r3, r3
 800623c:	3b01      	subs	r3, #1
 800623e:	b29a      	uxth	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006248:	b29b      	uxth	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1cf      	bne.n	80061ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	9300      	str	r3, [sp, #0]
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	2200      	movs	r2, #0
 8006256:	2140      	movs	r1, #64	; 0x40
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f000 faef 	bl	800683c <UART_WaitOnFlagUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d001      	beq.n	8006268 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e006      	b.n	8006276 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2220      	movs	r2, #32
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006270:	2300      	movs	r3, #0
 8006272:	e000      	b.n	8006276 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006274:	2302      	movs	r3, #2
  }
}
 8006276:	4618      	mov	r0, r3
 8006278:	3720      	adds	r7, #32
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b084      	sub	sp, #16
 8006282:	af00      	add	r7, sp, #0
 8006284:	60f8      	str	r0, [r7, #12]
 8006286:	60b9      	str	r1, [r7, #8]
 8006288:	4613      	mov	r3, r2
 800628a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b20      	cmp	r3, #32
 8006296:	d11d      	bne.n	80062d4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d002      	beq.n	80062a4 <HAL_UART_Receive_IT+0x26>
 800629e:	88fb      	ldrh	r3, [r7, #6]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e016      	b.n	80062d6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d101      	bne.n	80062b6 <HAL_UART_Receive_IT+0x38>
 80062b2:	2302      	movs	r3, #2
 80062b4:	e00f      	b.n	80062d6 <HAL_UART_Receive_IT+0x58>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062c4:	88fb      	ldrh	r3, [r7, #6]
 80062c6:	461a      	mov	r2, r3
 80062c8:	68b9      	ldr	r1, [r7, #8]
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 fb24 	bl	8006918 <UART_Start_Receive_IT>
 80062d0:	4603      	mov	r3, r0
 80062d2:	e000      	b.n	80062d6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80062d4:	2302      	movs	r3, #2
  }
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
	...

080062e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b0ba      	sub	sp, #232	; 0xe8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006306:	2300      	movs	r3, #0
 8006308:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800630c:	2300      	movs	r3, #0
 800630e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006316:	f003 030f 	and.w	r3, r3, #15
 800631a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800631e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10f      	bne.n	8006346 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b00      	cmp	r3, #0
 8006330:	d009      	beq.n	8006346 <HAL_UART_IRQHandler+0x66>
 8006332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 fc03 	bl	8006b4a <UART_Receive_IT>
      return;
 8006344:	e256      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006346:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800634a:	2b00      	cmp	r3, #0
 800634c:	f000 80de 	beq.w	800650c <HAL_UART_IRQHandler+0x22c>
 8006350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006354:	f003 0301 	and.w	r3, r3, #1
 8006358:	2b00      	cmp	r3, #0
 800635a:	d106      	bne.n	800636a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800635c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006360:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006364:	2b00      	cmp	r3, #0
 8006366:	f000 80d1 	beq.w	800650c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800636a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00b      	beq.n	800638e <HAL_UART_IRQHandler+0xae>
 8006376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800637a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637e:	2b00      	cmp	r3, #0
 8006380:	d005      	beq.n	800638e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006386:	f043 0201 	orr.w	r2, r3, #1
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800638e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006392:	f003 0304 	and.w	r3, r3, #4
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00b      	beq.n	80063b2 <HAL_UART_IRQHandler+0xd2>
 800639a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d005      	beq.n	80063b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063aa:	f043 0202 	orr.w	r2, r3, #2
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00b      	beq.n	80063d6 <HAL_UART_IRQHandler+0xf6>
 80063be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d005      	beq.n	80063d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	f043 0204 	orr.w	r2, r3, #4
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d011      	beq.n	8006406 <HAL_UART_IRQHandler+0x126>
 80063e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063e6:	f003 0320 	and.w	r3, r3, #32
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d105      	bne.n	80063fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d005      	beq.n	8006406 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fe:	f043 0208 	orr.w	r2, r3, #8
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	2b00      	cmp	r3, #0
 800640c:	f000 81ed 	beq.w	80067ea <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006414:	f003 0320 	and.w	r3, r3, #32
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <HAL_UART_IRQHandler+0x14e>
 800641c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 fb8e 	bl	8006b4a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006438:	2b40      	cmp	r3, #64	; 0x40
 800643a:	bf0c      	ite	eq
 800643c:	2301      	moveq	r3, #1
 800643e:	2300      	movne	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644a:	f003 0308 	and.w	r3, r3, #8
 800644e:	2b00      	cmp	r3, #0
 8006450:	d103      	bne.n	800645a <HAL_UART_IRQHandler+0x17a>
 8006452:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006456:	2b00      	cmp	r3, #0
 8006458:	d04f      	beq.n	80064fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 fa96 	bl	800698c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800646a:	2b40      	cmp	r3, #64	; 0x40
 800646c:	d141      	bne.n	80064f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	3314      	adds	r3, #20
 8006474:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006478:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800647c:	e853 3f00 	ldrex	r3, [r3]
 8006480:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006484:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006488:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800648c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3314      	adds	r3, #20
 8006496:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800649a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800649e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80064a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80064b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1d9      	bne.n	800646e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d013      	beq.n	80064ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	4a7d      	ldr	r2, [pc, #500]	; (80066bc <HAL_UART_IRQHandler+0x3dc>)
 80064c8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fc fd61 	bl	8002f96 <HAL_DMA_Abort_IT>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d016      	beq.n	8006508 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064e4:	4610      	mov	r0, r2
 80064e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e8:	e00e      	b.n	8006508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f990 	bl	8006810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f0:	e00a      	b.n	8006508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f98c 	bl	8006810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f8:	e006      	b.n	8006508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f988 	bl	8006810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006506:	e170      	b.n	80067ea <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006508:	bf00      	nop
    return;
 800650a:	e16e      	b.n	80067ea <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006510:	2b01      	cmp	r3, #1
 8006512:	f040 814a 	bne.w	80067aa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800651a:	f003 0310 	and.w	r3, r3, #16
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 8143 	beq.w	80067aa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 813c 	beq.w	80067aa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006532:	2300      	movs	r3, #0
 8006534:	60bb      	str	r3, [r7, #8]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	60bb      	str	r3, [r7, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	60bb      	str	r3, [r7, #8]
 8006546:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006552:	2b40      	cmp	r3, #64	; 0x40
 8006554:	f040 80b4 	bne.w	80066c0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006564:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 8140 	beq.w	80067ee <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006572:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006576:	429a      	cmp	r2, r3
 8006578:	f080 8139 	bcs.w	80067ee <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006582:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800658e:	f000 8088 	beq.w	80066a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	330c      	adds	r3, #12
 8006598:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065a0:	e853 3f00 	ldrex	r3, [r3]
 80065a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80065a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	330c      	adds	r3, #12
 80065ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80065be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80065c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80065ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80065ce:	e841 2300 	strex	r3, r2, [r1]
 80065d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80065d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1d9      	bne.n	8006592 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3314      	adds	r3, #20
 80065e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065e8:	e853 3f00 	ldrex	r3, [r3]
 80065ec:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80065ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80065f0:	f023 0301 	bic.w	r3, r3, #1
 80065f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	3314      	adds	r3, #20
 80065fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006602:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006606:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800660a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800660e:	e841 2300 	strex	r3, r2, [r1]
 8006612:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1e1      	bne.n	80065de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3314      	adds	r3, #20
 8006620:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800662a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800662c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006630:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3314      	adds	r3, #20
 800663a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800663e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006640:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006644:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800664c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e3      	bne.n	800661a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2220      	movs	r2, #32
 8006656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	330c      	adds	r3, #12
 8006666:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800666a:	e853 3f00 	ldrex	r3, [r3]
 800666e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006670:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006672:	f023 0310 	bic.w	r3, r3, #16
 8006676:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	330c      	adds	r3, #12
 8006680:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006684:	65ba      	str	r2, [r7, #88]	; 0x58
 8006686:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800668a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e3      	bne.n	8006660 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669c:	4618      	mov	r0, r3
 800669e:	f7fc fc0a 	bl	8002eb6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	4619      	mov	r1, r3
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f8b6 	bl	8006824 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066b8:	e099      	b.n	80067ee <HAL_UART_IRQHandler+0x50e>
 80066ba:	bf00      	nop
 80066bc:	08006a53 	.word	0x08006a53
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 808b 	beq.w	80067f2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80066dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 8086 	beq.w	80067f2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	330c      	adds	r3, #12
 80066ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066f0:	e853 3f00 	ldrex	r3, [r3]
 80066f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80066fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	330c      	adds	r3, #12
 8006706:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800670a:	647a      	str	r2, [r7, #68]	; 0x44
 800670c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006710:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006712:	e841 2300 	strex	r3, r2, [r1]
 8006716:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1e3      	bne.n	80066e6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	3314      	adds	r3, #20
 8006724:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006728:	e853 3f00 	ldrex	r3, [r3]
 800672c:	623b      	str	r3, [r7, #32]
   return(result);
 800672e:	6a3b      	ldr	r3, [r7, #32]
 8006730:	f023 0301 	bic.w	r3, r3, #1
 8006734:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	3314      	adds	r3, #20
 800673e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006742:	633a      	str	r2, [r7, #48]	; 0x30
 8006744:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006746:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800674a:	e841 2300 	strex	r3, r2, [r1]
 800674e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006752:	2b00      	cmp	r3, #0
 8006754:	d1e3      	bne.n	800671e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2220      	movs	r2, #32
 800675a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	330c      	adds	r3, #12
 800676a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	e853 3f00 	ldrex	r3, [r3]
 8006772:	60fb      	str	r3, [r7, #12]
   return(result);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0310 	bic.w	r3, r3, #16
 800677a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	330c      	adds	r3, #12
 8006784:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006788:	61fa      	str	r2, [r7, #28]
 800678a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678c:	69b9      	ldr	r1, [r7, #24]
 800678e:	69fa      	ldr	r2, [r7, #28]
 8006790:	e841 2300 	strex	r3, r2, [r1]
 8006794:	617b      	str	r3, [r7, #20]
   return(result);
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1e3      	bne.n	8006764 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800679c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067a0:	4619      	mov	r1, r3
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f83e 	bl	8006824 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067a8:	e023      	b.n	80067f2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d009      	beq.n	80067ca <HAL_UART_IRQHandler+0x4ea>
 80067b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d003      	beq.n	80067ca <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f959 	bl	8006a7a <UART_Transmit_IT>
    return;
 80067c8:	e014      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00e      	beq.n	80067f4 <HAL_UART_IRQHandler+0x514>
 80067d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d008      	beq.n	80067f4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 f999 	bl	8006b1a <UART_EndTransmit_IT>
    return;
 80067e8:	e004      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
    return;
 80067ea:	bf00      	nop
 80067ec:	e002      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
      return;
 80067ee:	bf00      	nop
 80067f0:	e000      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
      return;
 80067f2:	bf00      	nop
  }
}
 80067f4:	37e8      	adds	r7, #232	; 0xe8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop

080067fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	460b      	mov	r3, r1
 800682e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006830:	bf00      	nop
 8006832:	370c      	adds	r7, #12
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr

0800683c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b090      	sub	sp, #64	; 0x40
 8006840:	af00      	add	r7, sp, #0
 8006842:	60f8      	str	r0, [r7, #12]
 8006844:	60b9      	str	r1, [r7, #8]
 8006846:	603b      	str	r3, [r7, #0]
 8006848:	4613      	mov	r3, r2
 800684a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800684c:	e050      	b.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800684e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006854:	d04c      	beq.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006856:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006858:	2b00      	cmp	r3, #0
 800685a:	d007      	beq.n	800686c <UART_WaitOnFlagUntilTimeout+0x30>
 800685c:	f7fc f9ea 	bl	8002c34 <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006868:	429a      	cmp	r2, r3
 800686a:	d241      	bcs.n	80068f0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	330c      	adds	r3, #12
 8006872:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006876:	e853 3f00 	ldrex	r3, [r3]
 800687a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800687c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006882:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	330c      	adds	r3, #12
 800688a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800688c:	637a      	str	r2, [r7, #52]	; 0x34
 800688e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006890:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006892:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006894:	e841 2300 	strex	r3, r2, [r1]
 8006898:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800689a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1e5      	bne.n	800686c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3314      	adds	r3, #20
 80068a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	e853 3f00 	ldrex	r3, [r3]
 80068ae:	613b      	str	r3, [r7, #16]
   return(result);
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	f023 0301 	bic.w	r3, r3, #1
 80068b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3314      	adds	r3, #20
 80068be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068c0:	623a      	str	r2, [r7, #32]
 80068c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c4:	69f9      	ldr	r1, [r7, #28]
 80068c6:	6a3a      	ldr	r2, [r7, #32]
 80068c8:	e841 2300 	strex	r3, r2, [r1]
 80068cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d1e5      	bne.n	80068a0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e00f      	b.n	8006910 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4013      	ands	r3, r2
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	bf0c      	ite	eq
 8006900:	2301      	moveq	r3, #1
 8006902:	2300      	movne	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	429a      	cmp	r2, r3
 800690c:	d09f      	beq.n	800684e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3740      	adds	r7, #64	; 0x40
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006918:	b480      	push	{r7}
 800691a:	b085      	sub	sp, #20
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	4613      	mov	r3, r2
 8006924:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	88fa      	ldrh	r2, [r7, #6]
 8006930:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	88fa      	ldrh	r2, [r7, #6]
 8006936:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2222      	movs	r2, #34	; 0x22
 8006942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68da      	ldr	r2, [r3, #12]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800695c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	695a      	ldr	r2, [r3, #20]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f042 0201 	orr.w	r2, r2, #1
 800696c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68da      	ldr	r2, [r3, #12]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f042 0220 	orr.w	r2, r2, #32
 800697c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800697e:	2300      	movs	r3, #0
}
 8006980:	4618      	mov	r0, r3
 8006982:	3714      	adds	r7, #20
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b095      	sub	sp, #84	; 0x54
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	330c      	adds	r3, #12
 800699a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699e:	e853 3f00 	ldrex	r3, [r3]
 80069a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	330c      	adds	r3, #12
 80069b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069b4:	643a      	str	r2, [r7, #64]	; 0x40
 80069b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80069ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069bc:	e841 2300 	strex	r3, r2, [r1]
 80069c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1e5      	bne.n	8006994 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3314      	adds	r3, #20
 80069ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	e853 3f00 	ldrex	r3, [r3]
 80069d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	f023 0301 	bic.w	r3, r3, #1
 80069de:	64bb      	str	r3, [r7, #72]	; 0x48
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	3314      	adds	r3, #20
 80069e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80069ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069f0:	e841 2300 	strex	r3, r2, [r1]
 80069f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1e5      	bne.n	80069c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d119      	bne.n	8006a38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	330c      	adds	r3, #12
 8006a0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	e853 3f00 	ldrex	r3, [r3]
 8006a12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f023 0310 	bic.w	r3, r3, #16
 8006a1a:	647b      	str	r3, [r7, #68]	; 0x44
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	330c      	adds	r3, #12
 8006a22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a24:	61ba      	str	r2, [r7, #24]
 8006a26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	6979      	ldr	r1, [r7, #20]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	e841 2300 	strex	r3, r2, [r1]
 8006a30:	613b      	str	r3, [r7, #16]
   return(result);
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1e5      	bne.n	8006a04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006a46:	bf00      	nop
 8006a48:	3754      	adds	r7, #84	; 0x54
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b084      	sub	sp, #16
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2200      	movs	r2, #0
 8006a64:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f7ff fecf 	bl	8006810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a72:	bf00      	nop
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b085      	sub	sp, #20
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b21      	cmp	r3, #33	; 0x21
 8006a8c:	d13e      	bne.n	8006b0c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a96:	d114      	bne.n	8006ac2 <UART_Transmit_IT+0x48>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d110      	bne.n	8006ac2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	881b      	ldrh	r3, [r3, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ab4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	1c9a      	adds	r2, r3, #2
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	621a      	str	r2, [r3, #32]
 8006ac0:	e008      	b.n	8006ad4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	1c59      	adds	r1, r3, #1
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	6211      	str	r1, [r2, #32]
 8006acc:	781a      	ldrb	r2, [r3, #0]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	3b01      	subs	r3, #1
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d10f      	bne.n	8006b08 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68da      	ldr	r2, [r3, #12]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006af6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b06:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e000      	b.n	8006b0e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b0c:	2302      	movs	r3, #2
  }
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3714      	adds	r7, #20
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr

08006b1a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b1a:	b580      	push	{r7, lr}
 8006b1c:	b082      	sub	sp, #8
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68da      	ldr	r2, [r3, #12]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b30:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7ff fe5e 	bl	80067fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3708      	adds	r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b08c      	sub	sp, #48	; 0x30
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	2b22      	cmp	r3, #34	; 0x22
 8006b5c:	f040 80ab 	bne.w	8006cb6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b68:	d117      	bne.n	8006b9a <UART_Receive_IT+0x50>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d113      	bne.n	8006b9a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b72:	2300      	movs	r3, #0
 8006b74:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b92:	1c9a      	adds	r2, r3, #2
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	629a      	str	r2, [r3, #40]	; 0x28
 8006b98:	e026      	b.n	8006be8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bac:	d007      	beq.n	8006bbe <UART_Receive_IT+0x74>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d10a      	bne.n	8006bcc <UART_Receive_IT+0x82>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d106      	bne.n	8006bcc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc8:	701a      	strb	r2, [r3, #0]
 8006bca:	e008      	b.n	8006bde <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bd8:	b2da      	uxtb	r2, r3
 8006bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bdc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d15a      	bne.n	8006cb2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f022 0220 	bic.w	r2, r2, #32
 8006c0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c1a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	695a      	ldr	r2, [r3, #20]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0201 	bic.w	r2, r2, #1
 8006c2a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d135      	bne.n	8006ca8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	330c      	adds	r3, #12
 8006c48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	e853 3f00 	ldrex	r3, [r3]
 8006c50:	613b      	str	r3, [r7, #16]
   return(result);
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	f023 0310 	bic.w	r3, r3, #16
 8006c58:	627b      	str	r3, [r7, #36]	; 0x24
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	330c      	adds	r3, #12
 8006c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c62:	623a      	str	r2, [r7, #32]
 8006c64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c66:	69f9      	ldr	r1, [r7, #28]
 8006c68:	6a3a      	ldr	r2, [r7, #32]
 8006c6a:	e841 2300 	strex	r3, r2, [r1]
 8006c6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c70:	69bb      	ldr	r3, [r7, #24]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d1e5      	bne.n	8006c42 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0310 	and.w	r3, r3, #16
 8006c80:	2b10      	cmp	r3, #16
 8006c82:	d10a      	bne.n	8006c9a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c84:	2300      	movs	r3, #0
 8006c86:	60fb      	str	r3, [r7, #12]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	60fb      	str	r3, [r7, #12]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	60fb      	str	r3, [r7, #12]
 8006c98:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f7ff fdbf 	bl	8006824 <HAL_UARTEx_RxEventCallback>
 8006ca6:	e002      	b.n	8006cae <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f7fa ff89 	bl	8001bc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	e002      	b.n	8006cb8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	e000      	b.n	8006cb8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006cb6:	2302      	movs	r3, #2
  }
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3730      	adds	r7, #48	; 0x30
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	b09f      	sub	sp, #124	; 0x7c
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cd6:	68d9      	ldr	r1, [r3, #12]
 8006cd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	ea40 0301 	orr.w	r3, r0, r1
 8006ce0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ce4:	689a      	ldr	r2, [r3, #8]
 8006ce6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	431a      	orrs	r2, r3
 8006cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	431a      	orrs	r2, r3
 8006cf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006cfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006d04:	f021 010c 	bic.w	r1, r1, #12
 8006d08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d0e:	430b      	orrs	r3, r1
 8006d10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	695b      	ldr	r3, [r3, #20]
 8006d18:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d1e:	6999      	ldr	r1, [r3, #24]
 8006d20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	ea40 0301 	orr.w	r3, r0, r1
 8006d28:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	4bc5      	ldr	r3, [pc, #788]	; (8007044 <UART_SetConfig+0x384>)
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d004      	beq.n	8006d3e <UART_SetConfig+0x7e>
 8006d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	4bc3      	ldr	r3, [pc, #780]	; (8007048 <UART_SetConfig+0x388>)
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d103      	bne.n	8006d46 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d3e:	f7fd ff3d 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 8006d42:	6778      	str	r0, [r7, #116]	; 0x74
 8006d44:	e002      	b.n	8006d4c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d46:	f7fd ff25 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 8006d4a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d4e:	69db      	ldr	r3, [r3, #28]
 8006d50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d54:	f040 80b6 	bne.w	8006ec4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d5a:	461c      	mov	r4, r3
 8006d5c:	f04f 0500 	mov.w	r5, #0
 8006d60:	4622      	mov	r2, r4
 8006d62:	462b      	mov	r3, r5
 8006d64:	1891      	adds	r1, r2, r2
 8006d66:	6439      	str	r1, [r7, #64]	; 0x40
 8006d68:	415b      	adcs	r3, r3
 8006d6a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d6c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d70:	1912      	adds	r2, r2, r4
 8006d72:	eb45 0303 	adc.w	r3, r5, r3
 8006d76:	f04f 0000 	mov.w	r0, #0
 8006d7a:	f04f 0100 	mov.w	r1, #0
 8006d7e:	00d9      	lsls	r1, r3, #3
 8006d80:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d84:	00d0      	lsls	r0, r2, #3
 8006d86:	4602      	mov	r2, r0
 8006d88:	460b      	mov	r3, r1
 8006d8a:	1911      	adds	r1, r2, r4
 8006d8c:	6639      	str	r1, [r7, #96]	; 0x60
 8006d8e:	416b      	adcs	r3, r5
 8006d90:	667b      	str	r3, [r7, #100]	; 0x64
 8006d92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	461a      	mov	r2, r3
 8006d98:	f04f 0300 	mov.w	r3, #0
 8006d9c:	1891      	adds	r1, r2, r2
 8006d9e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006da0:	415b      	adcs	r3, r3
 8006da2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006da4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006da8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006dac:	f7f9 fa68 	bl	8000280 <__aeabi_uldivmod>
 8006db0:	4602      	mov	r2, r0
 8006db2:	460b      	mov	r3, r1
 8006db4:	4ba5      	ldr	r3, [pc, #660]	; (800704c <UART_SetConfig+0x38c>)
 8006db6:	fba3 2302 	umull	r2, r3, r3, r2
 8006dba:	095b      	lsrs	r3, r3, #5
 8006dbc:	011e      	lsls	r6, r3, #4
 8006dbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006dc0:	461c      	mov	r4, r3
 8006dc2:	f04f 0500 	mov.w	r5, #0
 8006dc6:	4622      	mov	r2, r4
 8006dc8:	462b      	mov	r3, r5
 8006dca:	1891      	adds	r1, r2, r2
 8006dcc:	6339      	str	r1, [r7, #48]	; 0x30
 8006dce:	415b      	adcs	r3, r3
 8006dd0:	637b      	str	r3, [r7, #52]	; 0x34
 8006dd2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006dd6:	1912      	adds	r2, r2, r4
 8006dd8:	eb45 0303 	adc.w	r3, r5, r3
 8006ddc:	f04f 0000 	mov.w	r0, #0
 8006de0:	f04f 0100 	mov.w	r1, #0
 8006de4:	00d9      	lsls	r1, r3, #3
 8006de6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006dea:	00d0      	lsls	r0, r2, #3
 8006dec:	4602      	mov	r2, r0
 8006dee:	460b      	mov	r3, r1
 8006df0:	1911      	adds	r1, r2, r4
 8006df2:	65b9      	str	r1, [r7, #88]	; 0x58
 8006df4:	416b      	adcs	r3, r5
 8006df6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	f04f 0300 	mov.w	r3, #0
 8006e02:	1891      	adds	r1, r2, r2
 8006e04:	62b9      	str	r1, [r7, #40]	; 0x28
 8006e06:	415b      	adcs	r3, r3
 8006e08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e0e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006e12:	f7f9 fa35 	bl	8000280 <__aeabi_uldivmod>
 8006e16:	4602      	mov	r2, r0
 8006e18:	460b      	mov	r3, r1
 8006e1a:	4b8c      	ldr	r3, [pc, #560]	; (800704c <UART_SetConfig+0x38c>)
 8006e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e20:	095b      	lsrs	r3, r3, #5
 8006e22:	2164      	movs	r1, #100	; 0x64
 8006e24:	fb01 f303 	mul.w	r3, r1, r3
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	00db      	lsls	r3, r3, #3
 8006e2c:	3332      	adds	r3, #50	; 0x32
 8006e2e:	4a87      	ldr	r2, [pc, #540]	; (800704c <UART_SetConfig+0x38c>)
 8006e30:	fba2 2303 	umull	r2, r3, r2, r3
 8006e34:	095b      	lsrs	r3, r3, #5
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e3c:	441e      	add	r6, r3
 8006e3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e40:	4618      	mov	r0, r3
 8006e42:	f04f 0100 	mov.w	r1, #0
 8006e46:	4602      	mov	r2, r0
 8006e48:	460b      	mov	r3, r1
 8006e4a:	1894      	adds	r4, r2, r2
 8006e4c:	623c      	str	r4, [r7, #32]
 8006e4e:	415b      	adcs	r3, r3
 8006e50:	627b      	str	r3, [r7, #36]	; 0x24
 8006e52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e56:	1812      	adds	r2, r2, r0
 8006e58:	eb41 0303 	adc.w	r3, r1, r3
 8006e5c:	f04f 0400 	mov.w	r4, #0
 8006e60:	f04f 0500 	mov.w	r5, #0
 8006e64:	00dd      	lsls	r5, r3, #3
 8006e66:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006e6a:	00d4      	lsls	r4, r2, #3
 8006e6c:	4622      	mov	r2, r4
 8006e6e:	462b      	mov	r3, r5
 8006e70:	1814      	adds	r4, r2, r0
 8006e72:	653c      	str	r4, [r7, #80]	; 0x50
 8006e74:	414b      	adcs	r3, r1
 8006e76:	657b      	str	r3, [r7, #84]	; 0x54
 8006e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	f04f 0300 	mov.w	r3, #0
 8006e82:	1891      	adds	r1, r2, r2
 8006e84:	61b9      	str	r1, [r7, #24]
 8006e86:	415b      	adcs	r3, r3
 8006e88:	61fb      	str	r3, [r7, #28]
 8006e8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e8e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006e92:	f7f9 f9f5 	bl	8000280 <__aeabi_uldivmod>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4b6c      	ldr	r3, [pc, #432]	; (800704c <UART_SetConfig+0x38c>)
 8006e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8006ea0:	095b      	lsrs	r3, r3, #5
 8006ea2:	2164      	movs	r1, #100	; 0x64
 8006ea4:	fb01 f303 	mul.w	r3, r1, r3
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	00db      	lsls	r3, r3, #3
 8006eac:	3332      	adds	r3, #50	; 0x32
 8006eae:	4a67      	ldr	r2, [pc, #412]	; (800704c <UART_SetConfig+0x38c>)
 8006eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb4:	095b      	lsrs	r3, r3, #5
 8006eb6:	f003 0207 	and.w	r2, r3, #7
 8006eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4432      	add	r2, r6
 8006ec0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ec2:	e0b9      	b.n	8007038 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ec4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ec6:	461c      	mov	r4, r3
 8006ec8:	f04f 0500 	mov.w	r5, #0
 8006ecc:	4622      	mov	r2, r4
 8006ece:	462b      	mov	r3, r5
 8006ed0:	1891      	adds	r1, r2, r2
 8006ed2:	6139      	str	r1, [r7, #16]
 8006ed4:	415b      	adcs	r3, r3
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006edc:	1912      	adds	r2, r2, r4
 8006ede:	eb45 0303 	adc.w	r3, r5, r3
 8006ee2:	f04f 0000 	mov.w	r0, #0
 8006ee6:	f04f 0100 	mov.w	r1, #0
 8006eea:	00d9      	lsls	r1, r3, #3
 8006eec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006ef0:	00d0      	lsls	r0, r2, #3
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	eb12 0804 	adds.w	r8, r2, r4
 8006efa:	eb43 0905 	adc.w	r9, r3, r5
 8006efe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	4618      	mov	r0, r3
 8006f04:	f04f 0100 	mov.w	r1, #0
 8006f08:	f04f 0200 	mov.w	r2, #0
 8006f0c:	f04f 0300 	mov.w	r3, #0
 8006f10:	008b      	lsls	r3, r1, #2
 8006f12:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006f16:	0082      	lsls	r2, r0, #2
 8006f18:	4640      	mov	r0, r8
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	f7f9 f9b0 	bl	8000280 <__aeabi_uldivmod>
 8006f20:	4602      	mov	r2, r0
 8006f22:	460b      	mov	r3, r1
 8006f24:	4b49      	ldr	r3, [pc, #292]	; (800704c <UART_SetConfig+0x38c>)
 8006f26:	fba3 2302 	umull	r2, r3, r3, r2
 8006f2a:	095b      	lsrs	r3, r3, #5
 8006f2c:	011e      	lsls	r6, r3, #4
 8006f2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f30:	4618      	mov	r0, r3
 8006f32:	f04f 0100 	mov.w	r1, #0
 8006f36:	4602      	mov	r2, r0
 8006f38:	460b      	mov	r3, r1
 8006f3a:	1894      	adds	r4, r2, r2
 8006f3c:	60bc      	str	r4, [r7, #8]
 8006f3e:	415b      	adcs	r3, r3
 8006f40:	60fb      	str	r3, [r7, #12]
 8006f42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f46:	1812      	adds	r2, r2, r0
 8006f48:	eb41 0303 	adc.w	r3, r1, r3
 8006f4c:	f04f 0400 	mov.w	r4, #0
 8006f50:	f04f 0500 	mov.w	r5, #0
 8006f54:	00dd      	lsls	r5, r3, #3
 8006f56:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006f5a:	00d4      	lsls	r4, r2, #3
 8006f5c:	4622      	mov	r2, r4
 8006f5e:	462b      	mov	r3, r5
 8006f60:	1814      	adds	r4, r2, r0
 8006f62:	64bc      	str	r4, [r7, #72]	; 0x48
 8006f64:	414b      	adcs	r3, r1
 8006f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f04f 0100 	mov.w	r1, #0
 8006f72:	f04f 0200 	mov.w	r2, #0
 8006f76:	f04f 0300 	mov.w	r3, #0
 8006f7a:	008b      	lsls	r3, r1, #2
 8006f7c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006f80:	0082      	lsls	r2, r0, #2
 8006f82:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006f86:	f7f9 f97b 	bl	8000280 <__aeabi_uldivmod>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	4b2f      	ldr	r3, [pc, #188]	; (800704c <UART_SetConfig+0x38c>)
 8006f90:	fba3 1302 	umull	r1, r3, r3, r2
 8006f94:	095b      	lsrs	r3, r3, #5
 8006f96:	2164      	movs	r1, #100	; 0x64
 8006f98:	fb01 f303 	mul.w	r3, r1, r3
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	011b      	lsls	r3, r3, #4
 8006fa0:	3332      	adds	r3, #50	; 0x32
 8006fa2:	4a2a      	ldr	r2, [pc, #168]	; (800704c <UART_SetConfig+0x38c>)
 8006fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fae:	441e      	add	r6, r3
 8006fb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f04f 0100 	mov.w	r1, #0
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	1894      	adds	r4, r2, r2
 8006fbe:	603c      	str	r4, [r7, #0]
 8006fc0:	415b      	adcs	r3, r3
 8006fc2:	607b      	str	r3, [r7, #4]
 8006fc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fc8:	1812      	adds	r2, r2, r0
 8006fca:	eb41 0303 	adc.w	r3, r1, r3
 8006fce:	f04f 0400 	mov.w	r4, #0
 8006fd2:	f04f 0500 	mov.w	r5, #0
 8006fd6:	00dd      	lsls	r5, r3, #3
 8006fd8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006fdc:	00d4      	lsls	r4, r2, #3
 8006fde:	4622      	mov	r2, r4
 8006fe0:	462b      	mov	r3, r5
 8006fe2:	eb12 0a00 	adds.w	sl, r2, r0
 8006fe6:	eb43 0b01 	adc.w	fp, r3, r1
 8006fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f04f 0100 	mov.w	r1, #0
 8006ff4:	f04f 0200 	mov.w	r2, #0
 8006ff8:	f04f 0300 	mov.w	r3, #0
 8006ffc:	008b      	lsls	r3, r1, #2
 8006ffe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007002:	0082      	lsls	r2, r0, #2
 8007004:	4650      	mov	r0, sl
 8007006:	4659      	mov	r1, fp
 8007008:	f7f9 f93a 	bl	8000280 <__aeabi_uldivmod>
 800700c:	4602      	mov	r2, r0
 800700e:	460b      	mov	r3, r1
 8007010:	4b0e      	ldr	r3, [pc, #56]	; (800704c <UART_SetConfig+0x38c>)
 8007012:	fba3 1302 	umull	r1, r3, r3, r2
 8007016:	095b      	lsrs	r3, r3, #5
 8007018:	2164      	movs	r1, #100	; 0x64
 800701a:	fb01 f303 	mul.w	r3, r1, r3
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	011b      	lsls	r3, r3, #4
 8007022:	3332      	adds	r3, #50	; 0x32
 8007024:	4a09      	ldr	r2, [pc, #36]	; (800704c <UART_SetConfig+0x38c>)
 8007026:	fba2 2303 	umull	r2, r3, r2, r3
 800702a:	095b      	lsrs	r3, r3, #5
 800702c:	f003 020f 	and.w	r2, r3, #15
 8007030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4432      	add	r2, r6
 8007036:	609a      	str	r2, [r3, #8]
}
 8007038:	bf00      	nop
 800703a:	377c      	adds	r7, #124	; 0x7c
 800703c:	46bd      	mov	sp, r7
 800703e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007042:	bf00      	nop
 8007044:	40011000 	.word	0x40011000
 8007048:	40011400 	.word	0x40011400
 800704c:	51eb851f 	.word	0x51eb851f

08007050 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007050:	b480      	push	{r7}
 8007052:	b085      	sub	sp, #20
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800705a:	2300      	movs	r3, #0
 800705c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007068:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	4b20      	ldr	r3, [pc, #128]	; (80070f0 <FSMC_NORSRAM_Init+0xa0>)
 800706e:	4013      	ands	r3, r2
 8007070:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800707a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007080:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007086:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800708c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007092:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007098:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800709e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80070a4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80070aa:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 80070b0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80070b6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80070bc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	2b08      	cmp	r3, #8
 80070ca:	d103      	bne.n	80070d4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070d2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	68f9      	ldr	r1, [r7, #12]
 80070dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	fff00080 	.word	0xfff00080

080070f4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	1c5a      	adds	r2, r3, #1
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800710e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007116:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007122:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800712a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007132:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	3b01      	subs	r3, #1
 800713a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800713c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	3b02      	subs	r3, #2
 8007144:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007146:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800714c:	4313      	orrs	r3, r2
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	4313      	orrs	r3, r2
 8007152:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	1c5a      	adds	r2, r3, #1
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6979      	ldr	r1, [r7, #20]
 800715c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	371c      	adds	r7, #28
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
	...

08007170 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007170:	b480      	push	{r7}
 8007172:	b087      	sub	sp, #28
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]
 800717c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007188:	d122      	bne.n	80071d0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007192:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	4b15      	ldr	r3, [pc, #84]	; (80071ec <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007198:	4013      	ands	r3, r2
 800719a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80071a6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80071ae:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80071b6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80071bc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80071be:	697a      	ldr	r2, [r7, #20]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	6979      	ldr	r1, [r7, #20]
 80071ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80071ce:	e005      	b.n	80071dc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80071d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	371c      	adds	r7, #28
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	cff00000 	.word	0xcff00000

080071f0 <atoi>:
 80071f0:	220a      	movs	r2, #10
 80071f2:	2100      	movs	r1, #0
 80071f4:	f000 b8ea 	b.w	80073cc <strtol>

080071f8 <__errno>:
 80071f8:	4b01      	ldr	r3, [pc, #4]	; (8007200 <__errno+0x8>)
 80071fa:	6818      	ldr	r0, [r3, #0]
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	20000014 	.word	0x20000014

08007204 <__libc_init_array>:
 8007204:	b570      	push	{r4, r5, r6, lr}
 8007206:	4d0d      	ldr	r5, [pc, #52]	; (800723c <__libc_init_array+0x38>)
 8007208:	4c0d      	ldr	r4, [pc, #52]	; (8007240 <__libc_init_array+0x3c>)
 800720a:	1b64      	subs	r4, r4, r5
 800720c:	10a4      	asrs	r4, r4, #2
 800720e:	2600      	movs	r6, #0
 8007210:	42a6      	cmp	r6, r4
 8007212:	d109      	bne.n	8007228 <__libc_init_array+0x24>
 8007214:	4d0b      	ldr	r5, [pc, #44]	; (8007244 <__libc_init_array+0x40>)
 8007216:	4c0c      	ldr	r4, [pc, #48]	; (8007248 <__libc_init_array+0x44>)
 8007218:	f000 fcf0 	bl	8007bfc <_init>
 800721c:	1b64      	subs	r4, r4, r5
 800721e:	10a4      	asrs	r4, r4, #2
 8007220:	2600      	movs	r6, #0
 8007222:	42a6      	cmp	r6, r4
 8007224:	d105      	bne.n	8007232 <__libc_init_array+0x2e>
 8007226:	bd70      	pop	{r4, r5, r6, pc}
 8007228:	f855 3b04 	ldr.w	r3, [r5], #4
 800722c:	4798      	blx	r3
 800722e:	3601      	adds	r6, #1
 8007230:	e7ee      	b.n	8007210 <__libc_init_array+0xc>
 8007232:	f855 3b04 	ldr.w	r3, [r5], #4
 8007236:	4798      	blx	r3
 8007238:	3601      	adds	r6, #1
 800723a:	e7f2      	b.n	8007222 <__libc_init_array+0x1e>
 800723c:	0800b0f4 	.word	0x0800b0f4
 8007240:	0800b0f4 	.word	0x0800b0f4
 8007244:	0800b0f4 	.word	0x0800b0f4
 8007248:	0800b0f8 	.word	0x0800b0f8

0800724c <memset>:
 800724c:	4402      	add	r2, r0
 800724e:	4603      	mov	r3, r0
 8007250:	4293      	cmp	r3, r2
 8007252:	d100      	bne.n	8007256 <memset+0xa>
 8007254:	4770      	bx	lr
 8007256:	f803 1b01 	strb.w	r1, [r3], #1
 800725a:	e7f9      	b.n	8007250 <memset+0x4>

0800725c <siprintf>:
 800725c:	b40e      	push	{r1, r2, r3}
 800725e:	b500      	push	{lr}
 8007260:	b09c      	sub	sp, #112	; 0x70
 8007262:	ab1d      	add	r3, sp, #116	; 0x74
 8007264:	9002      	str	r0, [sp, #8]
 8007266:	9006      	str	r0, [sp, #24]
 8007268:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800726c:	4809      	ldr	r0, [pc, #36]	; (8007294 <siprintf+0x38>)
 800726e:	9107      	str	r1, [sp, #28]
 8007270:	9104      	str	r1, [sp, #16]
 8007272:	4909      	ldr	r1, [pc, #36]	; (8007298 <siprintf+0x3c>)
 8007274:	f853 2b04 	ldr.w	r2, [r3], #4
 8007278:	9105      	str	r1, [sp, #20]
 800727a:	6800      	ldr	r0, [r0, #0]
 800727c:	9301      	str	r3, [sp, #4]
 800727e:	a902      	add	r1, sp, #8
 8007280:	f000 f90a 	bl	8007498 <_svfiprintf_r>
 8007284:	9b02      	ldr	r3, [sp, #8]
 8007286:	2200      	movs	r2, #0
 8007288:	701a      	strb	r2, [r3, #0]
 800728a:	b01c      	add	sp, #112	; 0x70
 800728c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007290:	b003      	add	sp, #12
 8007292:	4770      	bx	lr
 8007294:	20000014 	.word	0x20000014
 8007298:	ffff0208 	.word	0xffff0208

0800729c <strncpy>:
 800729c:	b510      	push	{r4, lr}
 800729e:	3901      	subs	r1, #1
 80072a0:	4603      	mov	r3, r0
 80072a2:	b132      	cbz	r2, 80072b2 <strncpy+0x16>
 80072a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80072a8:	f803 4b01 	strb.w	r4, [r3], #1
 80072ac:	3a01      	subs	r2, #1
 80072ae:	2c00      	cmp	r4, #0
 80072b0:	d1f7      	bne.n	80072a2 <strncpy+0x6>
 80072b2:	441a      	add	r2, r3
 80072b4:	2100      	movs	r1, #0
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d100      	bne.n	80072bc <strncpy+0x20>
 80072ba:	bd10      	pop	{r4, pc}
 80072bc:	f803 1b01 	strb.w	r1, [r3], #1
 80072c0:	e7f9      	b.n	80072b6 <strncpy+0x1a>
	...

080072c4 <_strtol_l.isra.0>:
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072ca:	d001      	beq.n	80072d0 <_strtol_l.isra.0+0xc>
 80072cc:	2b24      	cmp	r3, #36	; 0x24
 80072ce:	d906      	bls.n	80072de <_strtol_l.isra.0+0x1a>
 80072d0:	f7ff ff92 	bl	80071f8 <__errno>
 80072d4:	2316      	movs	r3, #22
 80072d6:	6003      	str	r3, [r0, #0]
 80072d8:	2000      	movs	r0, #0
 80072da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072de:	4f3a      	ldr	r7, [pc, #232]	; (80073c8 <_strtol_l.isra.0+0x104>)
 80072e0:	468e      	mov	lr, r1
 80072e2:	4676      	mov	r6, lr
 80072e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80072e8:	5de5      	ldrb	r5, [r4, r7]
 80072ea:	f015 0508 	ands.w	r5, r5, #8
 80072ee:	d1f8      	bne.n	80072e2 <_strtol_l.isra.0+0x1e>
 80072f0:	2c2d      	cmp	r4, #45	; 0x2d
 80072f2:	d134      	bne.n	800735e <_strtol_l.isra.0+0x9a>
 80072f4:	f89e 4000 	ldrb.w	r4, [lr]
 80072f8:	f04f 0801 	mov.w	r8, #1
 80072fc:	f106 0e02 	add.w	lr, r6, #2
 8007300:	2b00      	cmp	r3, #0
 8007302:	d05c      	beq.n	80073be <_strtol_l.isra.0+0xfa>
 8007304:	2b10      	cmp	r3, #16
 8007306:	d10c      	bne.n	8007322 <_strtol_l.isra.0+0x5e>
 8007308:	2c30      	cmp	r4, #48	; 0x30
 800730a:	d10a      	bne.n	8007322 <_strtol_l.isra.0+0x5e>
 800730c:	f89e 4000 	ldrb.w	r4, [lr]
 8007310:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007314:	2c58      	cmp	r4, #88	; 0x58
 8007316:	d14d      	bne.n	80073b4 <_strtol_l.isra.0+0xf0>
 8007318:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800731c:	2310      	movs	r3, #16
 800731e:	f10e 0e02 	add.w	lr, lr, #2
 8007322:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007326:	f10c 3cff 	add.w	ip, ip, #4294967295
 800732a:	2600      	movs	r6, #0
 800732c:	fbbc f9f3 	udiv	r9, ip, r3
 8007330:	4635      	mov	r5, r6
 8007332:	fb03 ca19 	mls	sl, r3, r9, ip
 8007336:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800733a:	2f09      	cmp	r7, #9
 800733c:	d818      	bhi.n	8007370 <_strtol_l.isra.0+0xac>
 800733e:	463c      	mov	r4, r7
 8007340:	42a3      	cmp	r3, r4
 8007342:	dd24      	ble.n	800738e <_strtol_l.isra.0+0xca>
 8007344:	2e00      	cmp	r6, #0
 8007346:	db1f      	blt.n	8007388 <_strtol_l.isra.0+0xc4>
 8007348:	45a9      	cmp	r9, r5
 800734a:	d31d      	bcc.n	8007388 <_strtol_l.isra.0+0xc4>
 800734c:	d101      	bne.n	8007352 <_strtol_l.isra.0+0x8e>
 800734e:	45a2      	cmp	sl, r4
 8007350:	db1a      	blt.n	8007388 <_strtol_l.isra.0+0xc4>
 8007352:	fb05 4503 	mla	r5, r5, r3, r4
 8007356:	2601      	movs	r6, #1
 8007358:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800735c:	e7eb      	b.n	8007336 <_strtol_l.isra.0+0x72>
 800735e:	2c2b      	cmp	r4, #43	; 0x2b
 8007360:	bf08      	it	eq
 8007362:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007366:	46a8      	mov	r8, r5
 8007368:	bf08      	it	eq
 800736a:	f106 0e02 	addeq.w	lr, r6, #2
 800736e:	e7c7      	b.n	8007300 <_strtol_l.isra.0+0x3c>
 8007370:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007374:	2f19      	cmp	r7, #25
 8007376:	d801      	bhi.n	800737c <_strtol_l.isra.0+0xb8>
 8007378:	3c37      	subs	r4, #55	; 0x37
 800737a:	e7e1      	b.n	8007340 <_strtol_l.isra.0+0x7c>
 800737c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007380:	2f19      	cmp	r7, #25
 8007382:	d804      	bhi.n	800738e <_strtol_l.isra.0+0xca>
 8007384:	3c57      	subs	r4, #87	; 0x57
 8007386:	e7db      	b.n	8007340 <_strtol_l.isra.0+0x7c>
 8007388:	f04f 36ff 	mov.w	r6, #4294967295
 800738c:	e7e4      	b.n	8007358 <_strtol_l.isra.0+0x94>
 800738e:	2e00      	cmp	r6, #0
 8007390:	da05      	bge.n	800739e <_strtol_l.isra.0+0xda>
 8007392:	2322      	movs	r3, #34	; 0x22
 8007394:	6003      	str	r3, [r0, #0]
 8007396:	4665      	mov	r5, ip
 8007398:	b942      	cbnz	r2, 80073ac <_strtol_l.isra.0+0xe8>
 800739a:	4628      	mov	r0, r5
 800739c:	e79d      	b.n	80072da <_strtol_l.isra.0+0x16>
 800739e:	f1b8 0f00 	cmp.w	r8, #0
 80073a2:	d000      	beq.n	80073a6 <_strtol_l.isra.0+0xe2>
 80073a4:	426d      	negs	r5, r5
 80073a6:	2a00      	cmp	r2, #0
 80073a8:	d0f7      	beq.n	800739a <_strtol_l.isra.0+0xd6>
 80073aa:	b10e      	cbz	r6, 80073b0 <_strtol_l.isra.0+0xec>
 80073ac:	f10e 31ff 	add.w	r1, lr, #4294967295
 80073b0:	6011      	str	r1, [r2, #0]
 80073b2:	e7f2      	b.n	800739a <_strtol_l.isra.0+0xd6>
 80073b4:	2430      	movs	r4, #48	; 0x30
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1b3      	bne.n	8007322 <_strtol_l.isra.0+0x5e>
 80073ba:	2308      	movs	r3, #8
 80073bc:	e7b1      	b.n	8007322 <_strtol_l.isra.0+0x5e>
 80073be:	2c30      	cmp	r4, #48	; 0x30
 80073c0:	d0a4      	beq.n	800730c <_strtol_l.isra.0+0x48>
 80073c2:	230a      	movs	r3, #10
 80073c4:	e7ad      	b.n	8007322 <_strtol_l.isra.0+0x5e>
 80073c6:	bf00      	nop
 80073c8:	0800afb9 	.word	0x0800afb9

080073cc <strtol>:
 80073cc:	4613      	mov	r3, r2
 80073ce:	460a      	mov	r2, r1
 80073d0:	4601      	mov	r1, r0
 80073d2:	4802      	ldr	r0, [pc, #8]	; (80073dc <strtol+0x10>)
 80073d4:	6800      	ldr	r0, [r0, #0]
 80073d6:	f7ff bf75 	b.w	80072c4 <_strtol_l.isra.0>
 80073da:	bf00      	nop
 80073dc:	20000014 	.word	0x20000014

080073e0 <__ssputs_r>:
 80073e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e4:	688e      	ldr	r6, [r1, #8]
 80073e6:	429e      	cmp	r6, r3
 80073e8:	4682      	mov	sl, r0
 80073ea:	460c      	mov	r4, r1
 80073ec:	4690      	mov	r8, r2
 80073ee:	461f      	mov	r7, r3
 80073f0:	d838      	bhi.n	8007464 <__ssputs_r+0x84>
 80073f2:	898a      	ldrh	r2, [r1, #12]
 80073f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073f8:	d032      	beq.n	8007460 <__ssputs_r+0x80>
 80073fa:	6825      	ldr	r5, [r4, #0]
 80073fc:	6909      	ldr	r1, [r1, #16]
 80073fe:	eba5 0901 	sub.w	r9, r5, r1
 8007402:	6965      	ldr	r5, [r4, #20]
 8007404:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007408:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800740c:	3301      	adds	r3, #1
 800740e:	444b      	add	r3, r9
 8007410:	106d      	asrs	r5, r5, #1
 8007412:	429d      	cmp	r5, r3
 8007414:	bf38      	it	cc
 8007416:	461d      	movcc	r5, r3
 8007418:	0553      	lsls	r3, r2, #21
 800741a:	d531      	bpl.n	8007480 <__ssputs_r+0xa0>
 800741c:	4629      	mov	r1, r5
 800741e:	f000 fb47 	bl	8007ab0 <_malloc_r>
 8007422:	4606      	mov	r6, r0
 8007424:	b950      	cbnz	r0, 800743c <__ssputs_r+0x5c>
 8007426:	230c      	movs	r3, #12
 8007428:	f8ca 3000 	str.w	r3, [sl]
 800742c:	89a3      	ldrh	r3, [r4, #12]
 800742e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007432:	81a3      	strh	r3, [r4, #12]
 8007434:	f04f 30ff 	mov.w	r0, #4294967295
 8007438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800743c:	6921      	ldr	r1, [r4, #16]
 800743e:	464a      	mov	r2, r9
 8007440:	f000 fabe 	bl	80079c0 <memcpy>
 8007444:	89a3      	ldrh	r3, [r4, #12]
 8007446:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800744a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800744e:	81a3      	strh	r3, [r4, #12]
 8007450:	6126      	str	r6, [r4, #16]
 8007452:	6165      	str	r5, [r4, #20]
 8007454:	444e      	add	r6, r9
 8007456:	eba5 0509 	sub.w	r5, r5, r9
 800745a:	6026      	str	r6, [r4, #0]
 800745c:	60a5      	str	r5, [r4, #8]
 800745e:	463e      	mov	r6, r7
 8007460:	42be      	cmp	r6, r7
 8007462:	d900      	bls.n	8007466 <__ssputs_r+0x86>
 8007464:	463e      	mov	r6, r7
 8007466:	4632      	mov	r2, r6
 8007468:	6820      	ldr	r0, [r4, #0]
 800746a:	4641      	mov	r1, r8
 800746c:	f000 fab6 	bl	80079dc <memmove>
 8007470:	68a3      	ldr	r3, [r4, #8]
 8007472:	6822      	ldr	r2, [r4, #0]
 8007474:	1b9b      	subs	r3, r3, r6
 8007476:	4432      	add	r2, r6
 8007478:	60a3      	str	r3, [r4, #8]
 800747a:	6022      	str	r2, [r4, #0]
 800747c:	2000      	movs	r0, #0
 800747e:	e7db      	b.n	8007438 <__ssputs_r+0x58>
 8007480:	462a      	mov	r2, r5
 8007482:	f000 fb6f 	bl	8007b64 <_realloc_r>
 8007486:	4606      	mov	r6, r0
 8007488:	2800      	cmp	r0, #0
 800748a:	d1e1      	bne.n	8007450 <__ssputs_r+0x70>
 800748c:	6921      	ldr	r1, [r4, #16]
 800748e:	4650      	mov	r0, sl
 8007490:	f000 fabe 	bl	8007a10 <_free_r>
 8007494:	e7c7      	b.n	8007426 <__ssputs_r+0x46>
	...

08007498 <_svfiprintf_r>:
 8007498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800749c:	4698      	mov	r8, r3
 800749e:	898b      	ldrh	r3, [r1, #12]
 80074a0:	061b      	lsls	r3, r3, #24
 80074a2:	b09d      	sub	sp, #116	; 0x74
 80074a4:	4607      	mov	r7, r0
 80074a6:	460d      	mov	r5, r1
 80074a8:	4614      	mov	r4, r2
 80074aa:	d50e      	bpl.n	80074ca <_svfiprintf_r+0x32>
 80074ac:	690b      	ldr	r3, [r1, #16]
 80074ae:	b963      	cbnz	r3, 80074ca <_svfiprintf_r+0x32>
 80074b0:	2140      	movs	r1, #64	; 0x40
 80074b2:	f000 fafd 	bl	8007ab0 <_malloc_r>
 80074b6:	6028      	str	r0, [r5, #0]
 80074b8:	6128      	str	r0, [r5, #16]
 80074ba:	b920      	cbnz	r0, 80074c6 <_svfiprintf_r+0x2e>
 80074bc:	230c      	movs	r3, #12
 80074be:	603b      	str	r3, [r7, #0]
 80074c0:	f04f 30ff 	mov.w	r0, #4294967295
 80074c4:	e0d1      	b.n	800766a <_svfiprintf_r+0x1d2>
 80074c6:	2340      	movs	r3, #64	; 0x40
 80074c8:	616b      	str	r3, [r5, #20]
 80074ca:	2300      	movs	r3, #0
 80074cc:	9309      	str	r3, [sp, #36]	; 0x24
 80074ce:	2320      	movs	r3, #32
 80074d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80074d8:	2330      	movs	r3, #48	; 0x30
 80074da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007684 <_svfiprintf_r+0x1ec>
 80074de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074e2:	f04f 0901 	mov.w	r9, #1
 80074e6:	4623      	mov	r3, r4
 80074e8:	469a      	mov	sl, r3
 80074ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074ee:	b10a      	cbz	r2, 80074f4 <_svfiprintf_r+0x5c>
 80074f0:	2a25      	cmp	r2, #37	; 0x25
 80074f2:	d1f9      	bne.n	80074e8 <_svfiprintf_r+0x50>
 80074f4:	ebba 0b04 	subs.w	fp, sl, r4
 80074f8:	d00b      	beq.n	8007512 <_svfiprintf_r+0x7a>
 80074fa:	465b      	mov	r3, fp
 80074fc:	4622      	mov	r2, r4
 80074fe:	4629      	mov	r1, r5
 8007500:	4638      	mov	r0, r7
 8007502:	f7ff ff6d 	bl	80073e0 <__ssputs_r>
 8007506:	3001      	adds	r0, #1
 8007508:	f000 80aa 	beq.w	8007660 <_svfiprintf_r+0x1c8>
 800750c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800750e:	445a      	add	r2, fp
 8007510:	9209      	str	r2, [sp, #36]	; 0x24
 8007512:	f89a 3000 	ldrb.w	r3, [sl]
 8007516:	2b00      	cmp	r3, #0
 8007518:	f000 80a2 	beq.w	8007660 <_svfiprintf_r+0x1c8>
 800751c:	2300      	movs	r3, #0
 800751e:	f04f 32ff 	mov.w	r2, #4294967295
 8007522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007526:	f10a 0a01 	add.w	sl, sl, #1
 800752a:	9304      	str	r3, [sp, #16]
 800752c:	9307      	str	r3, [sp, #28]
 800752e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007532:	931a      	str	r3, [sp, #104]	; 0x68
 8007534:	4654      	mov	r4, sl
 8007536:	2205      	movs	r2, #5
 8007538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800753c:	4851      	ldr	r0, [pc, #324]	; (8007684 <_svfiprintf_r+0x1ec>)
 800753e:	f7f8 fe4f 	bl	80001e0 <memchr>
 8007542:	9a04      	ldr	r2, [sp, #16]
 8007544:	b9d8      	cbnz	r0, 800757e <_svfiprintf_r+0xe6>
 8007546:	06d0      	lsls	r0, r2, #27
 8007548:	bf44      	itt	mi
 800754a:	2320      	movmi	r3, #32
 800754c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007550:	0711      	lsls	r1, r2, #28
 8007552:	bf44      	itt	mi
 8007554:	232b      	movmi	r3, #43	; 0x2b
 8007556:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800755a:	f89a 3000 	ldrb.w	r3, [sl]
 800755e:	2b2a      	cmp	r3, #42	; 0x2a
 8007560:	d015      	beq.n	800758e <_svfiprintf_r+0xf6>
 8007562:	9a07      	ldr	r2, [sp, #28]
 8007564:	4654      	mov	r4, sl
 8007566:	2000      	movs	r0, #0
 8007568:	f04f 0c0a 	mov.w	ip, #10
 800756c:	4621      	mov	r1, r4
 800756e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007572:	3b30      	subs	r3, #48	; 0x30
 8007574:	2b09      	cmp	r3, #9
 8007576:	d94e      	bls.n	8007616 <_svfiprintf_r+0x17e>
 8007578:	b1b0      	cbz	r0, 80075a8 <_svfiprintf_r+0x110>
 800757a:	9207      	str	r2, [sp, #28]
 800757c:	e014      	b.n	80075a8 <_svfiprintf_r+0x110>
 800757e:	eba0 0308 	sub.w	r3, r0, r8
 8007582:	fa09 f303 	lsl.w	r3, r9, r3
 8007586:	4313      	orrs	r3, r2
 8007588:	9304      	str	r3, [sp, #16]
 800758a:	46a2      	mov	sl, r4
 800758c:	e7d2      	b.n	8007534 <_svfiprintf_r+0x9c>
 800758e:	9b03      	ldr	r3, [sp, #12]
 8007590:	1d19      	adds	r1, r3, #4
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	9103      	str	r1, [sp, #12]
 8007596:	2b00      	cmp	r3, #0
 8007598:	bfbb      	ittet	lt
 800759a:	425b      	neglt	r3, r3
 800759c:	f042 0202 	orrlt.w	r2, r2, #2
 80075a0:	9307      	strge	r3, [sp, #28]
 80075a2:	9307      	strlt	r3, [sp, #28]
 80075a4:	bfb8      	it	lt
 80075a6:	9204      	strlt	r2, [sp, #16]
 80075a8:	7823      	ldrb	r3, [r4, #0]
 80075aa:	2b2e      	cmp	r3, #46	; 0x2e
 80075ac:	d10c      	bne.n	80075c8 <_svfiprintf_r+0x130>
 80075ae:	7863      	ldrb	r3, [r4, #1]
 80075b0:	2b2a      	cmp	r3, #42	; 0x2a
 80075b2:	d135      	bne.n	8007620 <_svfiprintf_r+0x188>
 80075b4:	9b03      	ldr	r3, [sp, #12]
 80075b6:	1d1a      	adds	r2, r3, #4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	9203      	str	r2, [sp, #12]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	bfb8      	it	lt
 80075c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80075c4:	3402      	adds	r4, #2
 80075c6:	9305      	str	r3, [sp, #20]
 80075c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007694 <_svfiprintf_r+0x1fc>
 80075cc:	7821      	ldrb	r1, [r4, #0]
 80075ce:	2203      	movs	r2, #3
 80075d0:	4650      	mov	r0, sl
 80075d2:	f7f8 fe05 	bl	80001e0 <memchr>
 80075d6:	b140      	cbz	r0, 80075ea <_svfiprintf_r+0x152>
 80075d8:	2340      	movs	r3, #64	; 0x40
 80075da:	eba0 000a 	sub.w	r0, r0, sl
 80075de:	fa03 f000 	lsl.w	r0, r3, r0
 80075e2:	9b04      	ldr	r3, [sp, #16]
 80075e4:	4303      	orrs	r3, r0
 80075e6:	3401      	adds	r4, #1
 80075e8:	9304      	str	r3, [sp, #16]
 80075ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075ee:	4826      	ldr	r0, [pc, #152]	; (8007688 <_svfiprintf_r+0x1f0>)
 80075f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075f4:	2206      	movs	r2, #6
 80075f6:	f7f8 fdf3 	bl	80001e0 <memchr>
 80075fa:	2800      	cmp	r0, #0
 80075fc:	d038      	beq.n	8007670 <_svfiprintf_r+0x1d8>
 80075fe:	4b23      	ldr	r3, [pc, #140]	; (800768c <_svfiprintf_r+0x1f4>)
 8007600:	bb1b      	cbnz	r3, 800764a <_svfiprintf_r+0x1b2>
 8007602:	9b03      	ldr	r3, [sp, #12]
 8007604:	3307      	adds	r3, #7
 8007606:	f023 0307 	bic.w	r3, r3, #7
 800760a:	3308      	adds	r3, #8
 800760c:	9303      	str	r3, [sp, #12]
 800760e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007610:	4433      	add	r3, r6
 8007612:	9309      	str	r3, [sp, #36]	; 0x24
 8007614:	e767      	b.n	80074e6 <_svfiprintf_r+0x4e>
 8007616:	fb0c 3202 	mla	r2, ip, r2, r3
 800761a:	460c      	mov	r4, r1
 800761c:	2001      	movs	r0, #1
 800761e:	e7a5      	b.n	800756c <_svfiprintf_r+0xd4>
 8007620:	2300      	movs	r3, #0
 8007622:	3401      	adds	r4, #1
 8007624:	9305      	str	r3, [sp, #20]
 8007626:	4619      	mov	r1, r3
 8007628:	f04f 0c0a 	mov.w	ip, #10
 800762c:	4620      	mov	r0, r4
 800762e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007632:	3a30      	subs	r2, #48	; 0x30
 8007634:	2a09      	cmp	r2, #9
 8007636:	d903      	bls.n	8007640 <_svfiprintf_r+0x1a8>
 8007638:	2b00      	cmp	r3, #0
 800763a:	d0c5      	beq.n	80075c8 <_svfiprintf_r+0x130>
 800763c:	9105      	str	r1, [sp, #20]
 800763e:	e7c3      	b.n	80075c8 <_svfiprintf_r+0x130>
 8007640:	fb0c 2101 	mla	r1, ip, r1, r2
 8007644:	4604      	mov	r4, r0
 8007646:	2301      	movs	r3, #1
 8007648:	e7f0      	b.n	800762c <_svfiprintf_r+0x194>
 800764a:	ab03      	add	r3, sp, #12
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	462a      	mov	r2, r5
 8007650:	4b0f      	ldr	r3, [pc, #60]	; (8007690 <_svfiprintf_r+0x1f8>)
 8007652:	a904      	add	r1, sp, #16
 8007654:	4638      	mov	r0, r7
 8007656:	f3af 8000 	nop.w
 800765a:	1c42      	adds	r2, r0, #1
 800765c:	4606      	mov	r6, r0
 800765e:	d1d6      	bne.n	800760e <_svfiprintf_r+0x176>
 8007660:	89ab      	ldrh	r3, [r5, #12]
 8007662:	065b      	lsls	r3, r3, #25
 8007664:	f53f af2c 	bmi.w	80074c0 <_svfiprintf_r+0x28>
 8007668:	9809      	ldr	r0, [sp, #36]	; 0x24
 800766a:	b01d      	add	sp, #116	; 0x74
 800766c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007670:	ab03      	add	r3, sp, #12
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	462a      	mov	r2, r5
 8007676:	4b06      	ldr	r3, [pc, #24]	; (8007690 <_svfiprintf_r+0x1f8>)
 8007678:	a904      	add	r1, sp, #16
 800767a:	4638      	mov	r0, r7
 800767c:	f000 f87a 	bl	8007774 <_printf_i>
 8007680:	e7eb      	b.n	800765a <_svfiprintf_r+0x1c2>
 8007682:	bf00      	nop
 8007684:	0800b0b9 	.word	0x0800b0b9
 8007688:	0800b0c3 	.word	0x0800b0c3
 800768c:	00000000 	.word	0x00000000
 8007690:	080073e1 	.word	0x080073e1
 8007694:	0800b0bf 	.word	0x0800b0bf

08007698 <_printf_common>:
 8007698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800769c:	4616      	mov	r6, r2
 800769e:	4699      	mov	r9, r3
 80076a0:	688a      	ldr	r2, [r1, #8]
 80076a2:	690b      	ldr	r3, [r1, #16]
 80076a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076a8:	4293      	cmp	r3, r2
 80076aa:	bfb8      	it	lt
 80076ac:	4613      	movlt	r3, r2
 80076ae:	6033      	str	r3, [r6, #0]
 80076b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076b4:	4607      	mov	r7, r0
 80076b6:	460c      	mov	r4, r1
 80076b8:	b10a      	cbz	r2, 80076be <_printf_common+0x26>
 80076ba:	3301      	adds	r3, #1
 80076bc:	6033      	str	r3, [r6, #0]
 80076be:	6823      	ldr	r3, [r4, #0]
 80076c0:	0699      	lsls	r1, r3, #26
 80076c2:	bf42      	ittt	mi
 80076c4:	6833      	ldrmi	r3, [r6, #0]
 80076c6:	3302      	addmi	r3, #2
 80076c8:	6033      	strmi	r3, [r6, #0]
 80076ca:	6825      	ldr	r5, [r4, #0]
 80076cc:	f015 0506 	ands.w	r5, r5, #6
 80076d0:	d106      	bne.n	80076e0 <_printf_common+0x48>
 80076d2:	f104 0a19 	add.w	sl, r4, #25
 80076d6:	68e3      	ldr	r3, [r4, #12]
 80076d8:	6832      	ldr	r2, [r6, #0]
 80076da:	1a9b      	subs	r3, r3, r2
 80076dc:	42ab      	cmp	r3, r5
 80076de:	dc26      	bgt.n	800772e <_printf_common+0x96>
 80076e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076e4:	1e13      	subs	r3, r2, #0
 80076e6:	6822      	ldr	r2, [r4, #0]
 80076e8:	bf18      	it	ne
 80076ea:	2301      	movne	r3, #1
 80076ec:	0692      	lsls	r2, r2, #26
 80076ee:	d42b      	bmi.n	8007748 <_printf_common+0xb0>
 80076f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076f4:	4649      	mov	r1, r9
 80076f6:	4638      	mov	r0, r7
 80076f8:	47c0      	blx	r8
 80076fa:	3001      	adds	r0, #1
 80076fc:	d01e      	beq.n	800773c <_printf_common+0xa4>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	68e5      	ldr	r5, [r4, #12]
 8007702:	6832      	ldr	r2, [r6, #0]
 8007704:	f003 0306 	and.w	r3, r3, #6
 8007708:	2b04      	cmp	r3, #4
 800770a:	bf08      	it	eq
 800770c:	1aad      	subeq	r5, r5, r2
 800770e:	68a3      	ldr	r3, [r4, #8]
 8007710:	6922      	ldr	r2, [r4, #16]
 8007712:	bf0c      	ite	eq
 8007714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007718:	2500      	movne	r5, #0
 800771a:	4293      	cmp	r3, r2
 800771c:	bfc4      	itt	gt
 800771e:	1a9b      	subgt	r3, r3, r2
 8007720:	18ed      	addgt	r5, r5, r3
 8007722:	2600      	movs	r6, #0
 8007724:	341a      	adds	r4, #26
 8007726:	42b5      	cmp	r5, r6
 8007728:	d11a      	bne.n	8007760 <_printf_common+0xc8>
 800772a:	2000      	movs	r0, #0
 800772c:	e008      	b.n	8007740 <_printf_common+0xa8>
 800772e:	2301      	movs	r3, #1
 8007730:	4652      	mov	r2, sl
 8007732:	4649      	mov	r1, r9
 8007734:	4638      	mov	r0, r7
 8007736:	47c0      	blx	r8
 8007738:	3001      	adds	r0, #1
 800773a:	d103      	bne.n	8007744 <_printf_common+0xac>
 800773c:	f04f 30ff 	mov.w	r0, #4294967295
 8007740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007744:	3501      	adds	r5, #1
 8007746:	e7c6      	b.n	80076d6 <_printf_common+0x3e>
 8007748:	18e1      	adds	r1, r4, r3
 800774a:	1c5a      	adds	r2, r3, #1
 800774c:	2030      	movs	r0, #48	; 0x30
 800774e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007752:	4422      	add	r2, r4
 8007754:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007758:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800775c:	3302      	adds	r3, #2
 800775e:	e7c7      	b.n	80076f0 <_printf_common+0x58>
 8007760:	2301      	movs	r3, #1
 8007762:	4622      	mov	r2, r4
 8007764:	4649      	mov	r1, r9
 8007766:	4638      	mov	r0, r7
 8007768:	47c0      	blx	r8
 800776a:	3001      	adds	r0, #1
 800776c:	d0e6      	beq.n	800773c <_printf_common+0xa4>
 800776e:	3601      	adds	r6, #1
 8007770:	e7d9      	b.n	8007726 <_printf_common+0x8e>
	...

08007774 <_printf_i>:
 8007774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007778:	460c      	mov	r4, r1
 800777a:	4691      	mov	r9, r2
 800777c:	7e27      	ldrb	r7, [r4, #24]
 800777e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007780:	2f78      	cmp	r7, #120	; 0x78
 8007782:	4680      	mov	r8, r0
 8007784:	469a      	mov	sl, r3
 8007786:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800778a:	d807      	bhi.n	800779c <_printf_i+0x28>
 800778c:	2f62      	cmp	r7, #98	; 0x62
 800778e:	d80a      	bhi.n	80077a6 <_printf_i+0x32>
 8007790:	2f00      	cmp	r7, #0
 8007792:	f000 80d8 	beq.w	8007946 <_printf_i+0x1d2>
 8007796:	2f58      	cmp	r7, #88	; 0x58
 8007798:	f000 80a3 	beq.w	80078e2 <_printf_i+0x16e>
 800779c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80077a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077a4:	e03a      	b.n	800781c <_printf_i+0xa8>
 80077a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077aa:	2b15      	cmp	r3, #21
 80077ac:	d8f6      	bhi.n	800779c <_printf_i+0x28>
 80077ae:	a001      	add	r0, pc, #4	; (adr r0, 80077b4 <_printf_i+0x40>)
 80077b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80077b4:	0800780d 	.word	0x0800780d
 80077b8:	08007821 	.word	0x08007821
 80077bc:	0800779d 	.word	0x0800779d
 80077c0:	0800779d 	.word	0x0800779d
 80077c4:	0800779d 	.word	0x0800779d
 80077c8:	0800779d 	.word	0x0800779d
 80077cc:	08007821 	.word	0x08007821
 80077d0:	0800779d 	.word	0x0800779d
 80077d4:	0800779d 	.word	0x0800779d
 80077d8:	0800779d 	.word	0x0800779d
 80077dc:	0800779d 	.word	0x0800779d
 80077e0:	0800792d 	.word	0x0800792d
 80077e4:	08007851 	.word	0x08007851
 80077e8:	0800790f 	.word	0x0800790f
 80077ec:	0800779d 	.word	0x0800779d
 80077f0:	0800779d 	.word	0x0800779d
 80077f4:	0800794f 	.word	0x0800794f
 80077f8:	0800779d 	.word	0x0800779d
 80077fc:	08007851 	.word	0x08007851
 8007800:	0800779d 	.word	0x0800779d
 8007804:	0800779d 	.word	0x0800779d
 8007808:	08007917 	.word	0x08007917
 800780c:	680b      	ldr	r3, [r1, #0]
 800780e:	1d1a      	adds	r2, r3, #4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	600a      	str	r2, [r1, #0]
 8007814:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800781c:	2301      	movs	r3, #1
 800781e:	e0a3      	b.n	8007968 <_printf_i+0x1f4>
 8007820:	6825      	ldr	r5, [r4, #0]
 8007822:	6808      	ldr	r0, [r1, #0]
 8007824:	062e      	lsls	r6, r5, #24
 8007826:	f100 0304 	add.w	r3, r0, #4
 800782a:	d50a      	bpl.n	8007842 <_printf_i+0xce>
 800782c:	6805      	ldr	r5, [r0, #0]
 800782e:	600b      	str	r3, [r1, #0]
 8007830:	2d00      	cmp	r5, #0
 8007832:	da03      	bge.n	800783c <_printf_i+0xc8>
 8007834:	232d      	movs	r3, #45	; 0x2d
 8007836:	426d      	negs	r5, r5
 8007838:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800783c:	485e      	ldr	r0, [pc, #376]	; (80079b8 <_printf_i+0x244>)
 800783e:	230a      	movs	r3, #10
 8007840:	e019      	b.n	8007876 <_printf_i+0x102>
 8007842:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007846:	6805      	ldr	r5, [r0, #0]
 8007848:	600b      	str	r3, [r1, #0]
 800784a:	bf18      	it	ne
 800784c:	b22d      	sxthne	r5, r5
 800784e:	e7ef      	b.n	8007830 <_printf_i+0xbc>
 8007850:	680b      	ldr	r3, [r1, #0]
 8007852:	6825      	ldr	r5, [r4, #0]
 8007854:	1d18      	adds	r0, r3, #4
 8007856:	6008      	str	r0, [r1, #0]
 8007858:	0628      	lsls	r0, r5, #24
 800785a:	d501      	bpl.n	8007860 <_printf_i+0xec>
 800785c:	681d      	ldr	r5, [r3, #0]
 800785e:	e002      	b.n	8007866 <_printf_i+0xf2>
 8007860:	0669      	lsls	r1, r5, #25
 8007862:	d5fb      	bpl.n	800785c <_printf_i+0xe8>
 8007864:	881d      	ldrh	r5, [r3, #0]
 8007866:	4854      	ldr	r0, [pc, #336]	; (80079b8 <_printf_i+0x244>)
 8007868:	2f6f      	cmp	r7, #111	; 0x6f
 800786a:	bf0c      	ite	eq
 800786c:	2308      	moveq	r3, #8
 800786e:	230a      	movne	r3, #10
 8007870:	2100      	movs	r1, #0
 8007872:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007876:	6866      	ldr	r6, [r4, #4]
 8007878:	60a6      	str	r6, [r4, #8]
 800787a:	2e00      	cmp	r6, #0
 800787c:	bfa2      	ittt	ge
 800787e:	6821      	ldrge	r1, [r4, #0]
 8007880:	f021 0104 	bicge.w	r1, r1, #4
 8007884:	6021      	strge	r1, [r4, #0]
 8007886:	b90d      	cbnz	r5, 800788c <_printf_i+0x118>
 8007888:	2e00      	cmp	r6, #0
 800788a:	d04d      	beq.n	8007928 <_printf_i+0x1b4>
 800788c:	4616      	mov	r6, r2
 800788e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007892:	fb03 5711 	mls	r7, r3, r1, r5
 8007896:	5dc7      	ldrb	r7, [r0, r7]
 8007898:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800789c:	462f      	mov	r7, r5
 800789e:	42bb      	cmp	r3, r7
 80078a0:	460d      	mov	r5, r1
 80078a2:	d9f4      	bls.n	800788e <_printf_i+0x11a>
 80078a4:	2b08      	cmp	r3, #8
 80078a6:	d10b      	bne.n	80078c0 <_printf_i+0x14c>
 80078a8:	6823      	ldr	r3, [r4, #0]
 80078aa:	07df      	lsls	r7, r3, #31
 80078ac:	d508      	bpl.n	80078c0 <_printf_i+0x14c>
 80078ae:	6923      	ldr	r3, [r4, #16]
 80078b0:	6861      	ldr	r1, [r4, #4]
 80078b2:	4299      	cmp	r1, r3
 80078b4:	bfde      	ittt	le
 80078b6:	2330      	movle	r3, #48	; 0x30
 80078b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078c0:	1b92      	subs	r2, r2, r6
 80078c2:	6122      	str	r2, [r4, #16]
 80078c4:	f8cd a000 	str.w	sl, [sp]
 80078c8:	464b      	mov	r3, r9
 80078ca:	aa03      	add	r2, sp, #12
 80078cc:	4621      	mov	r1, r4
 80078ce:	4640      	mov	r0, r8
 80078d0:	f7ff fee2 	bl	8007698 <_printf_common>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d14c      	bne.n	8007972 <_printf_i+0x1fe>
 80078d8:	f04f 30ff 	mov.w	r0, #4294967295
 80078dc:	b004      	add	sp, #16
 80078de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e2:	4835      	ldr	r0, [pc, #212]	; (80079b8 <_printf_i+0x244>)
 80078e4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80078e8:	6823      	ldr	r3, [r4, #0]
 80078ea:	680e      	ldr	r6, [r1, #0]
 80078ec:	061f      	lsls	r7, r3, #24
 80078ee:	f856 5b04 	ldr.w	r5, [r6], #4
 80078f2:	600e      	str	r6, [r1, #0]
 80078f4:	d514      	bpl.n	8007920 <_printf_i+0x1ac>
 80078f6:	07d9      	lsls	r1, r3, #31
 80078f8:	bf44      	itt	mi
 80078fa:	f043 0320 	orrmi.w	r3, r3, #32
 80078fe:	6023      	strmi	r3, [r4, #0]
 8007900:	b91d      	cbnz	r5, 800790a <_printf_i+0x196>
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	f023 0320 	bic.w	r3, r3, #32
 8007908:	6023      	str	r3, [r4, #0]
 800790a:	2310      	movs	r3, #16
 800790c:	e7b0      	b.n	8007870 <_printf_i+0xfc>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	f043 0320 	orr.w	r3, r3, #32
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	2378      	movs	r3, #120	; 0x78
 8007918:	4828      	ldr	r0, [pc, #160]	; (80079bc <_printf_i+0x248>)
 800791a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800791e:	e7e3      	b.n	80078e8 <_printf_i+0x174>
 8007920:	065e      	lsls	r6, r3, #25
 8007922:	bf48      	it	mi
 8007924:	b2ad      	uxthmi	r5, r5
 8007926:	e7e6      	b.n	80078f6 <_printf_i+0x182>
 8007928:	4616      	mov	r6, r2
 800792a:	e7bb      	b.n	80078a4 <_printf_i+0x130>
 800792c:	680b      	ldr	r3, [r1, #0]
 800792e:	6826      	ldr	r6, [r4, #0]
 8007930:	6960      	ldr	r0, [r4, #20]
 8007932:	1d1d      	adds	r5, r3, #4
 8007934:	600d      	str	r5, [r1, #0]
 8007936:	0635      	lsls	r5, r6, #24
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	d501      	bpl.n	8007940 <_printf_i+0x1cc>
 800793c:	6018      	str	r0, [r3, #0]
 800793e:	e002      	b.n	8007946 <_printf_i+0x1d2>
 8007940:	0671      	lsls	r1, r6, #25
 8007942:	d5fb      	bpl.n	800793c <_printf_i+0x1c8>
 8007944:	8018      	strh	r0, [r3, #0]
 8007946:	2300      	movs	r3, #0
 8007948:	6123      	str	r3, [r4, #16]
 800794a:	4616      	mov	r6, r2
 800794c:	e7ba      	b.n	80078c4 <_printf_i+0x150>
 800794e:	680b      	ldr	r3, [r1, #0]
 8007950:	1d1a      	adds	r2, r3, #4
 8007952:	600a      	str	r2, [r1, #0]
 8007954:	681e      	ldr	r6, [r3, #0]
 8007956:	6862      	ldr	r2, [r4, #4]
 8007958:	2100      	movs	r1, #0
 800795a:	4630      	mov	r0, r6
 800795c:	f7f8 fc40 	bl	80001e0 <memchr>
 8007960:	b108      	cbz	r0, 8007966 <_printf_i+0x1f2>
 8007962:	1b80      	subs	r0, r0, r6
 8007964:	6060      	str	r0, [r4, #4]
 8007966:	6863      	ldr	r3, [r4, #4]
 8007968:	6123      	str	r3, [r4, #16]
 800796a:	2300      	movs	r3, #0
 800796c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007970:	e7a8      	b.n	80078c4 <_printf_i+0x150>
 8007972:	6923      	ldr	r3, [r4, #16]
 8007974:	4632      	mov	r2, r6
 8007976:	4649      	mov	r1, r9
 8007978:	4640      	mov	r0, r8
 800797a:	47d0      	blx	sl
 800797c:	3001      	adds	r0, #1
 800797e:	d0ab      	beq.n	80078d8 <_printf_i+0x164>
 8007980:	6823      	ldr	r3, [r4, #0]
 8007982:	079b      	lsls	r3, r3, #30
 8007984:	d413      	bmi.n	80079ae <_printf_i+0x23a>
 8007986:	68e0      	ldr	r0, [r4, #12]
 8007988:	9b03      	ldr	r3, [sp, #12]
 800798a:	4298      	cmp	r0, r3
 800798c:	bfb8      	it	lt
 800798e:	4618      	movlt	r0, r3
 8007990:	e7a4      	b.n	80078dc <_printf_i+0x168>
 8007992:	2301      	movs	r3, #1
 8007994:	4632      	mov	r2, r6
 8007996:	4649      	mov	r1, r9
 8007998:	4640      	mov	r0, r8
 800799a:	47d0      	blx	sl
 800799c:	3001      	adds	r0, #1
 800799e:	d09b      	beq.n	80078d8 <_printf_i+0x164>
 80079a0:	3501      	adds	r5, #1
 80079a2:	68e3      	ldr	r3, [r4, #12]
 80079a4:	9903      	ldr	r1, [sp, #12]
 80079a6:	1a5b      	subs	r3, r3, r1
 80079a8:	42ab      	cmp	r3, r5
 80079aa:	dcf2      	bgt.n	8007992 <_printf_i+0x21e>
 80079ac:	e7eb      	b.n	8007986 <_printf_i+0x212>
 80079ae:	2500      	movs	r5, #0
 80079b0:	f104 0619 	add.w	r6, r4, #25
 80079b4:	e7f5      	b.n	80079a2 <_printf_i+0x22e>
 80079b6:	bf00      	nop
 80079b8:	0800b0ca 	.word	0x0800b0ca
 80079bc:	0800b0db 	.word	0x0800b0db

080079c0 <memcpy>:
 80079c0:	440a      	add	r2, r1
 80079c2:	4291      	cmp	r1, r2
 80079c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80079c8:	d100      	bne.n	80079cc <memcpy+0xc>
 80079ca:	4770      	bx	lr
 80079cc:	b510      	push	{r4, lr}
 80079ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079d6:	4291      	cmp	r1, r2
 80079d8:	d1f9      	bne.n	80079ce <memcpy+0xe>
 80079da:	bd10      	pop	{r4, pc}

080079dc <memmove>:
 80079dc:	4288      	cmp	r0, r1
 80079de:	b510      	push	{r4, lr}
 80079e0:	eb01 0402 	add.w	r4, r1, r2
 80079e4:	d902      	bls.n	80079ec <memmove+0x10>
 80079e6:	4284      	cmp	r4, r0
 80079e8:	4623      	mov	r3, r4
 80079ea:	d807      	bhi.n	80079fc <memmove+0x20>
 80079ec:	1e43      	subs	r3, r0, #1
 80079ee:	42a1      	cmp	r1, r4
 80079f0:	d008      	beq.n	8007a04 <memmove+0x28>
 80079f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80079fa:	e7f8      	b.n	80079ee <memmove+0x12>
 80079fc:	4402      	add	r2, r0
 80079fe:	4601      	mov	r1, r0
 8007a00:	428a      	cmp	r2, r1
 8007a02:	d100      	bne.n	8007a06 <memmove+0x2a>
 8007a04:	bd10      	pop	{r4, pc}
 8007a06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a0e:	e7f7      	b.n	8007a00 <memmove+0x24>

08007a10 <_free_r>:
 8007a10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a12:	2900      	cmp	r1, #0
 8007a14:	d048      	beq.n	8007aa8 <_free_r+0x98>
 8007a16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a1a:	9001      	str	r0, [sp, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f1a1 0404 	sub.w	r4, r1, #4
 8007a22:	bfb8      	it	lt
 8007a24:	18e4      	addlt	r4, r4, r3
 8007a26:	f000 f8d3 	bl	8007bd0 <__malloc_lock>
 8007a2a:	4a20      	ldr	r2, [pc, #128]	; (8007aac <_free_r+0x9c>)
 8007a2c:	9801      	ldr	r0, [sp, #4]
 8007a2e:	6813      	ldr	r3, [r2, #0]
 8007a30:	4615      	mov	r5, r2
 8007a32:	b933      	cbnz	r3, 8007a42 <_free_r+0x32>
 8007a34:	6063      	str	r3, [r4, #4]
 8007a36:	6014      	str	r4, [r2, #0]
 8007a38:	b003      	add	sp, #12
 8007a3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a3e:	f000 b8cd 	b.w	8007bdc <__malloc_unlock>
 8007a42:	42a3      	cmp	r3, r4
 8007a44:	d90b      	bls.n	8007a5e <_free_r+0x4e>
 8007a46:	6821      	ldr	r1, [r4, #0]
 8007a48:	1862      	adds	r2, r4, r1
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	bf04      	itt	eq
 8007a4e:	681a      	ldreq	r2, [r3, #0]
 8007a50:	685b      	ldreq	r3, [r3, #4]
 8007a52:	6063      	str	r3, [r4, #4]
 8007a54:	bf04      	itt	eq
 8007a56:	1852      	addeq	r2, r2, r1
 8007a58:	6022      	streq	r2, [r4, #0]
 8007a5a:	602c      	str	r4, [r5, #0]
 8007a5c:	e7ec      	b.n	8007a38 <_free_r+0x28>
 8007a5e:	461a      	mov	r2, r3
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	b10b      	cbz	r3, 8007a68 <_free_r+0x58>
 8007a64:	42a3      	cmp	r3, r4
 8007a66:	d9fa      	bls.n	8007a5e <_free_r+0x4e>
 8007a68:	6811      	ldr	r1, [r2, #0]
 8007a6a:	1855      	adds	r5, r2, r1
 8007a6c:	42a5      	cmp	r5, r4
 8007a6e:	d10b      	bne.n	8007a88 <_free_r+0x78>
 8007a70:	6824      	ldr	r4, [r4, #0]
 8007a72:	4421      	add	r1, r4
 8007a74:	1854      	adds	r4, r2, r1
 8007a76:	42a3      	cmp	r3, r4
 8007a78:	6011      	str	r1, [r2, #0]
 8007a7a:	d1dd      	bne.n	8007a38 <_free_r+0x28>
 8007a7c:	681c      	ldr	r4, [r3, #0]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	6053      	str	r3, [r2, #4]
 8007a82:	4421      	add	r1, r4
 8007a84:	6011      	str	r1, [r2, #0]
 8007a86:	e7d7      	b.n	8007a38 <_free_r+0x28>
 8007a88:	d902      	bls.n	8007a90 <_free_r+0x80>
 8007a8a:	230c      	movs	r3, #12
 8007a8c:	6003      	str	r3, [r0, #0]
 8007a8e:	e7d3      	b.n	8007a38 <_free_r+0x28>
 8007a90:	6825      	ldr	r5, [r4, #0]
 8007a92:	1961      	adds	r1, r4, r5
 8007a94:	428b      	cmp	r3, r1
 8007a96:	bf04      	itt	eq
 8007a98:	6819      	ldreq	r1, [r3, #0]
 8007a9a:	685b      	ldreq	r3, [r3, #4]
 8007a9c:	6063      	str	r3, [r4, #4]
 8007a9e:	bf04      	itt	eq
 8007aa0:	1949      	addeq	r1, r1, r5
 8007aa2:	6021      	streq	r1, [r4, #0]
 8007aa4:	6054      	str	r4, [r2, #4]
 8007aa6:	e7c7      	b.n	8007a38 <_free_r+0x28>
 8007aa8:	b003      	add	sp, #12
 8007aaa:	bd30      	pop	{r4, r5, pc}
 8007aac:	200000e8 	.word	0x200000e8

08007ab0 <_malloc_r>:
 8007ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ab2:	1ccd      	adds	r5, r1, #3
 8007ab4:	f025 0503 	bic.w	r5, r5, #3
 8007ab8:	3508      	adds	r5, #8
 8007aba:	2d0c      	cmp	r5, #12
 8007abc:	bf38      	it	cc
 8007abe:	250c      	movcc	r5, #12
 8007ac0:	2d00      	cmp	r5, #0
 8007ac2:	4606      	mov	r6, r0
 8007ac4:	db01      	blt.n	8007aca <_malloc_r+0x1a>
 8007ac6:	42a9      	cmp	r1, r5
 8007ac8:	d903      	bls.n	8007ad2 <_malloc_r+0x22>
 8007aca:	230c      	movs	r3, #12
 8007acc:	6033      	str	r3, [r6, #0]
 8007ace:	2000      	movs	r0, #0
 8007ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ad2:	f000 f87d 	bl	8007bd0 <__malloc_lock>
 8007ad6:	4921      	ldr	r1, [pc, #132]	; (8007b5c <_malloc_r+0xac>)
 8007ad8:	680a      	ldr	r2, [r1, #0]
 8007ada:	4614      	mov	r4, r2
 8007adc:	b99c      	cbnz	r4, 8007b06 <_malloc_r+0x56>
 8007ade:	4f20      	ldr	r7, [pc, #128]	; (8007b60 <_malloc_r+0xb0>)
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	b923      	cbnz	r3, 8007aee <_malloc_r+0x3e>
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f000 f862 	bl	8007bb0 <_sbrk_r>
 8007aec:	6038      	str	r0, [r7, #0]
 8007aee:	4629      	mov	r1, r5
 8007af0:	4630      	mov	r0, r6
 8007af2:	f000 f85d 	bl	8007bb0 <_sbrk_r>
 8007af6:	1c43      	adds	r3, r0, #1
 8007af8:	d123      	bne.n	8007b42 <_malloc_r+0x92>
 8007afa:	230c      	movs	r3, #12
 8007afc:	6033      	str	r3, [r6, #0]
 8007afe:	4630      	mov	r0, r6
 8007b00:	f000 f86c 	bl	8007bdc <__malloc_unlock>
 8007b04:	e7e3      	b.n	8007ace <_malloc_r+0x1e>
 8007b06:	6823      	ldr	r3, [r4, #0]
 8007b08:	1b5b      	subs	r3, r3, r5
 8007b0a:	d417      	bmi.n	8007b3c <_malloc_r+0x8c>
 8007b0c:	2b0b      	cmp	r3, #11
 8007b0e:	d903      	bls.n	8007b18 <_malloc_r+0x68>
 8007b10:	6023      	str	r3, [r4, #0]
 8007b12:	441c      	add	r4, r3
 8007b14:	6025      	str	r5, [r4, #0]
 8007b16:	e004      	b.n	8007b22 <_malloc_r+0x72>
 8007b18:	6863      	ldr	r3, [r4, #4]
 8007b1a:	42a2      	cmp	r2, r4
 8007b1c:	bf0c      	ite	eq
 8007b1e:	600b      	streq	r3, [r1, #0]
 8007b20:	6053      	strne	r3, [r2, #4]
 8007b22:	4630      	mov	r0, r6
 8007b24:	f000 f85a 	bl	8007bdc <__malloc_unlock>
 8007b28:	f104 000b 	add.w	r0, r4, #11
 8007b2c:	1d23      	adds	r3, r4, #4
 8007b2e:	f020 0007 	bic.w	r0, r0, #7
 8007b32:	1ac2      	subs	r2, r0, r3
 8007b34:	d0cc      	beq.n	8007ad0 <_malloc_r+0x20>
 8007b36:	1a1b      	subs	r3, r3, r0
 8007b38:	50a3      	str	r3, [r4, r2]
 8007b3a:	e7c9      	b.n	8007ad0 <_malloc_r+0x20>
 8007b3c:	4622      	mov	r2, r4
 8007b3e:	6864      	ldr	r4, [r4, #4]
 8007b40:	e7cc      	b.n	8007adc <_malloc_r+0x2c>
 8007b42:	1cc4      	adds	r4, r0, #3
 8007b44:	f024 0403 	bic.w	r4, r4, #3
 8007b48:	42a0      	cmp	r0, r4
 8007b4a:	d0e3      	beq.n	8007b14 <_malloc_r+0x64>
 8007b4c:	1a21      	subs	r1, r4, r0
 8007b4e:	4630      	mov	r0, r6
 8007b50:	f000 f82e 	bl	8007bb0 <_sbrk_r>
 8007b54:	3001      	adds	r0, #1
 8007b56:	d1dd      	bne.n	8007b14 <_malloc_r+0x64>
 8007b58:	e7cf      	b.n	8007afa <_malloc_r+0x4a>
 8007b5a:	bf00      	nop
 8007b5c:	200000e8 	.word	0x200000e8
 8007b60:	200000ec 	.word	0x200000ec

08007b64 <_realloc_r>:
 8007b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b66:	4607      	mov	r7, r0
 8007b68:	4614      	mov	r4, r2
 8007b6a:	460e      	mov	r6, r1
 8007b6c:	b921      	cbnz	r1, 8007b78 <_realloc_r+0x14>
 8007b6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b72:	4611      	mov	r1, r2
 8007b74:	f7ff bf9c 	b.w	8007ab0 <_malloc_r>
 8007b78:	b922      	cbnz	r2, 8007b84 <_realloc_r+0x20>
 8007b7a:	f7ff ff49 	bl	8007a10 <_free_r>
 8007b7e:	4625      	mov	r5, r4
 8007b80:	4628      	mov	r0, r5
 8007b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b84:	f000 f830 	bl	8007be8 <_malloc_usable_size_r>
 8007b88:	42a0      	cmp	r0, r4
 8007b8a:	d20f      	bcs.n	8007bac <_realloc_r+0x48>
 8007b8c:	4621      	mov	r1, r4
 8007b8e:	4638      	mov	r0, r7
 8007b90:	f7ff ff8e 	bl	8007ab0 <_malloc_r>
 8007b94:	4605      	mov	r5, r0
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d0f2      	beq.n	8007b80 <_realloc_r+0x1c>
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4622      	mov	r2, r4
 8007b9e:	f7ff ff0f 	bl	80079c0 <memcpy>
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f7ff ff33 	bl	8007a10 <_free_r>
 8007baa:	e7e9      	b.n	8007b80 <_realloc_r+0x1c>
 8007bac:	4635      	mov	r5, r6
 8007bae:	e7e7      	b.n	8007b80 <_realloc_r+0x1c>

08007bb0 <_sbrk_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	4d06      	ldr	r5, [pc, #24]	; (8007bcc <_sbrk_r+0x1c>)
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	4608      	mov	r0, r1
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	f7f9 ff38 	bl	8001a30 <_sbrk>
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	d102      	bne.n	8007bca <_sbrk_r+0x1a>
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	b103      	cbz	r3, 8007bca <_sbrk_r+0x1a>
 8007bc8:	6023      	str	r3, [r4, #0]
 8007bca:	bd38      	pop	{r3, r4, r5, pc}
 8007bcc:	2000038c 	.word	0x2000038c

08007bd0 <__malloc_lock>:
 8007bd0:	4801      	ldr	r0, [pc, #4]	; (8007bd8 <__malloc_lock+0x8>)
 8007bd2:	f000 b811 	b.w	8007bf8 <__retarget_lock_acquire_recursive>
 8007bd6:	bf00      	nop
 8007bd8:	20000394 	.word	0x20000394

08007bdc <__malloc_unlock>:
 8007bdc:	4801      	ldr	r0, [pc, #4]	; (8007be4 <__malloc_unlock+0x8>)
 8007bde:	f000 b80c 	b.w	8007bfa <__retarget_lock_release_recursive>
 8007be2:	bf00      	nop
 8007be4:	20000394 	.word	0x20000394

08007be8 <_malloc_usable_size_r>:
 8007be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bec:	1f18      	subs	r0, r3, #4
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	bfbc      	itt	lt
 8007bf2:	580b      	ldrlt	r3, [r1, r0]
 8007bf4:	18c0      	addlt	r0, r0, r3
 8007bf6:	4770      	bx	lr

08007bf8 <__retarget_lock_acquire_recursive>:
 8007bf8:	4770      	bx	lr

08007bfa <__retarget_lock_release_recursive>:
 8007bfa:	4770      	bx	lr

08007bfc <_init>:
 8007bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bfe:	bf00      	nop
 8007c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c02:	bc08      	pop	{r3}
 8007c04:	469e      	mov	lr, r3
 8007c06:	4770      	bx	lr

08007c08 <_fini>:
 8007c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0a:	bf00      	nop
 8007c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c0e:	bc08      	pop	{r3}
 8007c10:	469e      	mov	lr, r3
 8007c12:	4770      	bx	lr
