
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ac  08006374  08006374  00016374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b20  08006b20  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006b20  08006b20  00016b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b28  08006b28  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b28  08006b28  00016b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b2c  08006b2c  00016b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006b30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000070  08006ba0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08006ba0  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ee8  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d7  00000000  00000000  00033f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  00036860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001088  00000000  00000000  00037a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026bb2  00000000  00000000  00038a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152e2  00000000  00000000  0005f64a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db704  00000000  00000000  0007492c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00150030  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005194  00000000  00000000  00150080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800635c 	.word	0x0800635c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800635c 	.word	0x0800635c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b46      	ldr	r3, [pc, #280]	; (80006b4 <MX_GPIO_Init+0x130>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059e:	4a45      	ldr	r2, [pc, #276]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005a6:	4b43      	ldr	r3, [pc, #268]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b2:	4b40      	ldr	r3, [pc, #256]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005b6:	4a3f      	ldr	r2, [pc, #252]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005be:	4b3d      	ldr	r3, [pc, #244]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b3a      	ldr	r3, [pc, #232]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ce:	4a39      	ldr	r2, [pc, #228]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005d6:	4b37      	ldr	r3, [pc, #220]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b34      	ldr	r3, [pc, #208]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e6:	4a33      	ldr	r2, [pc, #204]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005e8:	f043 0302 	orr.w	r3, r3, #2
 80005ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ee:	4b31      	ldr	r3, [pc, #196]	; (80006b4 <MX_GPIO_Init+0x130>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f2:	f003 0302 	and.w	r3, r3, #2
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 80005fa:	2200      	movs	r2, #0
 80005fc:	f248 11b0 	movw	r1, #33200	; 0x81b0
 8000600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000604:	f001 f8d6 	bl	80017b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	2180      	movs	r1, #128	; 0x80
 800060c:	482a      	ldr	r0, [pc, #168]	; (80006b8 <MX_GPIO_Init+0x134>)
 800060e:	f001 f8d1 	bl	80017b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2160      	movs	r1, #96	; 0x60
 8000616:	4829      	ldr	r0, [pc, #164]	; (80006bc <MX_GPIO_Init+0x138>)
 8000618:	f001 f8cc 	bl	80017b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800061c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000622:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	4821      	ldr	r0, [pc, #132]	; (80006b8 <MX_GPIO_Init+0x134>)
 8000634:	f000 ff44 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000638:	f248 13b0 	movw	r3, #33200	; 0x81b0
 800063c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800063e:	2301      	movs	r3, #1
 8000640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	2300      	movs	r3, #0
 8000644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000646:	2300      	movs	r3, #0
 8000648:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064a:	f107 0314 	add.w	r3, r7, #20
 800064e:	4619      	mov	r1, r3
 8000650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000654:	f000 ff34 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000658:	2340      	movs	r3, #64	; 0x40
 800065a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000660:	2301      	movs	r3, #1
 8000662:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800066e:	f000 ff27 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000672:	2380      	movs	r3, #128	; 0x80
 8000674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000676:	2301      	movs	r3, #1
 8000678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067e:	2300      	movs	r3, #0
 8000680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	480b      	ldr	r0, [pc, #44]	; (80006b8 <MX_GPIO_Init+0x134>)
 800068a:	f000 ff19 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 800068e:	2360      	movs	r3, #96	; 0x60
 8000690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069a:	2300      	movs	r3, #0
 800069c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4619      	mov	r1, r3
 80006a4:	4805      	ldr	r0, [pc, #20]	; (80006bc <MX_GPIO_Init+0x138>)
 80006a6:	f000 ff0b 	bl	80014c0 <HAL_GPIO_Init>

}
 80006aa:	bf00      	nop
 80006ac:	3728      	adds	r7, #40	; 0x28
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40021000 	.word	0x40021000
 80006b8:	48000800 	.word	0x48000800
 80006bc:	48000400 	.word	0x48000400

080006c0 <_Z5printPKc>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char* s){
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
//	#ifdef PRINT
	HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff fd81 	bl	80001d0 <strlen>
 80006ce:	4603      	mov	r3, r0
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	f04f 33ff 	mov.w	r3, #4294967295
 80006d6:	6879      	ldr	r1, [r7, #4]
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <_Z5printPKc+0x2c>)
 80006da:	f003 fe8d 	bl	80043f8 <HAL_UART_Transmit>
 80006de:	4603      	mov	r3, r0
 80006e0:	73fb      	strb	r3, [r7, #15]
//	#endif
}
 80006e2:	bf00      	nop
 80006e4:	3710      	adds	r7, #16
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20000254 	.word	0x20000254

080006f0 <printf>:
int printf(const char* s, ...){
 80006f0:	b40f      	push	{r0, r1, r2, r3}
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b0c2      	sub	sp, #264	; 0x108
 80006f6:	af00      	add	r7, sp, #0
	char buffer[256];
//	#ifdef PRINT
	va_list args;
	va_start(args, s);
 80006f8:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80006fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000700:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000704:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, s, args);
 8000706:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800070a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800070e:	f107 0008 	add.w	r0, r7, #8
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8000718:	f005 f838 	bl	800578c <vsiprintf>
	perror(buffer);
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	4618      	mov	r0, r3
 8000722:	f004 fe1d 	bl	8005360 <perror>
	print(buffer);
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ffc8 	bl	80006c0 <_Z5printPKc>
	va_end(args);
//	#endif
	return strlen(buffer);
 8000730:	f107 0308 	add.w	r3, r7, #8
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fd4b 	bl	80001d0 <strlen>
 800073a:	4603      	mov	r3, r0
}
 800073c:	4618      	mov	r0, r3
 800073e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000742:	46bd      	mov	sp, r7
 8000744:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000748:	b004      	add	sp, #16
 800074a:	4770      	bx	lr

0800074c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000752:	f000 fd2f 	bl	80011b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000756:	f000 f895 	bl	8000884 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075a:	f7ff ff13 	bl	8000584 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800075e:	f000 fc75 	bl	800104c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000762:	f000 f8f5 	bl	8000950 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000766:	f000 f931 	bl	80009cc <MX_SPI2_Init>
  MX_SPI3_Init();
 800076a:	f000 f96d 	bl	8000a48 <MX_SPI3_Init>
  MX_TIM1_Init();
 800076e:	f000 fb3b 	bl	8000de8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000772:	f000 fb8d 	bl	8000e90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 8000776:	2363      	movs	r3, #99	; 0x63
 8000778:	81bb      	strh	r3, [r7, #12]
  int16_t encoderTurns_1 = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	817b      	strh	r3, [r7, #10]
  uint16_t encoderData_2 = 99;
 800077e:	2363      	movs	r3, #99	; 0x63
 8000780:	813b      	strh	r3, [r7, #8]
  uint16_t encoderData_3 = 99;
 8000782:	2363      	movs	r3, #99	; 0x63
 8000784:	80fb      	strh	r3, [r7, #6]
  uint16_t encoder_max = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	80bb      	strh	r3, [r7, #4]
  uint16_t encoder_min = 4100;
 800078a:	f241 0304 	movw	r3, #4100	; 0x1004
 800078e:	807b      	strh	r3, [r7, #2]
  HAL_TIM_Base_Start(&htim1);
 8000790:	4836      	ldr	r0, [pc, #216]	; (800086c <main+0x120>)
 8000792:	f002 fe71 	bl	8003478 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000796:	2104      	movs	r1, #4
 8000798:	4835      	ldr	r0, [pc, #212]	; (8000870 <main+0x124>)
 800079a:	f002 ff1b 	bl	80035d4 <HAL_TIM_PWM_Start>
  uint8_t cycle = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	73fb      	strb	r3, [r7, #15]
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80007a2:	4b33      	ldr	r3, [pc, #204]	; (8000870 <main+0x124>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2200      	movs	r2, #0
 80007a8:	639a      	str	r2, [r3, #56]	; 0x38
  
  resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);
 80007aa:	4b30      	ldr	r3, [pc, #192]	; (800086c <main+0x120>)
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	4931      	ldr	r1, [pc, #196]	; (8000874 <main+0x128>)
 80007b0:	4831      	ldr	r0, [pc, #196]	; (8000878 <main+0x12c>)
 80007b2:	f004 fbe7 	bl	8004f84 <resetAMT22>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while((cycle < 100))
 80007b6:	7bfb      	ldrb	r3, [r7, #15]
 80007b8:	2b63      	cmp	r3, #99	; 0x63
 80007ba:	d829      	bhi.n	8000810 <main+0xc4>
	  {
		  // PWM cycle set function
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, cycle);
 80007bc:	4b2c      	ldr	r3, [pc, #176]	; (8000870 <main+0x124>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	7bfa      	ldrb	r2, [r7, #15]
 80007c2:	639a      	str	r2, [r3, #56]	; 0x38

		  encoderData_1 = getPositionSPI(&hspi1, GPIOC, GPIO_PIN_7, 12, &htim1);
 80007c4:	4b29      	ldr	r3, [pc, #164]	; (800086c <main+0x120>)
 80007c6:	9300      	str	r3, [sp, #0]
 80007c8:	230c      	movs	r3, #12
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	4929      	ldr	r1, [pc, #164]	; (8000874 <main+0x128>)
 80007ce:	482a      	ldr	r0, [pc, #168]	; (8000878 <main+0x12c>)
 80007d0:	f004 fb48 	bl	8004e64 <getPositionSPI>
 80007d4:	4603      	mov	r3, r0
 80007d6:	81bb      	strh	r3, [r7, #12]

		  // TODO: Fix bug with the turn counter, try to find form posts because datasheet
		  // is ass
		  encoderTurns_1 = getTurnCounterSPI(&hspi1, GPIOC, GPIO_PIN_7, 12, &htim1);
 80007d8:	4b24      	ldr	r3, [pc, #144]	; (800086c <main+0x120>)
 80007da:	9300      	str	r3, [sp, #0]
 80007dc:	230c      	movs	r3, #12
 80007de:	2280      	movs	r2, #128	; 0x80
 80007e0:	4924      	ldr	r1, [pc, #144]	; (8000874 <main+0x128>)
 80007e2:	4825      	ldr	r0, [pc, #148]	; (8000878 <main+0x12c>)
 80007e4:	f004 fae3 	bl	8004dae <getTurnCounterSPI>
 80007e8:	4603      	mov	r3, r0
 80007ea:	817b      	strh	r3, [r7, #10]
		  // encoderData_2 = getPositionSPI(&hspi2, GPIOB, GPIO_PIN_6, 12, &htim1);
		  // encoderData_3 = getPositionSPI(&hspi3, GPIOA, GPIO_PIN_8, 12, &htim1);
		  printf("encoder 1 gives %d\r\n", encoderData_1);
 80007ec:	89bb      	ldrh	r3, [r7, #12]
 80007ee:	4619      	mov	r1, r3
 80007f0:	4822      	ldr	r0, [pc, #136]	; (800087c <main+0x130>)
 80007f2:	f7ff ff7d 	bl	80006f0 <printf>
		  printf("encoder 1 turns: %d\r\n", encoderTurns_1);
 80007f6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007fa:	4619      	mov	r1, r3
 80007fc:	4820      	ldr	r0, [pc, #128]	; (8000880 <main+0x134>)
 80007fe:	f7ff ff77 	bl	80006f0 <printf>
		  cycle++;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	3301      	adds	r3, #1
 8000806:	73fb      	strb	r3, [r7, #15]
		  HAL_Delay(100);
 8000808:	2064      	movs	r0, #100	; 0x64
 800080a:	f000 fd4f 	bl	80012ac <HAL_Delay>
	  while((cycle < 100))
 800080e:	e7d2      	b.n	80007b6 <main+0x6a>
	  }

	  while(cycle > 0)
 8000810:	7bfb      	ldrb	r3, [r7, #15]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d0cf      	beq.n	80007b6 <main+0x6a>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, cycle);
 8000816:	4b16      	ldr	r3, [pc, #88]	; (8000870 <main+0x124>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	7bfa      	ldrb	r2, [r7, #15]
 800081c:	639a      	str	r2, [r3, #56]	; 0x38
		  encoderData_1 = getPositionSPI(&hspi1, GPIOC, GPIO_PIN_7, 12, &htim1);
 800081e:	4b13      	ldr	r3, [pc, #76]	; (800086c <main+0x120>)
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	230c      	movs	r3, #12
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	4913      	ldr	r1, [pc, #76]	; (8000874 <main+0x128>)
 8000828:	4813      	ldr	r0, [pc, #76]	; (8000878 <main+0x12c>)
 800082a:	f004 fb1b 	bl	8004e64 <getPositionSPI>
 800082e:	4603      	mov	r3, r0
 8000830:	81bb      	strh	r3, [r7, #12]
		  encoderTurns_1 = getTurnCounterSPI(&hspi1, GPIOC, GPIO_PIN_7, 12, &htim1);
 8000832:	4b0e      	ldr	r3, [pc, #56]	; (800086c <main+0x120>)
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	230c      	movs	r3, #12
 8000838:	2280      	movs	r2, #128	; 0x80
 800083a:	490e      	ldr	r1, [pc, #56]	; (8000874 <main+0x128>)
 800083c:	480e      	ldr	r0, [pc, #56]	; (8000878 <main+0x12c>)
 800083e:	f004 fab6 	bl	8004dae <getTurnCounterSPI>
 8000842:	4603      	mov	r3, r0
 8000844:	817b      	strh	r3, [r7, #10]
		  // encoderData_2 = getPositionSPI(&hspi2, GPIOB, GPIO_PIN_6, 12, &htim1);
		  // encoderData_3 = getPositionSPI(&hspi3, GPIOA, GPIO_PIN_8, 12, &htim1);
		  printf("encoder 1 gives %d\r\n", encoderData_1);
 8000846:	89bb      	ldrh	r3, [r7, #12]
 8000848:	4619      	mov	r1, r3
 800084a:	480c      	ldr	r0, [pc, #48]	; (800087c <main+0x130>)
 800084c:	f7ff ff50 	bl	80006f0 <printf>
		  printf("encoder 1 turns: %d\r\n", encoderTurns_1);
 8000850:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000854:	4619      	mov	r1, r3
 8000856:	480a      	ldr	r0, [pc, #40]	; (8000880 <main+0x134>)
 8000858:	f7ff ff4a 	bl	80006f0 <printf>
		  cycle--;
 800085c:	7bfb      	ldrb	r3, [r7, #15]
 800085e:	3b01      	subs	r3, #1
 8000860:	73fb      	strb	r3, [r7, #15]
		  HAL_Delay(100);
 8000862:	2064      	movs	r0, #100	; 0x64
 8000864:	f000 fd22 	bl	80012ac <HAL_Delay>
	  while(cycle > 0)
 8000868:	e7d2      	b.n	8000810 <main+0xc4>
 800086a:	bf00      	nop
 800086c:	200001bc 	.word	0x200001bc
 8000870:	20000208 	.word	0x20000208
 8000874:	48000800 	.word	0x48000800
 8000878:	2000008c 	.word	0x2000008c
 800087c:	08006374 	.word	0x08006374
 8000880:	0800638c 	.word	0x0800638c

08000884 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b096      	sub	sp, #88	; 0x58
 8000888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	2244      	movs	r2, #68	; 0x44
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f004 fbe2 	bl	800505c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000898:	463b      	mov	r3, r7
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008aa:	f000 ffa9 	bl	8001800 <HAL_PWREx_ControlVoltageScaling>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	bf14      	ite	ne
 80008b4:	2301      	movne	r3, #1
 80008b6:	2300      	moveq	r3, #0
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80008be:	f000 f841 	bl	8000944 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c2:	2302      	movs	r3, #2
 80008c4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008cc:	2310      	movs	r3, #16
 80008ce:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d0:	2302      	movs	r3, #2
 80008d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d4:	2302      	movs	r3, #2
 80008d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008d8:	2301      	movs	r3, #1
 80008da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008dc:	230a      	movs	r3, #10
 80008de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008e0:	2307      	movs	r3, #7
 80008e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008e4:	2302      	movs	r3, #2
 80008e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008e8:	2302      	movs	r3, #2
 80008ea:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4618      	mov	r0, r3
 80008f2:	f000 ffdb 	bl	80018ac <HAL_RCC_OscConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	bf14      	ite	ne
 80008fc:	2301      	movne	r3, #1
 80008fe:	2300      	moveq	r3, #0
 8000900:	b2db      	uxtb	r3, r3
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 8000906:	f000 f81d 	bl	8000944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090a:	230f      	movs	r3, #15
 800090c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090e:	2303      	movs	r3, #3
 8000910:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000912:	2300      	movs	r3, #0
 8000914:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800091e:	463b      	mov	r3, r7
 8000920:	2104      	movs	r1, #4
 8000922:	4618      	mov	r0, r3
 8000924:	f001 fbd6 	bl	80020d4 <HAL_RCC_ClockConfig>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	bf14      	ite	ne
 800092e:	2301      	movne	r3, #1
 8000930:	2300      	moveq	r3, #0
 8000932:	b2db      	uxtb	r3, r3
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8000938:	f000 f804 	bl	8000944 <Error_Handler>
  }
}
 800093c:	bf00      	nop
 800093e:	3758      	adds	r7, #88	; 0x58
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000948:	b672      	cpsid	i
}
 800094a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094c:	e7fe      	b.n	800094c <Error_Handler+0x8>
	...

08000950 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000954:	4b1b      	ldr	r3, [pc, #108]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000956:	4a1c      	ldr	r2, [pc, #112]	; (80009c8 <MX_SPI1_Init+0x78>)
 8000958:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800095a:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <MX_SPI1_Init+0x74>)
 800095c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000960:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000962:	4b18      	ldr	r3, [pc, #96]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000968:	4b16      	ldr	r3, [pc, #88]	; (80009c4 <MX_SPI1_Init+0x74>)
 800096a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800096e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000970:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000976:	4b13      	ldr	r3, [pc, #76]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000978:	2200      	movs	r2, #0
 800097a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800097c:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <MX_SPI1_Init+0x74>)
 800097e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000982:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000984:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000986:	2220      	movs	r2, #32
 8000988:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800098a:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <MX_SPI1_Init+0x74>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000996:	4b0b      	ldr	r3, [pc, #44]	; (80009c4 <MX_SPI1_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800099c:	4b09      	ldr	r3, [pc, #36]	; (80009c4 <MX_SPI1_Init+0x74>)
 800099e:	2207      	movs	r2, #7
 80009a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009a2:	4b08      	ldr	r3, [pc, #32]	; (80009c4 <MX_SPI1_Init+0x74>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009a8:	4b06      	ldr	r3, [pc, #24]	; (80009c4 <MX_SPI1_Init+0x74>)
 80009aa:	2208      	movs	r2, #8
 80009ac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009ae:	4805      	ldr	r0, [pc, #20]	; (80009c4 <MX_SPI1_Init+0x74>)
 80009b0:	f002 f8f0 	bl	8002b94 <HAL_SPI_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80009ba:	f7ff ffc3 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	2000008c 	.word	0x2000008c
 80009c8:	40013000 	.word	0x40013000

080009cc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009d2:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <MX_SPI2_Init+0x78>)
 80009d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009de:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009e4:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009e6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80009ea:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009f2:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009f8:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <MX_SPI2_Init+0x74>)
 80009fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009fe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a02:	2220      	movs	r2, #32
 8000a04:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a1a:	2207      	movs	r2, #7
 8000a1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a26:	2208      	movs	r2, #8
 8000a28:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <MX_SPI2_Init+0x74>)
 8000a2c:	f002 f8b2 	bl	8002b94 <HAL_SPI_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000a36:	f7ff ff85 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	200000f0 	.word	0x200000f0
 8000a44:	40003800 	.word	0x40003800

08000a48 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a4e:	4a1c      	ldr	r2, [pc, #112]	; (8000ac0 <MX_SPI3_Init+0x78>)
 8000a50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a60:	4b16      	ldr	r3, [pc, #88]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a62:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a66:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a68:	4b14      	ldr	r3, [pc, #80]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a7a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a7e:	2220      	movs	r2, #32
 8000a80:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a94:	4b09      	ldr	r3, [pc, #36]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a96:	2207      	movs	r2, #7
 8000a98:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <MX_SPI3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <MX_SPI3_Init+0x74>)
 8000aa2:	2208      	movs	r2, #8
 8000aa4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <MX_SPI3_Init+0x74>)
 8000aa8:	f002 f874 	bl	8002b94 <HAL_SPI_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ab2:	f7ff ff47 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000154 	.word	0x20000154
 8000ac0:	40003c00 	.word	0x40003c00

08000ac4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08e      	sub	sp, #56	; 0x38
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a47      	ldr	r2, [pc, #284]	; (8000c00 <HAL_SPI_MspInit+0x13c>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d12a      	bne.n	8000b3c <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ae6:	4b47      	ldr	r3, [pc, #284]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aea:	4a46      	ldr	r2, [pc, #280]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000aec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000af0:	6613      	str	r3, [r2, #96]	; 0x60
 8000af2:	4b44      	ldr	r3, [pc, #272]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000af6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000afa:	623b      	str	r3, [r7, #32]
 8000afc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afe:	4b41      	ldr	r3, [pc, #260]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b02:	4a40      	ldr	r2, [pc, #256]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b0a:	4b3e      	ldr	r3, [pc, #248]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	61fb      	str	r3, [r7, #28]
 8000b14:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8000b16:	f641 0302 	movw	r3, #6146	; 0x1802
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b24:	2303      	movs	r3, #3
 8000b26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b28:	2305      	movs	r3, #5
 8000b2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b30:	4619      	mov	r1, r3
 8000b32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b36:	f000 fcc3 	bl	80014c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000b3a:	e05c      	b.n	8000bf6 <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI2)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a31      	ldr	r2, [pc, #196]	; (8000c08 <HAL_SPI_MspInit+0x144>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d129      	bne.n	8000b9a <HAL_SPI_MspInit+0xd6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b46:	4b2f      	ldr	r3, [pc, #188]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b4a:	4a2e      	ldr	r2, [pc, #184]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b50:	6593      	str	r3, [r2, #88]	; 0x58
 8000b52:	4b2c      	ldr	r3, [pc, #176]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b5a:	61bb      	str	r3, [r7, #24]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5e:	4b29      	ldr	r3, [pc, #164]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b62:	4a28      	ldr	r2, [pc, #160]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b64:	f043 0302 	orr.w	r3, r3, #2
 8000b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b6a:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b76:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b84:	2303      	movs	r3, #3
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b88:	2305      	movs	r3, #5
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	481e      	ldr	r0, [pc, #120]	; (8000c0c <HAL_SPI_MspInit+0x148>)
 8000b94:	f000 fc94 	bl	80014c0 <HAL_GPIO_Init>
}
 8000b98:	e02d      	b.n	8000bf6 <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI3)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a1c      	ldr	r2, [pc, #112]	; (8000c10 <HAL_SPI_MspInit+0x14c>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d128      	bne.n	8000bf6 <HAL_SPI_MspInit+0x132>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ba4:	4b17      	ldr	r3, [pc, #92]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ba8:	4a16      	ldr	r2, [pc, #88]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bae:	6593      	str	r3, [r2, #88]	; 0x58
 8000bb0:	4b14      	ldr	r3, [pc, #80]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bbc:	4b11      	ldr	r3, [pc, #68]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc0:	4a10      	ldr	r2, [pc, #64]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000bc2:	f043 0304 	orr.w	r3, r3, #4
 8000bc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <HAL_SPI_MspInit+0x140>)
 8000bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bcc:	f003 0304 	and.w	r3, r3, #4
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000bd4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be2:	2303      	movs	r3, #3
 8000be4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000be6:	2306      	movs	r3, #6
 8000be8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4808      	ldr	r0, [pc, #32]	; (8000c14 <HAL_SPI_MspInit+0x150>)
 8000bf2:	f000 fc65 	bl	80014c0 <HAL_GPIO_Init>
}
 8000bf6:	bf00      	nop
 8000bf8:	3738      	adds	r7, #56	; 0x38
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40013000 	.word	0x40013000
 8000c04:	40021000 	.word	0x40021000
 8000c08:	40003800 	.word	0x40003800
 8000c0c:	48000400 	.word	0x48000400
 8000c10:	40003c00 	.word	0x40003c00
 8000c14:	48000800 	.word	0x48000800

08000c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <HAL_MspInit+0x44>)
 8000c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c22:	4a0e      	ldr	r2, [pc, #56]	; (8000c5c <HAL_MspInit+0x44>)
 8000c24:	f043 0301 	orr.w	r3, r3, #1
 8000c28:	6613      	str	r3, [r2, #96]	; 0x60
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <HAL_MspInit+0x44>)
 8000c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c2e:	f003 0301 	and.w	r3, r3, #1
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c36:	4b09      	ldr	r3, [pc, #36]	; (8000c5c <HAL_MspInit+0x44>)
 8000c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c3a:	4a08      	ldr	r2, [pc, #32]	; (8000c5c <HAL_MspInit+0x44>)
 8000c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c40:	6593      	str	r3, [r2, #88]	; 0x58
 8000c42:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <HAL_MspInit+0x44>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c4a:	603b      	str	r3, [r7, #0]
 8000c4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40021000 	.word	0x40021000

08000c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <NMI_Handler+0x4>

08000c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <HardFault_Handler+0x4>

08000c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <MemManage_Handler+0x4>

08000c72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c76:	e7fe      	b.n	8000c76 <BusFault_Handler+0x4>

08000c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c7c:	e7fe      	b.n	8000c7c <UsageFault_Handler+0x4>

08000c7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr

08000c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cac:	f000 fade 	bl	800126c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e00a      	b.n	8000cdc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cc6:	f3af 8000 	nop.w
 8000cca:	4601      	mov	r1, r0
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	1c5a      	adds	r2, r3, #1
 8000cd0:	60ba      	str	r2, [r7, #8]
 8000cd2:	b2ca      	uxtb	r2, r1
 8000cd4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	697a      	ldr	r2, [r7, #20]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	dbf0      	blt.n	8000cc6 <_read+0x12>
  }

  return len;
 8000ce4:	687b      	ldr	r3, [r7, #4]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3718      	adds	r7, #24
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}

08000cee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b086      	sub	sp, #24
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
 8000cfe:	e009      	b.n	8000d14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	1c5a      	adds	r2, r3, #1
 8000d04:	60ba      	str	r2, [r7, #8]
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	3301      	adds	r3, #1
 8000d12:	617b      	str	r3, [r7, #20]
 8000d14:	697a      	ldr	r2, [r7, #20]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	dbf1      	blt.n	8000d00 <_write+0x12>
  }
  return len;
 8000d1c:	687b      	ldr	r3, [r7, #4]
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3718      	adds	r7, #24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <_close>:

int _close(int file)
{
 8000d26:	b480      	push	{r7}
 8000d28:	b083      	sub	sp, #12
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b085      	sub	sp, #20
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d4a:	2300      	movs	r3, #0
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d60:	4a14      	ldr	r2, [pc, #80]	; (8000db4 <_sbrk+0x5c>)
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <_sbrk+0x60>)
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d102      	bne.n	8000d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <_sbrk+0x64>)
 8000d76:	4a12      	ldr	r2, [pc, #72]	; (8000dc0 <_sbrk+0x68>)
 8000d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <_sbrk+0x64>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d207      	bcs.n	8000d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d88:	f004 f93e 	bl	8005008 <__errno>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	220c      	movs	r2, #12
 8000d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
 8000d96:	e009      	b.n	8000dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d98:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d9e:	4b07      	ldr	r3, [pc, #28]	; (8000dbc <_sbrk+0x64>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	4a05      	ldr	r2, [pc, #20]	; (8000dbc <_sbrk+0x64>)
 8000da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000daa:	68fb      	ldr	r3, [r7, #12]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20010000 	.word	0x20010000
 8000db8:	00000400 	.word	0x00000400
 8000dbc:	200001b8 	.word	0x200001b8
 8000dc0:	200002f0 	.word	0x200002f0

08000dc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <SystemInit+0x20>)
 8000dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dce:	4a05      	ldr	r2, [pc, #20]	; (8000de4 <SystemInit+0x20>)
 8000dd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b088      	sub	sp, #32
 8000dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]
 8000df8:	609a      	str	r2, [r3, #8]
 8000dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	605a      	str	r2, [r3, #4]
 8000e04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e06:	4b20      	ldr	r3, [pc, #128]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e08:	4a20      	ldr	r2, [pc, #128]	; (8000e8c <MX_TIM1_Init+0xa4>)
 8000e0a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8000e0c:	4b1e      	ldr	r3, [pc, #120]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e0e:	224f      	movs	r2, #79	; 0x4f
 8000e10:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e12:	4b1d      	ldr	r3, [pc, #116]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e1e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e20:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e26:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e2c:	4b16      	ldr	r3, [pc, #88]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e32:	4815      	ldr	r0, [pc, #84]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e34:	f002 fac8 	bl	80033c8 <HAL_TIM_Base_Init>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000e3e:	f7ff fd81 	bl	8000944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	480e      	ldr	r0, [pc, #56]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e50:	f002 fdb2 	bl	80039b8 <HAL_TIM_ConfigClockSource>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000e5a:	f7ff fd73 	bl	8000944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4806      	ldr	r0, [pc, #24]	; (8000e88 <MX_TIM1_Init+0xa0>)
 8000e70:	f003 fa0e 	bl	8004290 <HAL_TIMEx_MasterConfigSynchronization>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e7a:	f7ff fd63 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	3720      	adds	r7, #32
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200001bc 	.word	0x200001bc
 8000e8c:	40012c00 	.word	0x40012c00

08000e90 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08e      	sub	sp, #56	; 0x38
 8000e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000eb0:	463b      	mov	r3, r7
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]
 8000ebc:	611a      	str	r2, [r3, #16]
 8000ebe:	615a      	str	r2, [r3, #20]
 8000ec0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ec2:	4b2d      	ldr	r3, [pc, #180]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000ec4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ec8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8000eca:	4b2b      	ldr	r3, [pc, #172]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000ecc:	224f      	movs	r2, #79	; 0x4f
 8000ece:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed0:	4b29      	ldr	r3, [pc, #164]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000ed6:	4b28      	ldr	r3, [pc, #160]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000ed8:	2263      	movs	r2, #99	; 0x63
 8000eda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000edc:	4b26      	ldr	r3, [pc, #152]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ee2:	4b25      	ldr	r3, [pc, #148]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000ee4:	2280      	movs	r2, #128	; 0x80
 8000ee6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ee8:	4823      	ldr	r0, [pc, #140]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000eea:	f002 fa6d 	bl	80033c8 <HAL_TIM_Base_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000ef4:	f7ff fd26 	bl	8000944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000efc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000efe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f02:	4619      	mov	r1, r3
 8000f04:	481c      	ldr	r0, [pc, #112]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000f06:	f002 fd57 	bl	80039b8 <HAL_TIM_ConfigClockSource>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000f10:	f7ff fd18 	bl	8000944 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f14:	4818      	ldr	r0, [pc, #96]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000f16:	f002 fafb 	bl	8003510 <HAL_TIM_PWM_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000f20:	f7ff fd10 	bl	8000944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	4811      	ldr	r0, [pc, #68]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000f34:	f003 f9ac 	bl	8004290 <HAL_TIMEx_MasterConfigSynchronization>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000f3e:	f7ff fd01 	bl	8000944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f42:	2360      	movs	r3, #96	; 0x60
 8000f44:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f52:	463b      	mov	r3, r7
 8000f54:	2204      	movs	r2, #4
 8000f56:	4619      	mov	r1, r3
 8000f58:	4807      	ldr	r0, [pc, #28]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000f5a:	f002 fc19 	bl	8003790 <HAL_TIM_PWM_ConfigChannel>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000f64:	f7ff fcee 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <MX_TIM2_Init+0xe8>)
 8000f6a:	f000 f839 	bl	8000fe0 <HAL_TIM_MspPostInit>

}
 8000f6e:	bf00      	nop
 8000f70:	3738      	adds	r7, #56	; 0x38
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000208 	.word	0x20000208

08000f7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a13      	ldr	r2, [pc, #76]	; (8000fd8 <HAL_TIM_Base_MspInit+0x5c>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d10c      	bne.n	8000fa8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f8e:	4b13      	ldr	r3, [pc, #76]	; (8000fdc <HAL_TIM_Base_MspInit+0x60>)
 8000f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f92:	4a12      	ldr	r2, [pc, #72]	; (8000fdc <HAL_TIM_Base_MspInit+0x60>)
 8000f94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f98:	6613      	str	r3, [r2, #96]	; 0x60
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <HAL_TIM_Base_MspInit+0x60>)
 8000f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000fa6:	e010      	b.n	8000fca <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fb0:	d10b      	bne.n	8000fca <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <HAL_TIM_Base_MspInit+0x60>)
 8000fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fb6:	4a09      	ldr	r2, [pc, #36]	; (8000fdc <HAL_TIM_Base_MspInit+0x60>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6593      	str	r3, [r2, #88]	; 0x58
 8000fbe:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <HAL_TIM_Base_MspInit+0x60>)
 8000fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	60bb      	str	r3, [r7, #8]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
}
 8000fca:	bf00      	nop
 8000fcc:	3714      	adds	r7, #20
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40012c00 	.word	0x40012c00
 8000fdc:	40021000 	.word	0x40021000

08000fe0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001000:	d11b      	bne.n	800103a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	4b10      	ldr	r3, [pc, #64]	; (8001044 <HAL_TIM_MspPostInit+0x64>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	4a0f      	ldr	r2, [pc, #60]	; (8001044 <HAL_TIM_MspPostInit+0x64>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b0d      	ldr	r3, [pc, #52]	; (8001044 <HAL_TIM_MspPostInit+0x64>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 800101a:	2308      	movs	r3, #8
 800101c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800102a:	2301      	movs	r3, #1
 800102c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	4619      	mov	r1, r3
 8001034:	4804      	ldr	r0, [pc, #16]	; (8001048 <HAL_TIM_MspPostInit+0x68>)
 8001036:	f000 fa43 	bl	80014c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800103a:	bf00      	nop
 800103c:	3720      	adds	r7, #32
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000
 8001048:	48000400 	.word	0x48000400

0800104c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001050:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001052:	4a15      	ldr	r2, [pc, #84]	; (80010a8 <MX_USART2_UART_Init+0x5c>)
 8001054:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001056:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001058:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800105c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800105e:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001072:	220c      	movs	r2, #12
 8001074:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800107c:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 800108a:	2200      	movs	r2, #0
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800108e:	4805      	ldr	r0, [pc, #20]	; (80010a4 <MX_USART2_UART_Init+0x58>)
 8001090:	f003 f964 	bl	800435c <HAL_UART_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800109a:	f7ff fc53 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000254 	.word	0x20000254
 80010a8:	40004400 	.word	0x40004400

080010ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b0a2      	sub	sp, #136	; 0x88
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	2260      	movs	r2, #96	; 0x60
 80010ca:	2100      	movs	r1, #0
 80010cc:	4618      	mov	r0, r3
 80010ce:	f003 ffc5 	bl	800505c <memset>
  if(uartHandle->Instance==USART2)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a20      	ldr	r2, [pc, #128]	; (8001158 <HAL_UART_MspInit+0xac>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d138      	bne.n	800114e <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010dc:	2302      	movs	r3, #2
 80010de:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010e0:	2300      	movs	r3, #0
 80010e2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 fa17 	bl	800251c <HAL_RCCEx_PeriphCLKConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010f4:	f7ff fc26 	bl	8000944 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010f8:	4b18      	ldr	r3, [pc, #96]	; (800115c <HAL_UART_MspInit+0xb0>)
 80010fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010fc:	4a17      	ldr	r2, [pc, #92]	; (800115c <HAL_UART_MspInit+0xb0>)
 80010fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001102:	6593      	str	r3, [r2, #88]	; 0x58
 8001104:	4b15      	ldr	r3, [pc, #84]	; (800115c <HAL_UART_MspInit+0xb0>)
 8001106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_UART_MspInit+0xb0>)
 8001112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001114:	4a11      	ldr	r2, [pc, #68]	; (800115c <HAL_UART_MspInit+0xb0>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111c:	4b0f      	ldr	r3, [pc, #60]	; (800115c <HAL_UART_MspInit+0xb0>)
 800111e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001120:	f003 0301 	and.w	r3, r3, #1
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001128:	230c      	movs	r3, #12
 800112a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113a:	2307      	movs	r3, #7
 800113c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001140:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001144:	4619      	mov	r1, r3
 8001146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114a:	f000 f9b9 	bl	80014c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800114e:	bf00      	nop
 8001150:	3788      	adds	r7, #136	; 0x88
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40004400 	.word	0x40004400
 800115c:	40021000 	.word	0x40021000

08001160 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001198 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001164:	f7ff fe2e 	bl	8000dc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001168:	480c      	ldr	r0, [pc, #48]	; (800119c <LoopForever+0x6>)
  ldr r1, =_edata
 800116a:	490d      	ldr	r1, [pc, #52]	; (80011a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800116c:	4a0d      	ldr	r2, [pc, #52]	; (80011a4 <LoopForever+0xe>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001170:	e002      	b.n	8001178 <LoopCopyDataInit>

08001172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001176:	3304      	adds	r3, #4

08001178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800117a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800117c:	d3f9      	bcc.n	8001172 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800117e:	4a0a      	ldr	r2, [pc, #40]	; (80011a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001180:	4c0a      	ldr	r4, [pc, #40]	; (80011ac <LoopForever+0x16>)
  movs r3, #0
 8001182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001184:	e001      	b.n	800118a <LoopFillZerobss>

08001186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001188:	3204      	adds	r2, #4

0800118a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800118a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800118c:	d3fb      	bcc.n	8001186 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800118e:	f003 ff41 	bl	8005014 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001192:	f7ff fadb 	bl	800074c <main>

08001196 <LoopForever>:

LoopForever:
    b LoopForever
 8001196:	e7fe      	b.n	8001196 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001198:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800119c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011a4:	08006b30 	.word	0x08006b30
  ldr r2, =_sbss
 80011a8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011ac:	200002ec 	.word	0x200002ec

080011b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011b0:	e7fe      	b.n	80011b0 <ADC1_IRQHandler>
	...

080011b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011ba:	2300      	movs	r3, #0
 80011bc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <HAL_Init+0x3c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a0b      	ldr	r2, [pc, #44]	; (80011f0 <HAL_Init+0x3c>)
 80011c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011c8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ca:	2003      	movs	r0, #3
 80011cc:	f000 f944 	bl	8001458 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d0:	2000      	movs	r0, #0
 80011d2:	f000 f80f 	bl	80011f4 <HAL_InitTick>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d002      	beq.n	80011e2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	71fb      	strb	r3, [r7, #7]
 80011e0:	e001      	b.n	80011e6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011e2:	f7ff fd19 	bl	8000c18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011e6:	79fb      	ldrb	r3, [r7, #7]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40022000 	.word	0x40022000

080011f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011fc:	2300      	movs	r3, #0
 80011fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001200:	4b17      	ldr	r3, [pc, #92]	; (8001260 <HAL_InitTick+0x6c>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d023      	beq.n	8001250 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001208:	4b16      	ldr	r3, [pc, #88]	; (8001264 <HAL_InitTick+0x70>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b14      	ldr	r3, [pc, #80]	; (8001260 <HAL_InitTick+0x6c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	4619      	mov	r1, r3
 8001212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001216:	fbb3 f3f1 	udiv	r3, r3, r1
 800121a:	fbb2 f3f3 	udiv	r3, r2, r3
 800121e:	4618      	mov	r0, r3
 8001220:	f000 f941 	bl	80014a6 <HAL_SYSTICK_Config>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d10f      	bne.n	800124a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b0f      	cmp	r3, #15
 800122e:	d809      	bhi.n	8001244 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001230:	2200      	movs	r2, #0
 8001232:	6879      	ldr	r1, [r7, #4]
 8001234:	f04f 30ff 	mov.w	r0, #4294967295
 8001238:	f000 f919 	bl	800146e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800123c:	4a0a      	ldr	r2, [pc, #40]	; (8001268 <HAL_InitTick+0x74>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	e007      	b.n	8001254 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	73fb      	strb	r3, [r7, #15]
 8001248:	e004      	b.n	8001254 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	73fb      	strb	r3, [r7, #15]
 800124e:	e001      	b.n	8001254 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001254:	7bfb      	ldrb	r3, [r7, #15]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000008 	.word	0x20000008
 8001264:	20000000 	.word	0x20000000
 8001268:	20000004 	.word	0x20000004

0800126c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <HAL_IncTick+0x20>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b06      	ldr	r3, [pc, #24]	; (8001290 <HAL_IncTick+0x24>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4413      	add	r3, r2
 800127c:	4a04      	ldr	r2, [pc, #16]	; (8001290 <HAL_IncTick+0x24>)
 800127e:	6013      	str	r3, [r2, #0]
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000008 	.word	0x20000008
 8001290:	200002d8 	.word	0x200002d8

08001294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return uwTick;
 8001298:	4b03      	ldr	r3, [pc, #12]	; (80012a8 <HAL_GetTick+0x14>)
 800129a:	681b      	ldr	r3, [r3, #0]
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	200002d8 	.word	0x200002d8

080012ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012b4:	f7ff ffee 	bl	8001294 <HAL_GetTick>
 80012b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c4:	d005      	beq.n	80012d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <HAL_Delay+0x44>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	461a      	mov	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4413      	add	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012d2:	bf00      	nop
 80012d4:	f7ff ffde 	bl	8001294 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d8f7      	bhi.n	80012d4 <HAL_Delay+0x28>
  {
  }
}
 80012e4:	bf00      	nop
 80012e6:	bf00      	nop
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000008 	.word	0x20000008

080012f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f003 0307 	and.w	r3, r3, #7
 8001302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <__NVIC_SetPriorityGrouping+0x44>)
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001310:	4013      	ands	r3, r2
 8001312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800131c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001326:	4a04      	ldr	r2, [pc, #16]	; (8001338 <__NVIC_SetPriorityGrouping+0x44>)
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	60d3      	str	r3, [r2, #12]
}
 800132c:	bf00      	nop
 800132e:	3714      	adds	r7, #20
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001340:	4b04      	ldr	r3, [pc, #16]	; (8001354 <__NVIC_GetPriorityGrouping+0x18>)
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	0a1b      	lsrs	r3, r3, #8
 8001346:	f003 0307 	and.w	r3, r3, #7
}
 800134a:	4618      	mov	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	6039      	str	r1, [r7, #0]
 8001362:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001368:	2b00      	cmp	r3, #0
 800136a:	db0a      	blt.n	8001382 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	b2da      	uxtb	r2, r3
 8001370:	490c      	ldr	r1, [pc, #48]	; (80013a4 <__NVIC_SetPriority+0x4c>)
 8001372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001376:	0112      	lsls	r2, r2, #4
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	440b      	add	r3, r1
 800137c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001380:	e00a      	b.n	8001398 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4908      	ldr	r1, [pc, #32]	; (80013a8 <__NVIC_SetPriority+0x50>)
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	f003 030f 	and.w	r3, r3, #15
 800138e:	3b04      	subs	r3, #4
 8001390:	0112      	lsls	r2, r2, #4
 8001392:	b2d2      	uxtb	r2, r2
 8001394:	440b      	add	r3, r1
 8001396:	761a      	strb	r2, [r3, #24]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000e100 	.word	0xe000e100
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b089      	sub	sp, #36	; 0x24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	f1c3 0307 	rsb	r3, r3, #7
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	bf28      	it	cs
 80013ca:	2304      	movcs	r3, #4
 80013cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	3304      	adds	r3, #4
 80013d2:	2b06      	cmp	r3, #6
 80013d4:	d902      	bls.n	80013dc <NVIC_EncodePriority+0x30>
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3b03      	subs	r3, #3
 80013da:	e000      	b.n	80013de <NVIC_EncodePriority+0x32>
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e0:	f04f 32ff 	mov.w	r2, #4294967295
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43da      	mvns	r2, r3
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	401a      	ands	r2, r3
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f4:	f04f 31ff 	mov.w	r1, #4294967295
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	fa01 f303 	lsl.w	r3, r1, r3
 80013fe:	43d9      	mvns	r1, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001404:	4313      	orrs	r3, r2
         );
}
 8001406:	4618      	mov	r0, r3
 8001408:	3724      	adds	r7, #36	; 0x24
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3b01      	subs	r3, #1
 8001420:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001424:	d301      	bcc.n	800142a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001426:	2301      	movs	r3, #1
 8001428:	e00f      	b.n	800144a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800142a:	4a0a      	ldr	r2, [pc, #40]	; (8001454 <SysTick_Config+0x40>)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3b01      	subs	r3, #1
 8001430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001432:	210f      	movs	r1, #15
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f7ff ff8e 	bl	8001358 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <SysTick_Config+0x40>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001442:	4b04      	ldr	r3, [pc, #16]	; (8001454 <SysTick_Config+0x40>)
 8001444:	2207      	movs	r2, #7
 8001446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	e000e010 	.word	0xe000e010

08001458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff47 	bl	80012f4 <__NVIC_SetPriorityGrouping>
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	4603      	mov	r3, r0
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001480:	f7ff ff5c 	bl	800133c <__NVIC_GetPriorityGrouping>
 8001484:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7ff ff8e 	bl	80013ac <NVIC_EncodePriority>
 8001490:	4602      	mov	r2, r0
 8001492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff5d 	bl	8001358 <__NVIC_SetPriority>
}
 800149e:	bf00      	nop
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ffb0 	bl	8001414 <SysTick_Config>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ce:	e154      	b.n	800177a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	2101      	movs	r1, #1
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	fa01 f303 	lsl.w	r3, r1, r3
 80014dc:	4013      	ands	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f000 8146 	beq.w	8001774 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f003 0303 	and.w	r3, r3, #3
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d005      	beq.n	8001500 <HAL_GPIO_Init+0x40>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d130      	bne.n	8001562 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	2203      	movs	r2, #3
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	43db      	mvns	r3, r3
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	68da      	ldr	r2, [r3, #12]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001536:	2201      	movs	r2, #1
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	4013      	ands	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	091b      	lsrs	r3, r3, #4
 800154c:	f003 0201 	and.w	r2, r3, #1
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	4313      	orrs	r3, r2
 800155a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f003 0303 	and.w	r3, r3, #3
 800156a:	2b03      	cmp	r3, #3
 800156c:	d017      	beq.n	800159e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	2203      	movs	r2, #3
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43db      	mvns	r3, r3
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	4013      	ands	r3, r2
 8001584:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 0303 	and.w	r3, r3, #3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d123      	bne.n	80015f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	08da      	lsrs	r2, r3, #3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	3208      	adds	r2, #8
 80015b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	f003 0307 	and.w	r3, r3, #7
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	220f      	movs	r2, #15
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43db      	mvns	r3, r3
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	691a      	ldr	r2, [r3, #16]
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	f003 0307 	and.w	r3, r3, #7
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	08da      	lsrs	r2, r3, #3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	3208      	adds	r2, #8
 80015ec:	6939      	ldr	r1, [r7, #16]
 80015ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	2203      	movs	r2, #3
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43db      	mvns	r3, r3
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	4013      	ands	r3, r2
 8001608:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 0203 	and.w	r2, r3, #3
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 80a0 	beq.w	8001774 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001634:	4b58      	ldr	r3, [pc, #352]	; (8001798 <HAL_GPIO_Init+0x2d8>)
 8001636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001638:	4a57      	ldr	r2, [pc, #348]	; (8001798 <HAL_GPIO_Init+0x2d8>)
 800163a:	f043 0301 	orr.w	r3, r3, #1
 800163e:	6613      	str	r3, [r2, #96]	; 0x60
 8001640:	4b55      	ldr	r3, [pc, #340]	; (8001798 <HAL_GPIO_Init+0x2d8>)
 8001642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800164c:	4a53      	ldr	r2, [pc, #332]	; (800179c <HAL_GPIO_Init+0x2dc>)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001658:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	220f      	movs	r2, #15
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	4013      	ands	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001676:	d019      	beq.n	80016ac <HAL_GPIO_Init+0x1ec>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a49      	ldr	r2, [pc, #292]	; (80017a0 <HAL_GPIO_Init+0x2e0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d013      	beq.n	80016a8 <HAL_GPIO_Init+0x1e8>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a48      	ldr	r2, [pc, #288]	; (80017a4 <HAL_GPIO_Init+0x2e4>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d00d      	beq.n	80016a4 <HAL_GPIO_Init+0x1e4>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a47      	ldr	r2, [pc, #284]	; (80017a8 <HAL_GPIO_Init+0x2e8>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d007      	beq.n	80016a0 <HAL_GPIO_Init+0x1e0>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a46      	ldr	r2, [pc, #280]	; (80017ac <HAL_GPIO_Init+0x2ec>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d101      	bne.n	800169c <HAL_GPIO_Init+0x1dc>
 8001698:	2304      	movs	r3, #4
 800169a:	e008      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 800169c:	2307      	movs	r3, #7
 800169e:	e006      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016a0:	2303      	movs	r3, #3
 80016a2:	e004      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016a4:	2302      	movs	r3, #2
 80016a6:	e002      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016a8:	2301      	movs	r3, #1
 80016aa:	e000      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016ac:	2300      	movs	r3, #0
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	f002 0203 	and.w	r2, r2, #3
 80016b4:	0092      	lsls	r2, r2, #2
 80016b6:	4093      	lsls	r3, r2
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016be:	4937      	ldr	r1, [pc, #220]	; (800179c <HAL_GPIO_Init+0x2dc>)
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	089b      	lsrs	r3, r3, #2
 80016c4:	3302      	adds	r3, #2
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016cc:	4b38      	ldr	r3, [pc, #224]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	43db      	mvns	r3, r3
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	4013      	ands	r3, r2
 80016da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016f0:	4a2f      	ldr	r2, [pc, #188]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	43db      	mvns	r3, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4013      	ands	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d003      	beq.n	800171a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4313      	orrs	r3, r2
 8001718:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800171a:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001720:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	43db      	mvns	r3, r3
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4313      	orrs	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001744:	4a1a      	ldr	r2, [pc, #104]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800174a:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	43db      	mvns	r3, r3
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	4013      	ands	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800176e:	4a10      	ldr	r2, [pc, #64]	; (80017b0 <HAL_GPIO_Init+0x2f0>)
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	3301      	adds	r3, #1
 8001778:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	fa22 f303 	lsr.w	r3, r2, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	f47f aea3 	bne.w	80014d0 <HAL_GPIO_Init+0x10>
  }
}
 800178a:	bf00      	nop
 800178c:	bf00      	nop
 800178e:	371c      	adds	r7, #28
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	40021000 	.word	0x40021000
 800179c:	40010000 	.word	0x40010000
 80017a0:	48000400 	.word	0x48000400
 80017a4:	48000800 	.word	0x48000800
 80017a8:	48000c00 	.word	0x48000c00
 80017ac:	48001000 	.word	0x48001000
 80017b0:	40010400 	.word	0x40010400

080017b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	807b      	strh	r3, [r7, #2]
 80017c0:	4613      	mov	r3, r2
 80017c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017c4:	787b      	ldrb	r3, [r7, #1]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017ca:	887a      	ldrh	r2, [r7, #2]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017d0:	e002      	b.n	80017d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017d2:	887a      	ldrh	r2, [r7, #2]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <HAL_PWREx_GetVoltageRange+0x18>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	40007000 	.word	0x40007000

08001800 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800180e:	d130      	bne.n	8001872 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001810:	4b23      	ldr	r3, [pc, #140]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800181c:	d038      	beq.n	8001890 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800181e:	4b20      	ldr	r3, [pc, #128]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001826:	4a1e      	ldr	r2, [pc, #120]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001828:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800182e:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2232      	movs	r2, #50	; 0x32
 8001834:	fb02 f303 	mul.w	r3, r2, r3
 8001838:	4a1b      	ldr	r2, [pc, #108]	; (80018a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0c9b      	lsrs	r3, r3, #18
 8001840:	3301      	adds	r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001844:	e002      	b.n	800184c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	3b01      	subs	r3, #1
 800184a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800184c:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800184e:	695b      	ldr	r3, [r3, #20]
 8001850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001854:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001858:	d102      	bne.n	8001860 <HAL_PWREx_ControlVoltageScaling+0x60>
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f2      	bne.n	8001846 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001860:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800186c:	d110      	bne.n	8001890 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e00f      	b.n	8001892 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001872:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800187a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800187e:	d007      	beq.n	8001890 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001880:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001888:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800188e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40007000 	.word	0x40007000
 80018a4:	20000000 	.word	0x20000000
 80018a8:	431bde83 	.word	0x431bde83

080018ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d102      	bne.n	80018c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	f000 bc02 	b.w	80020c4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018c0:	4b96      	ldr	r3, [pc, #600]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 030c 	and.w	r3, r3, #12
 80018c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018ca:	4b94      	ldr	r3, [pc, #592]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f003 0303 	and.w	r3, r3, #3
 80018d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0310 	and.w	r3, r3, #16
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f000 80e4 	beq.w	8001aaa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d007      	beq.n	80018f8 <HAL_RCC_OscConfig+0x4c>
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	2b0c      	cmp	r3, #12
 80018ec:	f040 808b 	bne.w	8001a06 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	f040 8087 	bne.w	8001a06 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018f8:	4b88      	ldr	r3, [pc, #544]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <HAL_RCC_OscConfig+0x64>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d101      	bne.n	8001910 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e3d9      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a1a      	ldr	r2, [r3, #32]
 8001914:	4b81      	ldr	r3, [pc, #516]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d004      	beq.n	800192a <HAL_RCC_OscConfig+0x7e>
 8001920:	4b7e      	ldr	r3, [pc, #504]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001928:	e005      	b.n	8001936 <HAL_RCC_OscConfig+0x8a>
 800192a:	4b7c      	ldr	r3, [pc, #496]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 800192c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001930:	091b      	lsrs	r3, r3, #4
 8001932:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001936:	4293      	cmp	r3, r2
 8001938:	d223      	bcs.n	8001982 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	4618      	mov	r0, r3
 8001940:	f000 fd8c 	bl	800245c <RCC_SetFlashLatencyFromMSIRange>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e3ba      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800194e:	4b73      	ldr	r3, [pc, #460]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a72      	ldr	r2, [pc, #456]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001954:	f043 0308 	orr.w	r3, r3, #8
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	4b70      	ldr	r3, [pc, #448]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a1b      	ldr	r3, [r3, #32]
 8001966:	496d      	ldr	r1, [pc, #436]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001968:	4313      	orrs	r3, r2
 800196a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800196c:	4b6b      	ldr	r3, [pc, #428]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	4968      	ldr	r1, [pc, #416]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]
 8001980:	e025      	b.n	80019ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001982:	4b66      	ldr	r3, [pc, #408]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a65      	ldr	r2, [pc, #404]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001988:	f043 0308 	orr.w	r3, r3, #8
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	4b63      	ldr	r3, [pc, #396]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a1b      	ldr	r3, [r3, #32]
 800199a:	4960      	ldr	r1, [pc, #384]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019a0:	4b5e      	ldr	r3, [pc, #376]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	495b      	ldr	r1, [pc, #364]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 80019b0:	4313      	orrs	r3, r2
 80019b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d109      	bne.n	80019ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a1b      	ldr	r3, [r3, #32]
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 fd4c 	bl	800245c <RCC_SetFlashLatencyFromMSIRange>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e37a      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019ce:	f000 fc81 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 80019d2:	4602      	mov	r2, r0
 80019d4:	4b51      	ldr	r3, [pc, #324]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	091b      	lsrs	r3, r3, #4
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	4950      	ldr	r1, [pc, #320]	; (8001b20 <HAL_RCC_OscConfig+0x274>)
 80019e0:	5ccb      	ldrb	r3, [r1, r3]
 80019e2:	f003 031f 	and.w	r3, r3, #31
 80019e6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ea:	4a4e      	ldr	r2, [pc, #312]	; (8001b24 <HAL_RCC_OscConfig+0x278>)
 80019ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019ee:	4b4e      	ldr	r3, [pc, #312]	; (8001b28 <HAL_RCC_OscConfig+0x27c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fbfe 	bl	80011f4 <HAL_InitTick>
 80019f8:	4603      	mov	r3, r0
 80019fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d052      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	e35e      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d032      	beq.n	8001a74 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a0e:	4b43      	ldr	r3, [pc, #268]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a42      	ldr	r2, [pc, #264]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a1a:	f7ff fc3b 	bl	8001294 <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a20:	e008      	b.n	8001a34 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a22:	f7ff fc37 	bl	8001294 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e347      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a34:	4b39      	ldr	r3, [pc, #228]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0302 	and.w	r3, r3, #2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0f0      	beq.n	8001a22 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a40:	4b36      	ldr	r3, [pc, #216]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a35      	ldr	r2, [pc, #212]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a46:	f043 0308 	orr.w	r3, r3, #8
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	4b33      	ldr	r3, [pc, #204]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	4930      	ldr	r1, [pc, #192]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a5e:	4b2f      	ldr	r3, [pc, #188]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	021b      	lsls	r3, r3, #8
 8001a6c:	492b      	ldr	r1, [pc, #172]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	604b      	str	r3, [r1, #4]
 8001a72:	e01a      	b.n	8001aaa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a74:	4b29      	ldr	r3, [pc, #164]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a28      	ldr	r2, [pc, #160]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a7a:	f023 0301 	bic.w	r3, r3, #1
 8001a7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a80:	f7ff fc08 	bl	8001294 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a88:	f7ff fc04 	bl	8001294 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e314      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a9a:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_OscConfig+0x1dc>
 8001aa6:	e000      	b.n	8001aaa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001aa8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d073      	beq.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	2b08      	cmp	r3, #8
 8001aba:	d005      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x21c>
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	d10e      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d10b      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac8:	4b14      	ldr	r3, [pc, #80]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d063      	beq.n	8001b9c <HAL_RCC_OscConfig+0x2f0>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d15f      	bne.n	8001b9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e2f1      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae8:	d106      	bne.n	8001af8 <HAL_RCC_OscConfig+0x24c>
 8001aea:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a0b      	ldr	r2, [pc, #44]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af4:	6013      	str	r3, [r2, #0]
 8001af6:	e025      	b.n	8001b44 <HAL_RCC_OscConfig+0x298>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b00:	d114      	bne.n	8001b2c <HAL_RCC_OscConfig+0x280>
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	4b03      	ldr	r3, [pc, #12]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a02      	ldr	r2, [pc, #8]	; (8001b1c <HAL_RCC_OscConfig+0x270>)
 8001b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	e013      	b.n	8001b44 <HAL_RCC_OscConfig+0x298>
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	080063a4 	.word	0x080063a4
 8001b24:	20000000 	.word	0x20000000
 8001b28:	20000004 	.word	0x20000004
 8001b2c:	4ba0      	ldr	r3, [pc, #640]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a9f      	ldr	r2, [pc, #636]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b36:	6013      	str	r3, [r2, #0]
 8001b38:	4b9d      	ldr	r3, [pc, #628]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a9c      	ldr	r2, [pc, #624]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d013      	beq.n	8001b74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4c:	f7ff fba2 	bl	8001294 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b54:	f7ff fb9e 	bl	8001294 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b64      	cmp	r3, #100	; 0x64
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e2ae      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b66:	4b92      	ldr	r3, [pc, #584]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2a8>
 8001b72:	e014      	b.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7ff fb8e 	bl	8001294 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b7c:	f7ff fb8a 	bl	8001294 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b64      	cmp	r3, #100	; 0x64
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e29a      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b8e:	4b88      	ldr	r3, [pc, #544]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x2d0>
 8001b9a:	e000      	b.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d060      	beq.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_OscConfig+0x310>
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	2b0c      	cmp	r3, #12
 8001bb4:	d119      	bne.n	8001bea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d116      	bne.n	8001bea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bbc:	4b7c      	ldr	r3, [pc, #496]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x328>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e277      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd4:	4b76      	ldr	r3, [pc, #472]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	061b      	lsls	r3, r3, #24
 8001be2:	4973      	ldr	r1, [pc, #460]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be8:	e040      	b.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d023      	beq.n	8001c3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bf2:	4b6f      	ldr	r3, [pc, #444]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a6e      	ldr	r2, [pc, #440]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfe:	f7ff fb49 	bl	8001294 <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c06:	f7ff fb45 	bl	8001294 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e255      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c18:	4b65      	ldr	r3, [pc, #404]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0f0      	beq.n	8001c06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c24:	4b62      	ldr	r3, [pc, #392]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	061b      	lsls	r3, r3, #24
 8001c32:	495f      	ldr	r1, [pc, #380]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]
 8001c38:	e018      	b.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c3a:	4b5d      	ldr	r3, [pc, #372]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a5c      	ldr	r2, [pc, #368]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c46:	f7ff fb25 	bl	8001294 <HAL_GetTick>
 8001c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c4c:	e008      	b.n	8001c60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c4e:	f7ff fb21 	bl	8001294 <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e231      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c60:	4b53      	ldr	r3, [pc, #332]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1f0      	bne.n	8001c4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d03c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d01c      	beq.n	8001cba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c80:	4b4b      	ldr	r3, [pc, #300]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c86:	4a4a      	ldr	r2, [pc, #296]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c90:	f7ff fb00 	bl	8001294 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c98:	f7ff fafc 	bl	8001294 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e20c      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001caa:	4b41      	ldr	r3, [pc, #260]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0ef      	beq.n	8001c98 <HAL_RCC_OscConfig+0x3ec>
 8001cb8:	e01b      	b.n	8001cf2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cba:	4b3d      	ldr	r3, [pc, #244]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001cc2:	f023 0301 	bic.w	r3, r3, #1
 8001cc6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cca:	f7ff fae3 	bl	8001294 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fadf 	bl	8001294 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e1ef      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ce4:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1ef      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 80a6 	beq.w	8001e4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d00:	2300      	movs	r3, #0
 8001d02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d04:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10d      	bne.n	8001d2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d10:	4b27      	ldr	r3, [pc, #156]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d14:	4a26      	ldr	r2, [pc, #152]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d1c:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d2c:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d118      	bne.n	8001d6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d38:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a1d      	ldr	r2, [pc, #116]	; (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d44:	f7ff faa6 	bl	8001294 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d4c:	f7ff faa2 	bl	8001294 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e1b2      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d5e:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <HAL_RCC_OscConfig+0x508>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d108      	bne.n	8001d84 <HAL_RCC_OscConfig+0x4d8>
 8001d72:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d78:	4a0d      	ldr	r2, [pc, #52]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d82:	e029      	b.n	8001dd8 <HAL_RCC_OscConfig+0x52c>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2b05      	cmp	r3, #5
 8001d8a:	d115      	bne.n	8001db8 <HAL_RCC_OscConfig+0x50c>
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d92:	4a07      	ldr	r2, [pc, #28]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da2:	4a03      	ldr	r2, [pc, #12]	; (8001db0 <HAL_RCC_OscConfig+0x504>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dac:	e014      	b.n	8001dd8 <HAL_RCC_OscConfig+0x52c>
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40007000 	.word	0x40007000
 8001db8:	4b9a      	ldr	r3, [pc, #616]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dbe:	4a99      	ldr	r2, [pc, #612]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001dc0:	f023 0301 	bic.w	r3, r3, #1
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dc8:	4b96      	ldr	r3, [pc, #600]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dce:	4a95      	ldr	r2, [pc, #596]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001dd0:	f023 0304 	bic.w	r3, r3, #4
 8001dd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d016      	beq.n	8001e0e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de0:	f7ff fa58 	bl	8001294 <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de6:	e00a      	b.n	8001dfe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de8:	f7ff fa54 	bl	8001294 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e162      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfe:	4b89      	ldr	r3, [pc, #548]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0ed      	beq.n	8001de8 <HAL_RCC_OscConfig+0x53c>
 8001e0c:	e015      	b.n	8001e3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e0e:	f7ff fa41 	bl	8001294 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e14:	e00a      	b.n	8001e2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e16:	f7ff fa3d 	bl	8001294 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e14b      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e2c:	4b7d      	ldr	r3, [pc, #500]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1ed      	bne.n	8001e16 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e3a:	7ffb      	ldrb	r3, [r7, #31]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e40:	4b78      	ldr	r3, [pc, #480]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e44:	4a77      	ldr	r2, [pc, #476]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e4a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0320 	and.w	r3, r3, #32
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d03c      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d01c      	beq.n	8001e9a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e60:	4b70      	ldr	r3, [pc, #448]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e66:	4a6f      	ldr	r2, [pc, #444]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e70:	f7ff fa10 	bl	8001294 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e78:	f7ff fa0c 	bl	8001294 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e11c      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e8a:	4b66      	ldr	r3, [pc, #408]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0ef      	beq.n	8001e78 <HAL_RCC_OscConfig+0x5cc>
 8001e98:	e01b      	b.n	8001ed2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e9a:	4b62      	ldr	r3, [pc, #392]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001e9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ea0:	4a60      	ldr	r2, [pc, #384]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001ea2:	f023 0301 	bic.w	r3, r3, #1
 8001ea6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eaa:	f7ff f9f3 	bl	8001294 <HAL_GetTick>
 8001eae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001eb0:	e008      	b.n	8001ec4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001eb2:	f7ff f9ef 	bl	8001294 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e0ff      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ec4:	4b57      	ldr	r3, [pc, #348]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001ec6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1ef      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f000 80f3 	beq.w	80020c2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	f040 80c9 	bne.w	8002078 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ee6:	4b4f      	ldr	r3, [pc, #316]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f003 0203 	and.w	r2, r3, #3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d12c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	3b01      	subs	r3, #1
 8001f06:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d123      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f16:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d11b      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f26:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d113      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f36:	085b      	lsrs	r3, r3, #1
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d109      	bne.n	8001f54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	085b      	lsrs	r3, r3, #1
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d06b      	beq.n	800202c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	2b0c      	cmp	r3, #12
 8001f58:	d062      	beq.n	8002020 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f5a:	4b32      	ldr	r3, [pc, #200]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e0ac      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f6a:	4b2e      	ldr	r3, [pc, #184]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a2d      	ldr	r2, [pc, #180]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001f70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f76:	f7ff f98d 	bl	8001294 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7e:	f7ff f989 	bl	8001294 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e099      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f90:	4b24      	ldr	r3, [pc, #144]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f0      	bne.n	8001f7e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f9c:	4b21      	ldr	r3, [pc, #132]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	4b21      	ldr	r3, [pc, #132]	; (8002028 <HAL_RCC_OscConfig+0x77c>)
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fac:	3a01      	subs	r2, #1
 8001fae:	0112      	lsls	r2, r2, #4
 8001fb0:	4311      	orrs	r1, r2
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fb6:	0212      	lsls	r2, r2, #8
 8001fb8:	4311      	orrs	r1, r2
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001fbe:	0852      	lsrs	r2, r2, #1
 8001fc0:	3a01      	subs	r2, #1
 8001fc2:	0552      	lsls	r2, r2, #21
 8001fc4:	4311      	orrs	r1, r2
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001fca:	0852      	lsrs	r2, r2, #1
 8001fcc:	3a01      	subs	r2, #1
 8001fce:	0652      	lsls	r2, r2, #25
 8001fd0:	4311      	orrs	r1, r2
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fd6:	06d2      	lsls	r2, r2, #27
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	4912      	ldr	r1, [pc, #72]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001fe0:	4b10      	ldr	r3, [pc, #64]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a0f      	ldr	r2, [pc, #60]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001fe6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fec:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	4a0c      	ldr	r2, [pc, #48]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8001ff2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ff8:	f7ff f94c 	bl	8001294 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002000:	f7ff f948 	bl	8001294 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e058      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002012:	4b04      	ldr	r3, [pc, #16]	; (8002024 <HAL_RCC_OscConfig+0x778>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d0f0      	beq.n	8002000 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800201e:	e050      	b.n	80020c2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e04f      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
 8002024:	40021000 	.word	0x40021000
 8002028:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800202c:	4b27      	ldr	r3, [pc, #156]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d144      	bne.n	80020c2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002038:	4b24      	ldr	r3, [pc, #144]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a23      	ldr	r2, [pc, #140]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 800203e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002042:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002044:	4b21      	ldr	r3, [pc, #132]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	4a20      	ldr	r2, [pc, #128]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 800204a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800204e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002050:	f7ff f920 	bl	8001294 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002058:	f7ff f91c 	bl	8001294 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e02c      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800206a:	4b18      	ldr	r3, [pc, #96]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f0      	beq.n	8002058 <HAL_RCC_OscConfig+0x7ac>
 8002076:	e024      	b.n	80020c2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	2b0c      	cmp	r3, #12
 800207c:	d01f      	beq.n	80020be <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800207e:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 8002084:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208a:	f7ff f903 	bl	8001294 <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002092:	f7ff f8ff 	bl	8001294 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e00f      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020a4:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d1f0      	bne.n	8002092 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 80020b2:	68da      	ldr	r2, [r3, #12]
 80020b4:	4905      	ldr	r1, [pc, #20]	; (80020cc <HAL_RCC_OscConfig+0x820>)
 80020b6:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_RCC_OscConfig+0x824>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	60cb      	str	r3, [r1, #12]
 80020bc:	e001      	b.n	80020c2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3720      	adds	r7, #32
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40021000 	.word	0x40021000
 80020d0:	feeefffc 	.word	0xfeeefffc

080020d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d101      	bne.n	80020e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0e7      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020e8:	4b75      	ldr	r3, [pc, #468]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d910      	bls.n	8002118 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f6:	4b72      	ldr	r3, [pc, #456]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 0207 	bic.w	r2, r3, #7
 80020fe:	4970      	ldr	r1, [pc, #448]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	4313      	orrs	r3, r2
 8002104:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002106:	4b6e      	ldr	r3, [pc, #440]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d001      	beq.n	8002118 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0cf      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d010      	beq.n	8002146 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	4b66      	ldr	r3, [pc, #408]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002130:	429a      	cmp	r2, r3
 8002132:	d908      	bls.n	8002146 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002134:	4b63      	ldr	r3, [pc, #396]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	4960      	ldr	r1, [pc, #384]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002142:	4313      	orrs	r3, r2
 8002144:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d04c      	beq.n	80021ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b03      	cmp	r3, #3
 8002158:	d107      	bne.n	800216a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800215a:	4b5a      	ldr	r3, [pc, #360]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d121      	bne.n	80021aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e0a6      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b02      	cmp	r3, #2
 8002170:	d107      	bne.n	8002182 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002172:	4b54      	ldr	r3, [pc, #336]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d115      	bne.n	80021aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e09a      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d107      	bne.n	800219a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800218a:	4b4e      	ldr	r3, [pc, #312]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d109      	bne.n	80021aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e08e      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800219a:	4b4a      	ldr	r3, [pc, #296]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e086      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021aa:	4b46      	ldr	r3, [pc, #280]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f023 0203 	bic.w	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4943      	ldr	r1, [pc, #268]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021bc:	f7ff f86a 	bl	8001294 <HAL_GetTick>
 80021c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021c2:	e00a      	b.n	80021da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c4:	f7ff f866 	bl	8001294 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e06e      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021da:	4b3a      	ldr	r3, [pc, #232]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 020c 	and.w	r2, r3, #12
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d1eb      	bne.n	80021c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d010      	beq.n	800221a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002204:	429a      	cmp	r2, r3
 8002206:	d208      	bcs.n	800221a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002208:	4b2e      	ldr	r3, [pc, #184]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	492b      	ldr	r1, [pc, #172]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002216:	4313      	orrs	r3, r2
 8002218:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800221a:	4b29      	ldr	r3, [pc, #164]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0307 	and.w	r3, r3, #7
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d210      	bcs.n	800224a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002228:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f023 0207 	bic.w	r2, r3, #7
 8002230:	4923      	ldr	r1, [pc, #140]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	4313      	orrs	r3, r2
 8002236:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002238:	4b21      	ldr	r3, [pc, #132]	; (80022c0 <HAL_RCC_ClockConfig+0x1ec>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d001      	beq.n	800224a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e036      	b.n	80022b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	d008      	beq.n	8002268 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002256:	4b1b      	ldr	r3, [pc, #108]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	4918      	ldr	r1, [pc, #96]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002264:	4313      	orrs	r3, r2
 8002266:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	2b00      	cmp	r3, #0
 8002272:	d009      	beq.n	8002288 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002274:	4b13      	ldr	r3, [pc, #76]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	4910      	ldr	r1, [pc, #64]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002284:	4313      	orrs	r3, r2
 8002286:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002288:	f000 f824 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 800228c:	4602      	mov	r2, r0
 800228e:	4b0d      	ldr	r3, [pc, #52]	; (80022c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	091b      	lsrs	r3, r3, #4
 8002294:	f003 030f 	and.w	r3, r3, #15
 8002298:	490b      	ldr	r1, [pc, #44]	; (80022c8 <HAL_RCC_ClockConfig+0x1f4>)
 800229a:	5ccb      	ldrb	r3, [r1, r3]
 800229c:	f003 031f 	and.w	r3, r3, #31
 80022a0:	fa22 f303 	lsr.w	r3, r2, r3
 80022a4:	4a09      	ldr	r2, [pc, #36]	; (80022cc <HAL_RCC_ClockConfig+0x1f8>)
 80022a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022a8:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <HAL_RCC_ClockConfig+0x1fc>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe ffa1 	bl	80011f4 <HAL_InitTick>
 80022b2:	4603      	mov	r3, r0
 80022b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80022b6:	7afb      	ldrb	r3, [r7, #11]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40022000 	.word	0x40022000
 80022c4:	40021000 	.word	0x40021000
 80022c8:	080063a4 	.word	0x080063a4
 80022cc:	20000000 	.word	0x20000000
 80022d0:	20000004 	.word	0x20000004

080022d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b089      	sub	sp, #36	; 0x24
 80022d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	2300      	movs	r3, #0
 80022e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022e2:	4b3e      	ldr	r3, [pc, #248]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 030c 	and.w	r3, r3, #12
 80022ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022ec:	4b3b      	ldr	r3, [pc, #236]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d005      	beq.n	8002308 <HAL_RCC_GetSysClockFreq+0x34>
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d121      	bne.n	8002346 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d11e      	bne.n	8002346 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002308:	4b34      	ldr	r3, [pc, #208]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d107      	bne.n	8002324 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002314:	4b31      	ldr	r3, [pc, #196]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002316:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800231a:	0a1b      	lsrs	r3, r3, #8
 800231c:	f003 030f 	and.w	r3, r3, #15
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	e005      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	091b      	lsrs	r3, r3, #4
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002330:	4a2b      	ldr	r2, [pc, #172]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002338:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10d      	bne.n	800235c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002344:	e00a      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	2b04      	cmp	r3, #4
 800234a:	d102      	bne.n	8002352 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800234c:	4b25      	ldr	r3, [pc, #148]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800234e:	61bb      	str	r3, [r7, #24]
 8002350:	e004      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	2b08      	cmp	r3, #8
 8002356:	d101      	bne.n	800235c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002358:	4b23      	ldr	r3, [pc, #140]	; (80023e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800235a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	2b0c      	cmp	r3, #12
 8002360:	d134      	bne.n	80023cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002362:	4b1e      	ldr	r3, [pc, #120]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d003      	beq.n	800237a <HAL_RCC_GetSysClockFreq+0xa6>
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	2b03      	cmp	r3, #3
 8002376:	d003      	beq.n	8002380 <HAL_RCC_GetSysClockFreq+0xac>
 8002378:	e005      	b.n	8002386 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800237a:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800237c:	617b      	str	r3, [r7, #20]
      break;
 800237e:	e005      	b.n	800238c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002380:	4b19      	ldr	r3, [pc, #100]	; (80023e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002382:	617b      	str	r3, [r7, #20]
      break;
 8002384:	e002      	b.n	800238c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	617b      	str	r3, [r7, #20]
      break;
 800238a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800238c:	4b13      	ldr	r3, [pc, #76]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	3301      	adds	r3, #1
 8002398:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800239a:	4b10      	ldr	r3, [pc, #64]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	0a1b      	lsrs	r3, r3, #8
 80023a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	fb03 f202 	mul.w	r2, r3, r2
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <HAL_RCC_GetSysClockFreq+0x108>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	0e5b      	lsrs	r3, r3, #25
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	3301      	adds	r3, #1
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80023cc:	69bb      	ldr	r3, [r7, #24]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3724      	adds	r7, #36	; 0x24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	40021000 	.word	0x40021000
 80023e0:	080063bc 	.word	0x080063bc
 80023e4:	00f42400 	.word	0x00f42400
 80023e8:	007a1200 	.word	0x007a1200

080023ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023f0:	4b03      	ldr	r3, [pc, #12]	; (8002400 <HAL_RCC_GetHCLKFreq+0x14>)
 80023f2:	681b      	ldr	r3, [r3, #0]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20000000 	.word	0x20000000

08002404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002408:	f7ff fff0 	bl	80023ec <HAL_RCC_GetHCLKFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	0a1b      	lsrs	r3, r3, #8
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	4904      	ldr	r1, [pc, #16]	; (800242c <HAL_RCC_GetPCLK1Freq+0x28>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002424:	4618      	mov	r0, r3
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40021000 	.word	0x40021000
 800242c:	080063b4 	.word	0x080063b4

08002430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002434:	f7ff ffda 	bl	80023ec <HAL_RCC_GetHCLKFreq>
 8002438:	4602      	mov	r2, r0
 800243a:	4b06      	ldr	r3, [pc, #24]	; (8002454 <HAL_RCC_GetPCLK2Freq+0x24>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	0adb      	lsrs	r3, r3, #11
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	4904      	ldr	r1, [pc, #16]	; (8002458 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002446:	5ccb      	ldrb	r3, [r1, r3]
 8002448:	f003 031f 	and.w	r3, r3, #31
 800244c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002450:	4618      	mov	r0, r3
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40021000 	.word	0x40021000
 8002458:	080063b4 	.word	0x080063b4

0800245c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002464:	2300      	movs	r3, #0
 8002466:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002468:	4b2a      	ldr	r3, [pc, #168]	; (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800246a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d003      	beq.n	800247c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002474:	f7ff f9b6 	bl	80017e4 <HAL_PWREx_GetVoltageRange>
 8002478:	6178      	str	r0, [r7, #20]
 800247a:	e014      	b.n	80024a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800247c:	4b25      	ldr	r3, [pc, #148]	; (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800247e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002480:	4a24      	ldr	r2, [pc, #144]	; (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002486:	6593      	str	r3, [r2, #88]	; 0x58
 8002488:	4b22      	ldr	r3, [pc, #136]	; (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800248a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002494:	f7ff f9a6 	bl	80017e4 <HAL_PWREx_GetVoltageRange>
 8002498:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800249a:	4b1e      	ldr	r3, [pc, #120]	; (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800249c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249e:	4a1d      	ldr	r2, [pc, #116]	; (8002514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024a4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024ac:	d10b      	bne.n	80024c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b80      	cmp	r3, #128	; 0x80
 80024b2:	d919      	bls.n	80024e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2ba0      	cmp	r3, #160	; 0xa0
 80024b8:	d902      	bls.n	80024c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024ba:	2302      	movs	r3, #2
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	e013      	b.n	80024e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024c0:	2301      	movs	r3, #1
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	e010      	b.n	80024e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b80      	cmp	r3, #128	; 0x80
 80024ca:	d902      	bls.n	80024d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80024cc:	2303      	movs	r3, #3
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	e00a      	b.n	80024e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2b80      	cmp	r3, #128	; 0x80
 80024d6:	d102      	bne.n	80024de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024d8:	2302      	movs	r3, #2
 80024da:	613b      	str	r3, [r7, #16]
 80024dc:	e004      	b.n	80024e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b70      	cmp	r3, #112	; 0x70
 80024e2:	d101      	bne.n	80024e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024e4:	2301      	movs	r3, #1
 80024e6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024e8:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f023 0207 	bic.w	r2, r3, #7
 80024f0:	4909      	ldr	r1, [pc, #36]	; (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80024f8:	4b07      	ldr	r3, [pc, #28]	; (8002518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	429a      	cmp	r2, r3
 8002504:	d001      	beq.n	800250a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40021000 	.word	0x40021000
 8002518:	40022000 	.word	0x40022000

0800251c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002524:	2300      	movs	r3, #0
 8002526:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002528:	2300      	movs	r3, #0
 800252a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002534:	2b00      	cmp	r3, #0
 8002536:	d031      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002540:	d01a      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002542:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002546:	d814      	bhi.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002548:	2b00      	cmp	r3, #0
 800254a:	d009      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800254c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002550:	d10f      	bne.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002552:	4b5d      	ldr	r3, [pc, #372]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	4a5c      	ldr	r2, [pc, #368]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800255c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800255e:	e00c      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3304      	adds	r3, #4
 8002564:	2100      	movs	r1, #0
 8002566:	4618      	mov	r0, r3
 8002568:	f000 fa22 	bl	80029b0 <RCCEx_PLLSAI1_Config>
 800256c:	4603      	mov	r3, r0
 800256e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002570:	e003      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	74fb      	strb	r3, [r7, #19]
      break;
 8002576:	e000      	b.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002578:	bf00      	nop
    }

    if(ret == HAL_OK)
 800257a:	7cfb      	ldrb	r3, [r7, #19]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10b      	bne.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002580:	4b51      	ldr	r3, [pc, #324]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002586:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	494e      	ldr	r1, [pc, #312]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002590:	4313      	orrs	r3, r2
 8002592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002596:	e001      	b.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002598:	7cfb      	ldrb	r3, [r7, #19]
 800259a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 809e 	beq.w	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025aa:	2300      	movs	r3, #0
 80025ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025ae:	4b46      	ldr	r3, [pc, #280]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e000      	b.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80025be:	2300      	movs	r3, #0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00d      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025c4:	4b40      	ldr	r3, [pc, #256]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c8:	4a3f      	ldr	r2, [pc, #252]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ce:	6593      	str	r3, [r2, #88]	; 0x58
 80025d0:	4b3d      	ldr	r3, [pc, #244]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025dc:	2301      	movs	r3, #1
 80025de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025e0:	4b3a      	ldr	r3, [pc, #232]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a39      	ldr	r2, [pc, #228]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80025e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025ec:	f7fe fe52 	bl	8001294 <HAL_GetTick>
 80025f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025f2:	e009      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025f4:	f7fe fe4e 	bl	8001294 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d902      	bls.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	74fb      	strb	r3, [r7, #19]
        break;
 8002606:	e005      	b.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002608:	4b30      	ldr	r3, [pc, #192]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0ef      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002614:	7cfb      	ldrb	r3, [r7, #19]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d15a      	bne.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800261a:	4b2b      	ldr	r3, [pc, #172]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800261c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002620:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002624:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d01e      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	429a      	cmp	r2, r3
 8002634:	d019      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002636:	4b24      	ldr	r3, [pc, #144]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002640:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002642:	4b21      	ldr	r3, [pc, #132]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002648:	4a1f      	ldr	r2, [pc, #124]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800264a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002652:	4b1d      	ldr	r3, [pc, #116]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002658:	4a1b      	ldr	r2, [pc, #108]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800265a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800265e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002662:	4a19      	ldr	r2, [pc, #100]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f003 0301 	and.w	r3, r3, #1
 8002670:	2b00      	cmp	r3, #0
 8002672:	d016      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002674:	f7fe fe0e 	bl	8001294 <HAL_GetTick>
 8002678:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800267a:	e00b      	b.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800267c:	f7fe fe0a 	bl	8001294 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	f241 3288 	movw	r2, #5000	; 0x1388
 800268a:	4293      	cmp	r3, r2
 800268c:	d902      	bls.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	74fb      	strb	r3, [r7, #19]
            break;
 8002692:	e006      	b.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002694:	4b0c      	ldr	r3, [pc, #48]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0ec      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d10b      	bne.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026a8:	4b07      	ldr	r3, [pc, #28]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b6:	4904      	ldr	r1, [pc, #16]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80026be:	e009      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026c0:	7cfb      	ldrb	r3, [r7, #19]
 80026c2:	74bb      	strb	r3, [r7, #18]
 80026c4:	e006      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80026c6:	bf00      	nop
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026d0:	7cfb      	ldrb	r3, [r7, #19]
 80026d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026d4:	7c7b      	ldrb	r3, [r7, #17]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d105      	bne.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026da:	4b8d      	ldr	r3, [pc, #564]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026de:	4a8c      	ldr	r2, [pc, #560]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026f2:	4b87      	ldr	r3, [pc, #540]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80026f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f8:	f023 0203 	bic.w	r2, r3, #3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a1b      	ldr	r3, [r3, #32]
 8002700:	4983      	ldr	r1, [pc, #524]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002702:	4313      	orrs	r3, r2
 8002704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002714:	4b7e      	ldr	r3, [pc, #504]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271a:	f023 020c 	bic.w	r2, r3, #12
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002722:	497b      	ldr	r1, [pc, #492]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0304 	and.w	r3, r3, #4
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002736:	4b76      	ldr	r3, [pc, #472]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002744:	4972      	ldr	r1, [pc, #456]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0320 	and.w	r3, r3, #32
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00a      	beq.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002758:	4b6d      	ldr	r3, [pc, #436]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002766:	496a      	ldr	r1, [pc, #424]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002768:	4313      	orrs	r3, r2
 800276a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00a      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800277a:	4b65      	ldr	r3, [pc, #404]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800277c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002780:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002788:	4961      	ldr	r1, [pc, #388]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800278a:	4313      	orrs	r3, r2
 800278c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00a      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800279c:	4b5c      	ldr	r3, [pc, #368]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800279e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	4959      	ldr	r1, [pc, #356]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00a      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027be:	4b54      	ldr	r3, [pc, #336]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80027c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027cc:	4950      	ldr	r1, [pc, #320]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00a      	beq.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027e0:	4b4b      	ldr	r3, [pc, #300]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80027e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ee:	4948      	ldr	r1, [pc, #288]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00a      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002802:	4b43      	ldr	r3, [pc, #268]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002808:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002810:	493f      	ldr	r1, [pc, #252]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002812:	4313      	orrs	r3, r2
 8002814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d028      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002824:	4b3a      	ldr	r3, [pc, #232]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002832:	4937      	ldr	r1, [pc, #220]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002834:	4313      	orrs	r3, r2
 8002836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800283e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002842:	d106      	bne.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002844:	4b32      	ldr	r3, [pc, #200]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	4a31      	ldr	r2, [pc, #196]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800284a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800284e:	60d3      	str	r3, [r2, #12]
 8002850:	e011      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002856:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800285a:	d10c      	bne.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3304      	adds	r3, #4
 8002860:	2101      	movs	r1, #1
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f8a4 	bl	80029b0 <RCCEx_PLLSAI1_Config>
 8002868:	4603      	mov	r3, r0
 800286a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800286c:	7cfb      	ldrb	r3, [r7, #19]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8002872:	7cfb      	ldrb	r3, [r7, #19]
 8002874:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d028      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002882:	4b23      	ldr	r3, [pc, #140]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002888:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002890:	491f      	ldr	r1, [pc, #124]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028a0:	d106      	bne.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028a2:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	4a1a      	ldr	r2, [pc, #104]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80028a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028ac:	60d3      	str	r3, [r2, #12]
 80028ae:	e011      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028b8:	d10c      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	3304      	adds	r3, #4
 80028be:	2101      	movs	r1, #1
 80028c0:	4618      	mov	r0, r3
 80028c2:	f000 f875 	bl	80029b0 <RCCEx_PLLSAI1_Config>
 80028c6:	4603      	mov	r3, r0
 80028c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028ca:	7cfb      	ldrb	r3, [r7, #19]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80028d0:	7cfb      	ldrb	r3, [r7, #19]
 80028d2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d02b      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028e0:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80028e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ee:	4908      	ldr	r1, [pc, #32]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028fe:	d109      	bne.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002900:	4b03      	ldr	r3, [pc, #12]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	4a02      	ldr	r2, [pc, #8]	; (8002910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002906:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800290a:	60d3      	str	r3, [r2, #12]
 800290c:	e014      	b.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800290e:	bf00      	nop
 8002910:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002918:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800291c:	d10c      	bne.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	3304      	adds	r3, #4
 8002922:	2101      	movs	r1, #1
 8002924:	4618      	mov	r0, r3
 8002926:	f000 f843 	bl	80029b0 <RCCEx_PLLSAI1_Config>
 800292a:	4603      	mov	r3, r0
 800292c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800292e:	7cfb      	ldrb	r3, [r7, #19]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8002934:	7cfb      	ldrb	r3, [r7, #19]
 8002936:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d01c      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002944:	4b19      	ldr	r3, [pc, #100]	; (80029ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800294a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002952:	4916      	ldr	r1, [pc, #88]	; (80029ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800295e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002962:	d10c      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3304      	adds	r3, #4
 8002968:	2102      	movs	r1, #2
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f820 	bl	80029b0 <RCCEx_PLLSAI1_Config>
 8002970:	4603      	mov	r3, r0
 8002972:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002974:	7cfb      	ldrb	r3, [r7, #19]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800297a:	7cfb      	ldrb	r3, [r7, #19]
 800297c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00a      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800298a:	4b08      	ldr	r3, [pc, #32]	; (80029ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800298c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002990:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002998:	4904      	ldr	r1, [pc, #16]	; (80029ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800299a:	4313      	orrs	r3, r2
 800299c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000

080029b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029be:	4b74      	ldr	r3, [pc, #464]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d018      	beq.n	80029fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80029ca:	4b71      	ldr	r3, [pc, #452]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f003 0203 	and.w	r2, r3, #3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d10d      	bne.n	80029f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
       ||
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d009      	beq.n	80029f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80029e2:	4b6b      	ldr	r3, [pc, #428]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	091b      	lsrs	r3, r3, #4
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	1c5a      	adds	r2, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
       ||
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d047      	beq.n	8002a86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	73fb      	strb	r3, [r7, #15]
 80029fa:	e044      	b.n	8002a86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d018      	beq.n	8002a36 <RCCEx_PLLSAI1_Config+0x86>
 8002a04:	2b03      	cmp	r3, #3
 8002a06:	d825      	bhi.n	8002a54 <RCCEx_PLLSAI1_Config+0xa4>
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d002      	beq.n	8002a12 <RCCEx_PLLSAI1_Config+0x62>
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d009      	beq.n	8002a24 <RCCEx_PLLSAI1_Config+0x74>
 8002a10:	e020      	b.n	8002a54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a12:	4b5f      	ldr	r3, [pc, #380]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d11d      	bne.n	8002a5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a22:	e01a      	b.n	8002a5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a24:	4b5a      	ldr	r3, [pc, #360]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d116      	bne.n	8002a5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a34:	e013      	b.n	8002a5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a36:	4b56      	ldr	r3, [pc, #344]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d10f      	bne.n	8002a62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a42:	4b53      	ldr	r3, [pc, #332]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d109      	bne.n	8002a62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a52:	e006      	b.n	8002a62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	73fb      	strb	r3, [r7, #15]
      break;
 8002a58:	e004      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e002      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e000      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a62:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10d      	bne.n	8002a86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a6a:	4b49      	ldr	r3, [pc, #292]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6819      	ldr	r1, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	011b      	lsls	r3, r3, #4
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	4943      	ldr	r1, [pc, #268]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d17c      	bne.n	8002b86 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a8c:	4b40      	ldr	r3, [pc, #256]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a3f      	ldr	r2, [pc, #252]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a98:	f7fe fbfc 	bl	8001294 <HAL_GetTick>
 8002a9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a9e:	e009      	b.n	8002ab4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002aa0:	f7fe fbf8 	bl	8001294 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d902      	bls.n	8002ab4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	73fb      	strb	r3, [r7, #15]
        break;
 8002ab2:	e005      	b.n	8002ac0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ab4:	4b36      	ldr	r3, [pc, #216]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1ef      	bne.n	8002aa0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ac0:	7bfb      	ldrb	r3, [r7, #15]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d15f      	bne.n	8002b86 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d110      	bne.n	8002aee <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002acc:	4b30      	ldr	r3, [pc, #192]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002ad4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6892      	ldr	r2, [r2, #8]
 8002adc:	0211      	lsls	r1, r2, #8
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	68d2      	ldr	r2, [r2, #12]
 8002ae2:	06d2      	lsls	r2, r2, #27
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	492a      	ldr	r1, [pc, #168]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	610b      	str	r3, [r1, #16]
 8002aec:	e027      	b.n	8002b3e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d112      	bne.n	8002b1a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002af4:	4b26      	ldr	r3, [pc, #152]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002afc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	6892      	ldr	r2, [r2, #8]
 8002b04:	0211      	lsls	r1, r2, #8
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6912      	ldr	r2, [r2, #16]
 8002b0a:	0852      	lsrs	r2, r2, #1
 8002b0c:	3a01      	subs	r2, #1
 8002b0e:	0552      	lsls	r2, r2, #21
 8002b10:	430a      	orrs	r2, r1
 8002b12:	491f      	ldr	r1, [pc, #124]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	610b      	str	r3, [r1, #16]
 8002b18:	e011      	b.n	8002b3e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b1a:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b1c:	691b      	ldr	r3, [r3, #16]
 8002b1e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6892      	ldr	r2, [r2, #8]
 8002b2a:	0211      	lsls	r1, r2, #8
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	6952      	ldr	r2, [r2, #20]
 8002b30:	0852      	lsrs	r2, r2, #1
 8002b32:	3a01      	subs	r2, #1
 8002b34:	0652      	lsls	r2, r2, #25
 8002b36:	430a      	orrs	r2, r1
 8002b38:	4915      	ldr	r1, [pc, #84]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b3e:	4b14      	ldr	r3, [pc, #80]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a13      	ldr	r2, [pc, #76]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b48:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4a:	f7fe fba3 	bl	8001294 <HAL_GetTick>
 8002b4e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b50:	e009      	b.n	8002b66 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b52:	f7fe fb9f 	bl	8001294 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d902      	bls.n	8002b66 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	73fb      	strb	r3, [r7, #15]
          break;
 8002b64:	e005      	b.n	8002b72 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b66:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0ef      	beq.n	8002b52 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002b72:	7bfb      	ldrb	r3, [r7, #15]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d106      	bne.n	8002b86 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b78:	4b05      	ldr	r3, [pc, #20]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	4903      	ldr	r1, [pc, #12]	; (8002b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40021000 	.word	0x40021000

08002b94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e095      	b.n	8002cd2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d108      	bne.n	8002bc0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bb6:	d009      	beq.n	8002bcc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	61da      	str	r2, [r3, #28]
 8002bbe:	e005      	b.n	8002bcc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d106      	bne.n	8002bec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7fd ff6c 	bl	8000ac4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c02:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c0c:	d902      	bls.n	8002c14 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	e002      	b.n	8002c1a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c18:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002c22:	d007      	beq.n	8002c34 <HAL_SPI_Init+0xa0>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c2c:	d002      	beq.n	8002c34 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002c44:	431a      	orrs	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c76:	ea42 0103 	orr.w	r1, r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c7e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	0c1b      	lsrs	r3, r3, #16
 8002c90:	f003 0204 	and.w	r2, r3, #4
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002cb0:	ea42 0103 	orr.w	r1, r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b08a      	sub	sp, #40	; 0x28
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	60f8      	str	r0, [r7, #12]
 8002ce2:	60b9      	str	r1, [r7, #8]
 8002ce4:	607a      	str	r2, [r7, #4]
 8002ce6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002cec:	2300      	movs	r3, #0
 8002cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_SPI_TransmitReceive+0x26>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e1fb      	b.n	80030f8 <HAL_SPI_TransmitReceive+0x41e>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d08:	f7fe fac4 	bl	8001294 <HAL_GetTick>
 8002d0c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002d14:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002d1c:	887b      	ldrh	r3, [r7, #2]
 8002d1e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002d20:	887b      	ldrh	r3, [r7, #2]
 8002d22:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d24:	7efb      	ldrb	r3, [r7, #27]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d00e      	beq.n	8002d48 <HAL_SPI_TransmitReceive+0x6e>
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d30:	d106      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d102      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x66>
 8002d3a:	7efb      	ldrb	r3, [r7, #27]
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d003      	beq.n	8002d48 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002d40:	2302      	movs	r3, #2
 8002d42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002d46:	e1cd      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d005      	beq.n	8002d5a <HAL_SPI_TransmitReceive+0x80>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d002      	beq.n	8002d5a <HAL_SPI_TransmitReceive+0x80>
 8002d54:	887b      	ldrh	r3, [r7, #2]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d103      	bne.n	8002d62 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002d60:	e1c0      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d003      	beq.n	8002d76 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2205      	movs	r2, #5
 8002d72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	887a      	ldrh	r2, [r7, #2]
 8002d86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	887a      	ldrh	r2, [r7, #2]
 8002d8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	68ba      	ldr	r2, [r7, #8]
 8002d96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	887a      	ldrh	r2, [r7, #2]
 8002d9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	887a      	ldrh	r2, [r7, #2]
 8002da2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002db8:	d802      	bhi.n	8002dc0 <HAL_SPI_TransmitReceive+0xe6>
 8002dba:	8a3b      	ldrh	r3, [r7, #16]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d908      	bls.n	8002dd2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	e007      	b.n	8002de2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002de0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dec:	2b40      	cmp	r3, #64	; 0x40
 8002dee:	d007      	beq.n	8002e00 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e08:	d97c      	bls.n	8002f04 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_SPI_TransmitReceive+0x13e>
 8002e12:	8a7b      	ldrh	r3, [r7, #18]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d169      	bne.n	8002eec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1c:	881a      	ldrh	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e28:	1c9a      	adds	r2, r3, #2
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	3b01      	subs	r3, #1
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e3c:	e056      	b.n	8002eec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d11b      	bne.n	8002e84 <HAL_SPI_TransmitReceive+0x1aa>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d016      	beq.n	8002e84 <HAL_SPI_TransmitReceive+0x1aa>
 8002e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d113      	bne.n	8002e84 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e60:	881a      	ldrh	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6c:	1c9a      	adds	r2, r3, #2
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d11c      	bne.n	8002ecc <HAL_SPI_TransmitReceive+0x1f2>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d016      	beq.n	8002ecc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68da      	ldr	r2, [r3, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	b292      	uxth	r2, r2
 8002eaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	1c9a      	adds	r2, r3, #2
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002ecc:	f7fe f9e2 	bl	8001294 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d807      	bhi.n	8002eec <HAL_SPI_TransmitReceive+0x212>
 8002edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee2:	d003      	beq.n	8002eec <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002eea:	e0fb      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1a3      	bne.n	8002e3e <HAL_SPI_TransmitReceive+0x164>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d19d      	bne.n	8002e3e <HAL_SPI_TransmitReceive+0x164>
 8002f02:	e0df      	b.n	80030c4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <HAL_SPI_TransmitReceive+0x23a>
 8002f0c:	8a7b      	ldrh	r3, [r7, #18]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	f040 80cb 	bne.w	80030aa <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d912      	bls.n	8002f44 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f22:	881a      	ldrh	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f2e:	1c9a      	adds	r2, r3, #2
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	3b02      	subs	r3, #2
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f42:	e0b2      	b.n	80030aa <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	330c      	adds	r3, #12
 8002f4e:	7812      	ldrb	r2, [r2, #0]
 8002f50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	3b01      	subs	r3, #1
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f6a:	e09e      	b.n	80030aa <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d134      	bne.n	8002fe4 <HAL_SPI_TransmitReceive+0x30a>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d02f      	beq.n	8002fe4 <HAL_SPI_TransmitReceive+0x30a>
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d12c      	bne.n	8002fe4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d912      	bls.n	8002fba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	881a      	ldrh	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	1c9a      	adds	r2, r3, #2
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b02      	subs	r3, #2
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fb8:	e012      	b.n	8002fe0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	330c      	adds	r3, #12
 8002fc4:	7812      	ldrb	r2, [r2, #0]
 8002fc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d148      	bne.n	8003084 <HAL_SPI_TransmitReceive+0x3aa>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d042      	beq.n	8003084 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003004:	b29b      	uxth	r3, r3
 8003006:	2b01      	cmp	r3, #1
 8003008:	d923      	bls.n	8003052 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	b292      	uxth	r2, r2
 8003016:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301c:	1c9a      	adds	r2, r3, #2
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003028:	b29b      	uxth	r3, r3
 800302a:	3b02      	subs	r3, #2
 800302c:	b29a      	uxth	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800303a:	b29b      	uxth	r3, r3
 800303c:	2b01      	cmp	r3, #1
 800303e:	d81f      	bhi.n	8003080 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800304e:	605a      	str	r2, [r3, #4]
 8003050:	e016      	b.n	8003080 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f103 020c 	add.w	r2, r3, #12
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	7812      	ldrb	r2, [r2, #0]
 8003060:	b2d2      	uxtb	r2, r2
 8003062:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003068:	1c5a      	adds	r2, r3, #1
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003074:	b29b      	uxth	r3, r3
 8003076:	3b01      	subs	r3, #1
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003080:	2301      	movs	r3, #1
 8003082:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003084:	f7fe f906 	bl	8001294 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003090:	429a      	cmp	r2, r3
 8003092:	d803      	bhi.n	800309c <HAL_SPI_TransmitReceive+0x3c2>
 8003094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309a:	d102      	bne.n	80030a2 <HAL_SPI_TransmitReceive+0x3c8>
 800309c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d103      	bne.n	80030aa <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80030a8:	e01c      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f47f af5b 	bne.w	8002f6c <HAL_SPI_TransmitReceive+0x292>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f47f af54 	bne.w	8002f6c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030c4:	69fa      	ldr	r2, [r7, #28]
 80030c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f000 f937 	bl	800333c <SPI_EndRxTxTransaction>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d006      	beq.n	80030e2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2220      	movs	r2, #32
 80030de:	661a      	str	r2, [r3, #96]	; 0x60
 80030e0:	e000      	b.n	80030e4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80030e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80030f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3728      	adds	r7, #40	; 0x28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b088      	sub	sp, #32
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003110:	f7fe f8c0 	bl	8001294 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	4413      	add	r3, r2
 800311e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003120:	f7fe f8b8 	bl	8001294 <HAL_GetTick>
 8003124:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003126:	4b39      	ldr	r3, [pc, #228]	; (800320c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	015b      	lsls	r3, r3, #5
 800312c:	0d1b      	lsrs	r3, r3, #20
 800312e:	69fa      	ldr	r2, [r7, #28]
 8003130:	fb02 f303 	mul.w	r3, r2, r3
 8003134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003136:	e054      	b.n	80031e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313e:	d050      	beq.n	80031e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003140:	f7fe f8a8 	bl	8001294 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	69fa      	ldr	r2, [r7, #28]
 800314c:	429a      	cmp	r2, r3
 800314e:	d902      	bls.n	8003156 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d13d      	bne.n	80031d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003164:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800316e:	d111      	bne.n	8003194 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003178:	d004      	beq.n	8003184 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003182:	d107      	bne.n	8003194 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003192:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003198:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800319c:	d10f      	bne.n	80031be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e017      	b.n	8003202 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	3b01      	subs	r3, #1
 80031e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4013      	ands	r3, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	bf0c      	ite	eq
 80031f2:	2301      	moveq	r3, #1
 80031f4:	2300      	movne	r3, #0
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	461a      	mov	r2, r3
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d19b      	bne.n	8003138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3720      	adds	r7, #32
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000000 	.word	0x20000000

08003210 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	; 0x28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003222:	f7fe f837 	bl	8001294 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800322a:	1a9b      	subs	r3, r3, r2
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	4413      	add	r3, r2
 8003230:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003232:	f7fe f82f 	bl	8001294 <HAL_GetTick>
 8003236:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	330c      	adds	r3, #12
 800323e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003240:	4b3d      	ldr	r3, [pc, #244]	; (8003338 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	4613      	mov	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	00da      	lsls	r2, r3, #3
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	0d1b      	lsrs	r3, r3, #20
 8003250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003258:	e060      	b.n	800331c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003260:	d107      	bne.n	8003272 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d104      	bne.n	8003272 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	b2db      	uxtb	r3, r3
 800326e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003270:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003278:	d050      	beq.n	800331c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800327a:	f7fe f80b 	bl	8001294 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003286:	429a      	cmp	r2, r3
 8003288:	d902      	bls.n	8003290 <SPI_WaitFifoStateUntilTimeout+0x80>
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	2b00      	cmp	r3, #0
 800328e:	d13d      	bne.n	800330c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800329e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032a8:	d111      	bne.n	80032ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032b2:	d004      	beq.n	80032be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032bc:	d107      	bne.n	80032ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032d6:	d10f      	bne.n	80032f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e010      	b.n	800332e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003312:	2300      	movs	r3, #0
 8003314:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	3b01      	subs	r3, #1
 800331a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	4013      	ands	r3, r2
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	429a      	cmp	r2, r3
 800332a:	d196      	bne.n	800325a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3728      	adds	r7, #40	; 0x28
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000000 	.word	0x20000000

0800333c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af02      	add	r7, sp, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2200      	movs	r2, #0
 8003350:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f7ff ff5b 	bl	8003210 <SPI_WaitFifoStateUntilTimeout>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003364:	f043 0220 	orr.w	r2, r3, #32
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e027      	b.n	80033c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2200      	movs	r2, #0
 8003378:	2180      	movs	r1, #128	; 0x80
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f7ff fec0 	bl	8003100 <SPI_WaitFlagStateUntilTimeout>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d007      	beq.n	8003396 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800338a:	f043 0220 	orr.w	r2, r3, #32
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e014      	b.n	80033c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2200      	movs	r2, #0
 800339e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f7ff ff34 	bl	8003210 <SPI_WaitFifoStateUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d007      	beq.n	80033be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033b2:	f043 0220 	orr.w	r2, r3, #32
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e000      	b.n	80033c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e049      	b.n	800346e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d106      	bne.n	80033f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7fd fdc4 	bl	8000f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3304      	adds	r3, #4
 8003404:	4619      	mov	r1, r3
 8003406:	4610      	mov	r0, r2
 8003408:	f000 fba0 	bl	8003b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b01      	cmp	r3, #1
 800348a:	d001      	beq.n	8003490 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e033      	b.n	80034f8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a19      	ldr	r2, [pc, #100]	; (8003504 <HAL_TIM_Base_Start+0x8c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d009      	beq.n	80034b6 <HAL_TIM_Base_Start+0x3e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034aa:	d004      	beq.n	80034b6 <HAL_TIM_Base_Start+0x3e>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a15      	ldr	r2, [pc, #84]	; (8003508 <HAL_TIM_Base_Start+0x90>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d115      	bne.n	80034e2 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	4b13      	ldr	r3, [pc, #76]	; (800350c <HAL_TIM_Base_Start+0x94>)
 80034be:	4013      	ands	r3, r2
 80034c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2b06      	cmp	r3, #6
 80034c6:	d015      	beq.n	80034f4 <HAL_TIM_Base_Start+0x7c>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ce:	d011      	beq.n	80034f4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 0201 	orr.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e0:	e008      	b.n	80034f4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 0201 	orr.w	r2, r2, #1
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	e000      	b.n	80034f6 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	40012c00 	.word	0x40012c00
 8003508:	40014000 	.word	0x40014000
 800350c:	00010007 	.word	0x00010007

08003510 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e049      	b.n	80035b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f841 	bl	80035be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2202      	movs	r2, #2
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3304      	adds	r3, #4
 800354c:	4619      	mov	r1, r3
 800354e:	4610      	mov	r0, r2
 8003550:	f000 fafc 	bl	8003b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d109      	bne.n	80035f8 <HAL_TIM_PWM_Start+0x24>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	bf14      	ite	ne
 80035f0:	2301      	movne	r3, #1
 80035f2:	2300      	moveq	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	e03c      	b.n	8003672 <HAL_TIM_PWM_Start+0x9e>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d109      	bne.n	8003612 <HAL_TIM_PWM_Start+0x3e>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b01      	cmp	r3, #1
 8003608:	bf14      	ite	ne
 800360a:	2301      	movne	r3, #1
 800360c:	2300      	moveq	r3, #0
 800360e:	b2db      	uxtb	r3, r3
 8003610:	e02f      	b.n	8003672 <HAL_TIM_PWM_Start+0x9e>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b08      	cmp	r3, #8
 8003616:	d109      	bne.n	800362c <HAL_TIM_PWM_Start+0x58>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b01      	cmp	r3, #1
 8003622:	bf14      	ite	ne
 8003624:	2301      	movne	r3, #1
 8003626:	2300      	moveq	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	e022      	b.n	8003672 <HAL_TIM_PWM_Start+0x9e>
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	2b0c      	cmp	r3, #12
 8003630:	d109      	bne.n	8003646 <HAL_TIM_PWM_Start+0x72>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b01      	cmp	r3, #1
 800363c:	bf14      	ite	ne
 800363e:	2301      	movne	r3, #1
 8003640:	2300      	moveq	r3, #0
 8003642:	b2db      	uxtb	r3, r3
 8003644:	e015      	b.n	8003672 <HAL_TIM_PWM_Start+0x9e>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	2b10      	cmp	r3, #16
 800364a:	d109      	bne.n	8003660 <HAL_TIM_PWM_Start+0x8c>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b01      	cmp	r3, #1
 8003656:	bf14      	ite	ne
 8003658:	2301      	movne	r3, #1
 800365a:	2300      	moveq	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	e008      	b.n	8003672 <HAL_TIM_PWM_Start+0x9e>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b01      	cmp	r3, #1
 800366a:	bf14      	ite	ne
 800366c:	2301      	movne	r3, #1
 800366e:	2300      	moveq	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e07e      	b.n	8003778 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d104      	bne.n	800368a <HAL_TIM_PWM_Start+0xb6>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2202      	movs	r2, #2
 8003684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003688:	e023      	b.n	80036d2 <HAL_TIM_PWM_Start+0xfe>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b04      	cmp	r3, #4
 800368e:	d104      	bne.n	800369a <HAL_TIM_PWM_Start+0xc6>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003698:	e01b      	b.n	80036d2 <HAL_TIM_PWM_Start+0xfe>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	2b08      	cmp	r3, #8
 800369e:	d104      	bne.n	80036aa <HAL_TIM_PWM_Start+0xd6>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036a8:	e013      	b.n	80036d2 <HAL_TIM_PWM_Start+0xfe>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b0c      	cmp	r3, #12
 80036ae:	d104      	bne.n	80036ba <HAL_TIM_PWM_Start+0xe6>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2202      	movs	r2, #2
 80036b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036b8:	e00b      	b.n	80036d2 <HAL_TIM_PWM_Start+0xfe>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	2b10      	cmp	r3, #16
 80036be:	d104      	bne.n	80036ca <HAL_TIM_PWM_Start+0xf6>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2202      	movs	r2, #2
 80036c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036c8:	e003      	b.n	80036d2 <HAL_TIM_PWM_Start+0xfe>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2202      	movs	r2, #2
 80036ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2201      	movs	r2, #1
 80036d8:	6839      	ldr	r1, [r7, #0]
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 fdb2 	bl	8004244 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a26      	ldr	r2, [pc, #152]	; (8003780 <HAL_TIM_PWM_Start+0x1ac>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d009      	beq.n	80036fe <HAL_TIM_PWM_Start+0x12a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a25      	ldr	r2, [pc, #148]	; (8003784 <HAL_TIM_PWM_Start+0x1b0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d004      	beq.n	80036fe <HAL_TIM_PWM_Start+0x12a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a23      	ldr	r2, [pc, #140]	; (8003788 <HAL_TIM_PWM_Start+0x1b4>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d101      	bne.n	8003702 <HAL_TIM_PWM_Start+0x12e>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <HAL_TIM_PWM_Start+0x130>
 8003702:	2300      	movs	r3, #0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d007      	beq.n	8003718 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003716:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a18      	ldr	r2, [pc, #96]	; (8003780 <HAL_TIM_PWM_Start+0x1ac>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d009      	beq.n	8003736 <HAL_TIM_PWM_Start+0x162>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800372a:	d004      	beq.n	8003736 <HAL_TIM_PWM_Start+0x162>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a14      	ldr	r2, [pc, #80]	; (8003784 <HAL_TIM_PWM_Start+0x1b0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d115      	bne.n	8003762 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	4b13      	ldr	r3, [pc, #76]	; (800378c <HAL_TIM_PWM_Start+0x1b8>)
 800373e:	4013      	ands	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2b06      	cmp	r3, #6
 8003746:	d015      	beq.n	8003774 <HAL_TIM_PWM_Start+0x1a0>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800374e:	d011      	beq.n	8003774 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0201 	orr.w	r2, r2, #1
 800375e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003760:	e008      	b.n	8003774 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f042 0201 	orr.w	r2, r2, #1
 8003770:	601a      	str	r2, [r3, #0]
 8003772:	e000      	b.n	8003776 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003774:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	40012c00 	.word	0x40012c00
 8003784:	40014000 	.word	0x40014000
 8003788:	40014400 	.word	0x40014400
 800378c:	00010007 	.word	0x00010007

08003790 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d101      	bne.n	80037ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80037aa:	2302      	movs	r3, #2
 80037ac:	e0ff      	b.n	80039ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b14      	cmp	r3, #20
 80037ba:	f200 80f0 	bhi.w	800399e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80037be:	a201      	add	r2, pc, #4	; (adr r2, 80037c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80037c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c4:	08003819 	.word	0x08003819
 80037c8:	0800399f 	.word	0x0800399f
 80037cc:	0800399f 	.word	0x0800399f
 80037d0:	0800399f 	.word	0x0800399f
 80037d4:	08003859 	.word	0x08003859
 80037d8:	0800399f 	.word	0x0800399f
 80037dc:	0800399f 	.word	0x0800399f
 80037e0:	0800399f 	.word	0x0800399f
 80037e4:	0800389b 	.word	0x0800389b
 80037e8:	0800399f 	.word	0x0800399f
 80037ec:	0800399f 	.word	0x0800399f
 80037f0:	0800399f 	.word	0x0800399f
 80037f4:	080038db 	.word	0x080038db
 80037f8:	0800399f 	.word	0x0800399f
 80037fc:	0800399f 	.word	0x0800399f
 8003800:	0800399f 	.word	0x0800399f
 8003804:	0800391d 	.word	0x0800391d
 8003808:	0800399f 	.word	0x0800399f
 800380c:	0800399f 	.word	0x0800399f
 8003810:	0800399f 	.word	0x0800399f
 8003814:	0800395d 	.word	0x0800395d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	4618      	mov	r0, r3
 8003820:	f000 f9f8 	bl	8003c14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0208 	orr.w	r2, r2, #8
 8003832:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	699a      	ldr	r2, [r3, #24]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0204 	bic.w	r2, r2, #4
 8003842:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6999      	ldr	r1, [r3, #24]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	691a      	ldr	r2, [r3, #16]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	619a      	str	r2, [r3, #24]
      break;
 8003856:	e0a5      	b.n	80039a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	4618      	mov	r0, r3
 8003860:	f000 fa54 	bl	8003d0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	699a      	ldr	r2, [r3, #24]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003872:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003882:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6999      	ldr	r1, [r3, #24]
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	021a      	lsls	r2, r3, #8
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	619a      	str	r2, [r3, #24]
      break;
 8003898:	e084      	b.n	80039a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68b9      	ldr	r1, [r7, #8]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 faad 	bl	8003e00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69da      	ldr	r2, [r3, #28]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0208 	orr.w	r2, r2, #8
 80038b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	69da      	ldr	r2, [r3, #28]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0204 	bic.w	r2, r2, #4
 80038c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	69d9      	ldr	r1, [r3, #28]
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	691a      	ldr	r2, [r3, #16]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	61da      	str	r2, [r3, #28]
      break;
 80038d8:	e064      	b.n	80039a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68b9      	ldr	r1, [r7, #8]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f000 fb05 	bl	8003ef0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	69da      	ldr	r2, [r3, #28]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69da      	ldr	r2, [r3, #28]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003904:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	69d9      	ldr	r1, [r3, #28]
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	021a      	lsls	r2, r3, #8
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	430a      	orrs	r2, r1
 8003918:	61da      	str	r2, [r3, #28]
      break;
 800391a:	e043      	b.n	80039a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68b9      	ldr	r1, [r7, #8]
 8003922:	4618      	mov	r0, r3
 8003924:	f000 fb42 	bl	8003fac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0208 	orr.w	r2, r2, #8
 8003936:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0204 	bic.w	r2, r2, #4
 8003946:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	691a      	ldr	r2, [r3, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	430a      	orrs	r2, r1
 8003958:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800395a:	e023      	b.n	80039a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68b9      	ldr	r1, [r7, #8]
 8003962:	4618      	mov	r0, r3
 8003964:	f000 fb7a 	bl	800405c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003976:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003986:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	021a      	lsls	r2, r3, #8
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800399c:	e002      	b.n	80039a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	75fb      	strb	r3, [r7, #23]
      break;
 80039a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80039ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3718      	adds	r7, #24
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop

080039b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d101      	bne.n	80039d4 <HAL_TIM_ConfigClockSource+0x1c>
 80039d0:	2302      	movs	r3, #2
 80039d2:	e0b6      	b.n	8003b42 <HAL_TIM_ConfigClockSource+0x18a>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80039f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a10:	d03e      	beq.n	8003a90 <HAL_TIM_ConfigClockSource+0xd8>
 8003a12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a16:	f200 8087 	bhi.w	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a1e:	f000 8086 	beq.w	8003b2e <HAL_TIM_ConfigClockSource+0x176>
 8003a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a26:	d87f      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a28:	2b70      	cmp	r3, #112	; 0x70
 8003a2a:	d01a      	beq.n	8003a62 <HAL_TIM_ConfigClockSource+0xaa>
 8003a2c:	2b70      	cmp	r3, #112	; 0x70
 8003a2e:	d87b      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a30:	2b60      	cmp	r3, #96	; 0x60
 8003a32:	d050      	beq.n	8003ad6 <HAL_TIM_ConfigClockSource+0x11e>
 8003a34:	2b60      	cmp	r3, #96	; 0x60
 8003a36:	d877      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a38:	2b50      	cmp	r3, #80	; 0x50
 8003a3a:	d03c      	beq.n	8003ab6 <HAL_TIM_ConfigClockSource+0xfe>
 8003a3c:	2b50      	cmp	r3, #80	; 0x50
 8003a3e:	d873      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a40:	2b40      	cmp	r3, #64	; 0x40
 8003a42:	d058      	beq.n	8003af6 <HAL_TIM_ConfigClockSource+0x13e>
 8003a44:	2b40      	cmp	r3, #64	; 0x40
 8003a46:	d86f      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a48:	2b30      	cmp	r3, #48	; 0x30
 8003a4a:	d064      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0x15e>
 8003a4c:	2b30      	cmp	r3, #48	; 0x30
 8003a4e:	d86b      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a50:	2b20      	cmp	r3, #32
 8003a52:	d060      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0x15e>
 8003a54:	2b20      	cmp	r3, #32
 8003a56:	d867      	bhi.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d05c      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0x15e>
 8003a5c:	2b10      	cmp	r3, #16
 8003a5e:	d05a      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0x15e>
 8003a60:	e062      	b.n	8003b28 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6899      	ldr	r1, [r3, #8]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	f000 fbc7 	bl	8004204 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a84:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	609a      	str	r2, [r3, #8]
      break;
 8003a8e:	e04f      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6818      	ldr	r0, [r3, #0]
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	6899      	ldr	r1, [r3, #8]
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f000 fbb0 	bl	8004204 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	689a      	ldr	r2, [r3, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ab2:	609a      	str	r2, [r3, #8]
      break;
 8003ab4:	e03c      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6818      	ldr	r0, [r3, #0]
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	6859      	ldr	r1, [r3, #4]
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	f000 fb24 	bl	8004110 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2150      	movs	r1, #80	; 0x50
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f000 fb7d 	bl	80041ce <TIM_ITRx_SetConfig>
      break;
 8003ad4:	e02c      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6818      	ldr	r0, [r3, #0]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	6859      	ldr	r1, [r3, #4]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	f000 fb43 	bl	800416e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2160      	movs	r1, #96	; 0x60
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fb6d 	bl	80041ce <TIM_ITRx_SetConfig>
      break;
 8003af4:	e01c      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6818      	ldr	r0, [r3, #0]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	6859      	ldr	r1, [r3, #4]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	461a      	mov	r2, r3
 8003b04:	f000 fb04 	bl	8004110 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2140      	movs	r1, #64	; 0x40
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 fb5d 	bl	80041ce <TIM_ITRx_SetConfig>
      break;
 8003b14:	e00c      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4610      	mov	r0, r2
 8003b22:	f000 fb54 	bl	80041ce <TIM_ITRx_SetConfig>
      break;
 8003b26:	e003      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b2c:	e000      	b.n	8003b30 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003b2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
	...

08003b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a2a      	ldr	r2, [pc, #168]	; (8003c08 <TIM_Base_SetConfig+0xbc>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d003      	beq.n	8003b6c <TIM_Base_SetConfig+0x20>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b6a:	d108      	bne.n	8003b7e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	68fa      	ldr	r2, [r7, #12]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a21      	ldr	r2, [pc, #132]	; (8003c08 <TIM_Base_SetConfig+0xbc>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d00b      	beq.n	8003b9e <TIM_Base_SetConfig+0x52>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b8c:	d007      	beq.n	8003b9e <TIM_Base_SetConfig+0x52>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a1e      	ldr	r2, [pc, #120]	; (8003c0c <TIM_Base_SetConfig+0xc0>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d003      	beq.n	8003b9e <TIM_Base_SetConfig+0x52>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a1d      	ldr	r2, [pc, #116]	; (8003c10 <TIM_Base_SetConfig+0xc4>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d108      	bne.n	8003bb0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a0c      	ldr	r2, [pc, #48]	; (8003c08 <TIM_Base_SetConfig+0xbc>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d007      	beq.n	8003bec <TIM_Base_SetConfig+0xa0>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a0b      	ldr	r2, [pc, #44]	; (8003c0c <TIM_Base_SetConfig+0xc0>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d003      	beq.n	8003bec <TIM_Base_SetConfig+0xa0>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	4a0a      	ldr	r2, [pc, #40]	; (8003c10 <TIM_Base_SetConfig+0xc4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d103      	bne.n	8003bf4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	691a      	ldr	r2, [r3, #16]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	615a      	str	r2, [r3, #20]
}
 8003bfa:	bf00      	nop
 8003bfc:	3714      	adds	r7, #20
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	40012c00 	.word	0x40012c00
 8003c0c:	40014000 	.word	0x40014000
 8003c10:	40014400 	.word	0x40014400

08003c14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	f023 0201 	bic.w	r2, r3, #1
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 0303 	bic.w	r3, r3, #3
 8003c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f023 0302 	bic.w	r3, r3, #2
 8003c60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a24      	ldr	r2, [pc, #144]	; (8003d00 <TIM_OC1_SetConfig+0xec>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d007      	beq.n	8003c84 <TIM_OC1_SetConfig+0x70>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a23      	ldr	r2, [pc, #140]	; (8003d04 <TIM_OC1_SetConfig+0xf0>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d003      	beq.n	8003c84 <TIM_OC1_SetConfig+0x70>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a22      	ldr	r2, [pc, #136]	; (8003d08 <TIM_OC1_SetConfig+0xf4>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d10c      	bne.n	8003c9e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	f023 0308 	bic.w	r3, r3, #8
 8003c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f023 0304 	bic.w	r3, r3, #4
 8003c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a17      	ldr	r2, [pc, #92]	; (8003d00 <TIM_OC1_SetConfig+0xec>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d007      	beq.n	8003cb6 <TIM_OC1_SetConfig+0xa2>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a16      	ldr	r2, [pc, #88]	; (8003d04 <TIM_OC1_SetConfig+0xf0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d003      	beq.n	8003cb6 <TIM_OC1_SetConfig+0xa2>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a15      	ldr	r2, [pc, #84]	; (8003d08 <TIM_OC1_SetConfig+0xf4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d111      	bne.n	8003cda <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	621a      	str	r2, [r3, #32]
}
 8003cf4:	bf00      	nop
 8003cf6:	371c      	adds	r7, #28
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40014000 	.word	0x40014000
 8003d08:	40014400 	.word	0x40014400

08003d0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	f023 0210 	bic.w	r2, r3, #16
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f023 0320 	bic.w	r3, r3, #32
 8003d5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a22      	ldr	r2, [pc, #136]	; (8003df4 <TIM_OC2_SetConfig+0xe8>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d10d      	bne.n	8003d8c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a19      	ldr	r2, [pc, #100]	; (8003df4 <TIM_OC2_SetConfig+0xe8>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d007      	beq.n	8003da4 <TIM_OC2_SetConfig+0x98>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a18      	ldr	r2, [pc, #96]	; (8003df8 <TIM_OC2_SetConfig+0xec>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d003      	beq.n	8003da4 <TIM_OC2_SetConfig+0x98>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a17      	ldr	r2, [pc, #92]	; (8003dfc <TIM_OC2_SetConfig+0xf0>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d113      	bne.n	8003dcc <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003daa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003db2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685a      	ldr	r2, [r3, #4]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	621a      	str	r2, [r3, #32]
}
 8003de6:	bf00      	nop
 8003de8:	371c      	adds	r7, #28
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	40012c00 	.word	0x40012c00
 8003df8:	40014000 	.word	0x40014000
 8003dfc:	40014400 	.word	0x40014400

08003e00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f023 0303 	bic.w	r3, r3, #3
 8003e3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	021b      	lsls	r3, r3, #8
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a21      	ldr	r2, [pc, #132]	; (8003ee4 <TIM_OC3_SetConfig+0xe4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d10d      	bne.n	8003e7e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	021b      	lsls	r3, r3, #8
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a18      	ldr	r2, [pc, #96]	; (8003ee4 <TIM_OC3_SetConfig+0xe4>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d007      	beq.n	8003e96 <TIM_OC3_SetConfig+0x96>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a17      	ldr	r2, [pc, #92]	; (8003ee8 <TIM_OC3_SetConfig+0xe8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d003      	beq.n	8003e96 <TIM_OC3_SetConfig+0x96>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a16      	ldr	r2, [pc, #88]	; (8003eec <TIM_OC3_SetConfig+0xec>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d113      	bne.n	8003ebe <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	011b      	lsls	r3, r3, #4
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	011b      	lsls	r3, r3, #4
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	621a      	str	r2, [r3, #32]
}
 8003ed8:	bf00      	nop
 8003eda:	371c      	adds	r7, #28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	40012c00 	.word	0x40012c00
 8003ee8:	40014000 	.word	0x40014000
 8003eec:	40014400 	.word	0x40014400

08003ef0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	021b      	lsls	r3, r3, #8
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	031b      	lsls	r3, r3, #12
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a14      	ldr	r2, [pc, #80]	; (8003fa0 <TIM_OC4_SetConfig+0xb0>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d007      	beq.n	8003f64 <TIM_OC4_SetConfig+0x74>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a13      	ldr	r2, [pc, #76]	; (8003fa4 <TIM_OC4_SetConfig+0xb4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d003      	beq.n	8003f64 <TIM_OC4_SetConfig+0x74>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a12      	ldr	r2, [pc, #72]	; (8003fa8 <TIM_OC4_SetConfig+0xb8>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d109      	bne.n	8003f78 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	019b      	lsls	r3, r3, #6
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	68fa      	ldr	r2, [r7, #12]
 8003f82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	621a      	str	r2, [r3, #32]
}
 8003f92:	bf00      	nop
 8003f94:	371c      	adds	r7, #28
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40012c00 	.word	0x40012c00
 8003fa4:	40014000 	.word	0x40014000
 8003fa8:	40014400 	.word	0x40014400

08003fac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003ff0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	041b      	lsls	r3, r3, #16
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a13      	ldr	r2, [pc, #76]	; (8004050 <TIM_OC5_SetConfig+0xa4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d007      	beq.n	8004016 <TIM_OC5_SetConfig+0x6a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a12      	ldr	r2, [pc, #72]	; (8004054 <TIM_OC5_SetConfig+0xa8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d003      	beq.n	8004016 <TIM_OC5_SetConfig+0x6a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a11      	ldr	r2, [pc, #68]	; (8004058 <TIM_OC5_SetConfig+0xac>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d109      	bne.n	800402a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800401c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685a      	ldr	r2, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	621a      	str	r2, [r3, #32]
}
 8004044:	bf00      	nop
 8004046:	371c      	adds	r7, #28
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	40012c00 	.word	0x40012c00
 8004054:	40014000 	.word	0x40014000
 8004058:	40014400 	.word	0x40014400

0800405c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800408a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800408e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	021b      	lsls	r3, r3, #8
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	4313      	orrs	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80040a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	051b      	lsls	r3, r3, #20
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a14      	ldr	r2, [pc, #80]	; (8004104 <TIM_OC6_SetConfig+0xa8>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d007      	beq.n	80040c8 <TIM_OC6_SetConfig+0x6c>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a13      	ldr	r2, [pc, #76]	; (8004108 <TIM_OC6_SetConfig+0xac>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d003      	beq.n	80040c8 <TIM_OC6_SetConfig+0x6c>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a12      	ldr	r2, [pc, #72]	; (800410c <TIM_OC6_SetConfig+0xb0>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d109      	bne.n	80040dc <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	029b      	lsls	r3, r3, #10
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	621a      	str	r2, [r3, #32]
}
 80040f6:	bf00      	nop
 80040f8:	371c      	adds	r7, #28
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40012c00 	.word	0x40012c00
 8004108:	40014000 	.word	0x40014000
 800410c:	40014400 	.word	0x40014400

08004110 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004110:	b480      	push	{r7}
 8004112:	b087      	sub	sp, #28
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	f023 0201 	bic.w	r2, r3, #1
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800413a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f023 030a 	bic.w	r3, r3, #10
 800414c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4313      	orrs	r3, r2
 8004154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	621a      	str	r2, [r3, #32]
}
 8004162:	bf00      	nop
 8004164:	371c      	adds	r7, #28
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr

0800416e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800416e:	b480      	push	{r7}
 8004170:	b087      	sub	sp, #28
 8004172:	af00      	add	r7, sp, #0
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	60b9      	str	r1, [r7, #8]
 8004178:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	f023 0210 	bic.w	r2, r3, #16
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004198:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	031b      	lsls	r3, r3, #12
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80041aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	621a      	str	r2, [r3, #32]
}
 80041c2:	bf00      	nop
 80041c4:	371c      	adds	r7, #28
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr

080041ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b085      	sub	sp, #20
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]
 80041d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f043 0307 	orr.w	r3, r3, #7
 80041f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	609a      	str	r2, [r3, #8]
}
 80041f8:	bf00      	nop
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004204:	b480      	push	{r7}
 8004206:	b087      	sub	sp, #28
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
 8004210:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800421e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	021a      	lsls	r2, r3, #8
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	431a      	orrs	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	4313      	orrs	r3, r2
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	4313      	orrs	r3, r2
 8004230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	609a      	str	r2, [r3, #8]
}
 8004238:	bf00      	nop
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f003 031f 	and.w	r3, r3, #31
 8004256:	2201      	movs	r2, #1
 8004258:	fa02 f303 	lsl.w	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a1a      	ldr	r2, [r3, #32]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	43db      	mvns	r3, r3
 8004266:	401a      	ands	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6a1a      	ldr	r2, [r3, #32]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f003 031f 	and.w	r3, r3, #31
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	fa01 f303 	lsl.w	r3, r1, r3
 800427c:	431a      	orrs	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	621a      	str	r2, [r3, #32]
}
 8004282:	bf00      	nop
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
	...

08004290 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e04f      	b.n	8004348 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a21      	ldr	r2, [pc, #132]	; (8004354 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d108      	bne.n	80042e4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80042d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a14      	ldr	r2, [pc, #80]	; (8004354 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d009      	beq.n	800431c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004310:	d004      	beq.n	800431c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a10      	ldr	r2, [pc, #64]	; (8004358 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d10c      	bne.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004322:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	4313      	orrs	r3, r2
 800432c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	40012c00 	.word	0x40012c00
 8004358:	40014000 	.word	0x40014000

0800435c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e040      	b.n	80043f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004372:	2b00      	cmp	r3, #0
 8004374:	d106      	bne.n	8004384 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fc fe94 	bl	80010ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2224      	movs	r2, #36	; 0x24
 8004388:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0201 	bic.w	r2, r2, #1
 8004398:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f8c0 	bl	8004520 <UART_SetConfig>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d101      	bne.n	80043aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e022      	b.n	80043f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d002      	beq.n	80043b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 fb0e 	bl	80049d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	689a      	ldr	r2, [r3, #8]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f042 0201 	orr.w	r2, r2, #1
 80043e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 fb95 	bl	8004b18 <UART_CheckIdleState>
 80043ee:	4603      	mov	r3, r0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3708      	adds	r7, #8
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b08a      	sub	sp, #40	; 0x28
 80043fc:	af02      	add	r7, sp, #8
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	603b      	str	r3, [r7, #0]
 8004404:	4613      	mov	r3, r2
 8004406:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800440c:	2b20      	cmp	r3, #32
 800440e:	f040 8082 	bne.w	8004516 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d002      	beq.n	800441e <HAL_UART_Transmit+0x26>
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e07a      	b.n	8004518 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004428:	2b01      	cmp	r3, #1
 800442a:	d101      	bne.n	8004430 <HAL_UART_Transmit+0x38>
 800442c:	2302      	movs	r3, #2
 800442e:	e073      	b.n	8004518 <HAL_UART_Transmit+0x120>
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2221      	movs	r2, #33	; 0x21
 8004444:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004446:	f7fc ff25 	bl	8001294 <HAL_GetTick>
 800444a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	88fa      	ldrh	r2, [r7, #6]
 8004450:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	88fa      	ldrh	r2, [r7, #6]
 8004458:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004464:	d108      	bne.n	8004478 <HAL_UART_Transmit+0x80>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d104      	bne.n	8004478 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800446e:	2300      	movs	r3, #0
 8004470:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	61bb      	str	r3, [r7, #24]
 8004476:	e003      	b.n	8004480 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800447c:	2300      	movs	r3, #0
 800447e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004488:	e02d      	b.n	80044e6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	9300      	str	r3, [sp, #0]
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	2200      	movs	r2, #0
 8004492:	2180      	movs	r1, #128	; 0x80
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f000 fb88 	bl	8004baa <UART_WaitOnFlagUntilTimeout>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e039      	b.n	8004518 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10b      	bne.n	80044c2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	881a      	ldrh	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044b6:	b292      	uxth	r2, r2
 80044b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	3302      	adds	r3, #2
 80044be:	61bb      	str	r3, [r7, #24]
 80044c0:	e008      	b.n	80044d4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	781a      	ldrb	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	b292      	uxth	r2, r2
 80044cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	3301      	adds	r3, #1
 80044d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1cb      	bne.n	800448a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2200      	movs	r2, #0
 80044fa:	2140      	movs	r1, #64	; 0x40
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f000 fb54 	bl	8004baa <UART_WaitOnFlagUntilTimeout>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e005      	b.n	8004518 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2220      	movs	r2, #32
 8004510:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	e000      	b.n	8004518 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004516:	2302      	movs	r3, #2
  }
}
 8004518:	4618      	mov	r0, r3
 800451a:	3720      	adds	r7, #32
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004524:	b08a      	sub	sp, #40	; 0x28
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800452a:	2300      	movs	r3, #0
 800452c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	431a      	orrs	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	431a      	orrs	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	4313      	orrs	r3, r2
 8004546:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	4b9e      	ldr	r3, [pc, #632]	; (80047c8 <UART_SetConfig+0x2a8>)
 8004550:	4013      	ands	r3, r2
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	6812      	ldr	r2, [r2, #0]
 8004556:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004558:	430b      	orrs	r3, r1
 800455a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a93      	ldr	r2, [pc, #588]	; (80047cc <UART_SetConfig+0x2ac>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d004      	beq.n	800458c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004588:	4313      	orrs	r3, r2
 800458a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800459c:	430a      	orrs	r2, r1
 800459e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a8a      	ldr	r2, [pc, #552]	; (80047d0 <UART_SetConfig+0x2b0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d126      	bne.n	80045f8 <UART_SetConfig+0xd8>
 80045aa:	4b8a      	ldr	r3, [pc, #552]	; (80047d4 <UART_SetConfig+0x2b4>)
 80045ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045b0:	f003 0303 	and.w	r3, r3, #3
 80045b4:	2b03      	cmp	r3, #3
 80045b6:	d81b      	bhi.n	80045f0 <UART_SetConfig+0xd0>
 80045b8:	a201      	add	r2, pc, #4	; (adr r2, 80045c0 <UART_SetConfig+0xa0>)
 80045ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045be:	bf00      	nop
 80045c0:	080045d1 	.word	0x080045d1
 80045c4:	080045e1 	.word	0x080045e1
 80045c8:	080045d9 	.word	0x080045d9
 80045cc:	080045e9 	.word	0x080045e9
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045d6:	e0ab      	b.n	8004730 <UART_SetConfig+0x210>
 80045d8:	2302      	movs	r3, #2
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045de:	e0a7      	b.n	8004730 <UART_SetConfig+0x210>
 80045e0:	2304      	movs	r3, #4
 80045e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045e6:	e0a3      	b.n	8004730 <UART_SetConfig+0x210>
 80045e8:	2308      	movs	r3, #8
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ee:	e09f      	b.n	8004730 <UART_SetConfig+0x210>
 80045f0:	2310      	movs	r3, #16
 80045f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045f6:	e09b      	b.n	8004730 <UART_SetConfig+0x210>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a76      	ldr	r2, [pc, #472]	; (80047d8 <UART_SetConfig+0x2b8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d138      	bne.n	8004674 <UART_SetConfig+0x154>
 8004602:	4b74      	ldr	r3, [pc, #464]	; (80047d4 <UART_SetConfig+0x2b4>)
 8004604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004608:	f003 030c 	and.w	r3, r3, #12
 800460c:	2b0c      	cmp	r3, #12
 800460e:	d82d      	bhi.n	800466c <UART_SetConfig+0x14c>
 8004610:	a201      	add	r2, pc, #4	; (adr r2, 8004618 <UART_SetConfig+0xf8>)
 8004612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004616:	bf00      	nop
 8004618:	0800464d 	.word	0x0800464d
 800461c:	0800466d 	.word	0x0800466d
 8004620:	0800466d 	.word	0x0800466d
 8004624:	0800466d 	.word	0x0800466d
 8004628:	0800465d 	.word	0x0800465d
 800462c:	0800466d 	.word	0x0800466d
 8004630:	0800466d 	.word	0x0800466d
 8004634:	0800466d 	.word	0x0800466d
 8004638:	08004655 	.word	0x08004655
 800463c:	0800466d 	.word	0x0800466d
 8004640:	0800466d 	.word	0x0800466d
 8004644:	0800466d 	.word	0x0800466d
 8004648:	08004665 	.word	0x08004665
 800464c:	2300      	movs	r3, #0
 800464e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004652:	e06d      	b.n	8004730 <UART_SetConfig+0x210>
 8004654:	2302      	movs	r3, #2
 8004656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800465a:	e069      	b.n	8004730 <UART_SetConfig+0x210>
 800465c:	2304      	movs	r3, #4
 800465e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004662:	e065      	b.n	8004730 <UART_SetConfig+0x210>
 8004664:	2308      	movs	r3, #8
 8004666:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800466a:	e061      	b.n	8004730 <UART_SetConfig+0x210>
 800466c:	2310      	movs	r3, #16
 800466e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004672:	e05d      	b.n	8004730 <UART_SetConfig+0x210>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a58      	ldr	r2, [pc, #352]	; (80047dc <UART_SetConfig+0x2bc>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d125      	bne.n	80046ca <UART_SetConfig+0x1aa>
 800467e:	4b55      	ldr	r3, [pc, #340]	; (80047d4 <UART_SetConfig+0x2b4>)
 8004680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004684:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004688:	2b30      	cmp	r3, #48	; 0x30
 800468a:	d016      	beq.n	80046ba <UART_SetConfig+0x19a>
 800468c:	2b30      	cmp	r3, #48	; 0x30
 800468e:	d818      	bhi.n	80046c2 <UART_SetConfig+0x1a2>
 8004690:	2b20      	cmp	r3, #32
 8004692:	d00a      	beq.n	80046aa <UART_SetConfig+0x18a>
 8004694:	2b20      	cmp	r3, #32
 8004696:	d814      	bhi.n	80046c2 <UART_SetConfig+0x1a2>
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <UART_SetConfig+0x182>
 800469c:	2b10      	cmp	r3, #16
 800469e:	d008      	beq.n	80046b2 <UART_SetConfig+0x192>
 80046a0:	e00f      	b.n	80046c2 <UART_SetConfig+0x1a2>
 80046a2:	2300      	movs	r3, #0
 80046a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046a8:	e042      	b.n	8004730 <UART_SetConfig+0x210>
 80046aa:	2302      	movs	r3, #2
 80046ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b0:	e03e      	b.n	8004730 <UART_SetConfig+0x210>
 80046b2:	2304      	movs	r3, #4
 80046b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b8:	e03a      	b.n	8004730 <UART_SetConfig+0x210>
 80046ba:	2308      	movs	r3, #8
 80046bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046c0:	e036      	b.n	8004730 <UART_SetConfig+0x210>
 80046c2:	2310      	movs	r3, #16
 80046c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046c8:	e032      	b.n	8004730 <UART_SetConfig+0x210>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a3f      	ldr	r2, [pc, #252]	; (80047cc <UART_SetConfig+0x2ac>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d12a      	bne.n	800472a <UART_SetConfig+0x20a>
 80046d4:	4b3f      	ldr	r3, [pc, #252]	; (80047d4 <UART_SetConfig+0x2b4>)
 80046d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046da:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80046de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80046e2:	d01a      	beq.n	800471a <UART_SetConfig+0x1fa>
 80046e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80046e8:	d81b      	bhi.n	8004722 <UART_SetConfig+0x202>
 80046ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ee:	d00c      	beq.n	800470a <UART_SetConfig+0x1ea>
 80046f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046f4:	d815      	bhi.n	8004722 <UART_SetConfig+0x202>
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d003      	beq.n	8004702 <UART_SetConfig+0x1e2>
 80046fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046fe:	d008      	beq.n	8004712 <UART_SetConfig+0x1f2>
 8004700:	e00f      	b.n	8004722 <UART_SetConfig+0x202>
 8004702:	2300      	movs	r3, #0
 8004704:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004708:	e012      	b.n	8004730 <UART_SetConfig+0x210>
 800470a:	2302      	movs	r3, #2
 800470c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004710:	e00e      	b.n	8004730 <UART_SetConfig+0x210>
 8004712:	2304      	movs	r3, #4
 8004714:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004718:	e00a      	b.n	8004730 <UART_SetConfig+0x210>
 800471a:	2308      	movs	r3, #8
 800471c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004720:	e006      	b.n	8004730 <UART_SetConfig+0x210>
 8004722:	2310      	movs	r3, #16
 8004724:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004728:	e002      	b.n	8004730 <UART_SetConfig+0x210>
 800472a:	2310      	movs	r3, #16
 800472c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a25      	ldr	r2, [pc, #148]	; (80047cc <UART_SetConfig+0x2ac>)
 8004736:	4293      	cmp	r3, r2
 8004738:	f040 808a 	bne.w	8004850 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800473c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004740:	2b08      	cmp	r3, #8
 8004742:	d824      	bhi.n	800478e <UART_SetConfig+0x26e>
 8004744:	a201      	add	r2, pc, #4	; (adr r2, 800474c <UART_SetConfig+0x22c>)
 8004746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474a:	bf00      	nop
 800474c:	08004771 	.word	0x08004771
 8004750:	0800478f 	.word	0x0800478f
 8004754:	08004779 	.word	0x08004779
 8004758:	0800478f 	.word	0x0800478f
 800475c:	0800477f 	.word	0x0800477f
 8004760:	0800478f 	.word	0x0800478f
 8004764:	0800478f 	.word	0x0800478f
 8004768:	0800478f 	.word	0x0800478f
 800476c:	08004787 	.word	0x08004787
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004770:	f7fd fe48 	bl	8002404 <HAL_RCC_GetPCLK1Freq>
 8004774:	61f8      	str	r0, [r7, #28]
        break;
 8004776:	e010      	b.n	800479a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004778:	4b19      	ldr	r3, [pc, #100]	; (80047e0 <UART_SetConfig+0x2c0>)
 800477a:	61fb      	str	r3, [r7, #28]
        break;
 800477c:	e00d      	b.n	800479a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800477e:	f7fd fda9 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 8004782:	61f8      	str	r0, [r7, #28]
        break;
 8004784:	e009      	b.n	800479a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800478a:	61fb      	str	r3, [r7, #28]
        break;
 800478c:	e005      	b.n	800479a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004798:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	2b00      	cmp	r3, #0
 800479e:	f000 8109 	beq.w	80049b4 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	685a      	ldr	r2, [r3, #4]
 80047a6:	4613      	mov	r3, r2
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	4413      	add	r3, r2
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d305      	bcc.n	80047be <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047b8:	69fa      	ldr	r2, [r7, #28]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d912      	bls.n	80047e4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80047c4:	e0f6      	b.n	80049b4 <UART_SetConfig+0x494>
 80047c6:	bf00      	nop
 80047c8:	efff69f3 	.word	0xefff69f3
 80047cc:	40008000 	.word	0x40008000
 80047d0:	40013800 	.word	0x40013800
 80047d4:	40021000 	.word	0x40021000
 80047d8:	40004400 	.word	0x40004400
 80047dc:	40004800 	.word	0x40004800
 80047e0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	2200      	movs	r2, #0
 80047e8:	461c      	mov	r4, r3
 80047ea:	4615      	mov	r5, r2
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	022b      	lsls	r3, r5, #8
 80047f6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80047fa:	0222      	lsls	r2, r4, #8
 80047fc:	68f9      	ldr	r1, [r7, #12]
 80047fe:	6849      	ldr	r1, [r1, #4]
 8004800:	0849      	lsrs	r1, r1, #1
 8004802:	2000      	movs	r0, #0
 8004804:	4688      	mov	r8, r1
 8004806:	4681      	mov	r9, r0
 8004808:	eb12 0a08 	adds.w	sl, r2, r8
 800480c:	eb43 0b09 	adc.w	fp, r3, r9
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	603b      	str	r3, [r7, #0]
 8004818:	607a      	str	r2, [r7, #4]
 800481a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800481e:	4650      	mov	r0, sl
 8004820:	4659      	mov	r1, fp
 8004822:	f7fb fd2d 	bl	8000280 <__aeabi_uldivmod>
 8004826:	4602      	mov	r2, r0
 8004828:	460b      	mov	r3, r1
 800482a:	4613      	mov	r3, r2
 800482c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004834:	d308      	bcc.n	8004848 <UART_SetConfig+0x328>
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800483c:	d204      	bcs.n	8004848 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	60da      	str	r2, [r3, #12]
 8004846:	e0b5      	b.n	80049b4 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800484e:	e0b1      	b.n	80049b4 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	69db      	ldr	r3, [r3, #28]
 8004854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004858:	d15d      	bne.n	8004916 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800485a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800485e:	2b08      	cmp	r3, #8
 8004860:	d827      	bhi.n	80048b2 <UART_SetConfig+0x392>
 8004862:	a201      	add	r2, pc, #4	; (adr r2, 8004868 <UART_SetConfig+0x348>)
 8004864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004868:	0800488d 	.word	0x0800488d
 800486c:	08004895 	.word	0x08004895
 8004870:	0800489d 	.word	0x0800489d
 8004874:	080048b3 	.word	0x080048b3
 8004878:	080048a3 	.word	0x080048a3
 800487c:	080048b3 	.word	0x080048b3
 8004880:	080048b3 	.word	0x080048b3
 8004884:	080048b3 	.word	0x080048b3
 8004888:	080048ab 	.word	0x080048ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800488c:	f7fd fdba 	bl	8002404 <HAL_RCC_GetPCLK1Freq>
 8004890:	61f8      	str	r0, [r7, #28]
        break;
 8004892:	e014      	b.n	80048be <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004894:	f7fd fdcc 	bl	8002430 <HAL_RCC_GetPCLK2Freq>
 8004898:	61f8      	str	r0, [r7, #28]
        break;
 800489a:	e010      	b.n	80048be <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800489c:	4b4c      	ldr	r3, [pc, #304]	; (80049d0 <UART_SetConfig+0x4b0>)
 800489e:	61fb      	str	r3, [r7, #28]
        break;
 80048a0:	e00d      	b.n	80048be <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048a2:	f7fd fd17 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 80048a6:	61f8      	str	r0, [r7, #28]
        break;
 80048a8:	e009      	b.n	80048be <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ae:	61fb      	str	r3, [r7, #28]
        break;
 80048b0:	e005      	b.n	80048be <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80048bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d077      	beq.n	80049b4 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	005a      	lsls	r2, r3, #1
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	085b      	lsrs	r3, r3, #1
 80048ce:	441a      	add	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	2b0f      	cmp	r3, #15
 80048de:	d916      	bls.n	800490e <UART_SetConfig+0x3ee>
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048e6:	d212      	bcs.n	800490e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	f023 030f 	bic.w	r3, r3, #15
 80048f0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	085b      	lsrs	r3, r3, #1
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	8afb      	ldrh	r3, [r7, #22]
 8004900:	4313      	orrs	r3, r2
 8004902:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	8afa      	ldrh	r2, [r7, #22]
 800490a:	60da      	str	r2, [r3, #12]
 800490c:	e052      	b.n	80049b4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004914:	e04e      	b.n	80049b4 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004916:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800491a:	2b08      	cmp	r3, #8
 800491c:	d827      	bhi.n	800496e <UART_SetConfig+0x44e>
 800491e:	a201      	add	r2, pc, #4	; (adr r2, 8004924 <UART_SetConfig+0x404>)
 8004920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004924:	08004949 	.word	0x08004949
 8004928:	08004951 	.word	0x08004951
 800492c:	08004959 	.word	0x08004959
 8004930:	0800496f 	.word	0x0800496f
 8004934:	0800495f 	.word	0x0800495f
 8004938:	0800496f 	.word	0x0800496f
 800493c:	0800496f 	.word	0x0800496f
 8004940:	0800496f 	.word	0x0800496f
 8004944:	08004967 	.word	0x08004967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004948:	f7fd fd5c 	bl	8002404 <HAL_RCC_GetPCLK1Freq>
 800494c:	61f8      	str	r0, [r7, #28]
        break;
 800494e:	e014      	b.n	800497a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004950:	f7fd fd6e 	bl	8002430 <HAL_RCC_GetPCLK2Freq>
 8004954:	61f8      	str	r0, [r7, #28]
        break;
 8004956:	e010      	b.n	800497a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004958:	4b1d      	ldr	r3, [pc, #116]	; (80049d0 <UART_SetConfig+0x4b0>)
 800495a:	61fb      	str	r3, [r7, #28]
        break;
 800495c:	e00d      	b.n	800497a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800495e:	f7fd fcb9 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 8004962:	61f8      	str	r0, [r7, #28]
        break;
 8004964:	e009      	b.n	800497a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800496a:	61fb      	str	r3, [r7, #28]
        break;
 800496c:	e005      	b.n	800497a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004978:	bf00      	nop
    }

    if (pclk != 0U)
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d019      	beq.n	80049b4 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	085a      	lsrs	r2, r3, #1
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	441a      	add	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004992:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	2b0f      	cmp	r3, #15
 8004998:	d909      	bls.n	80049ae <UART_SetConfig+0x48e>
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a0:	d205      	bcs.n	80049ae <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60da      	str	r2, [r3, #12]
 80049ac:	e002      	b.n	80049b4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80049c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3728      	adds	r7, #40	; 0x28
 80049c8:	46bd      	mov	sp, r7
 80049ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ce:	bf00      	nop
 80049d0:	00f42400 	.word	0x00f42400

080049d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	f003 0301 	and.w	r3, r3, #1
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00a      	beq.n	80049fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00a      	beq.n	8004a42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00a      	beq.n	8004a64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00a      	beq.n	8004a86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d01a      	beq.n	8004aea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ad2:	d10a      	bne.n	8004aea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d00a      	beq.n	8004b0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	605a      	str	r2, [r3, #4]
  }
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af02      	add	r7, sp, #8
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b28:	f7fc fbb4 	bl	8001294 <HAL_GetTick>
 8004b2c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b08      	cmp	r3, #8
 8004b3a:	d10e      	bne.n	8004b5a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b40:	9300      	str	r3, [sp, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f82d 	bl	8004baa <UART_WaitOnFlagUntilTimeout>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e023      	b.n	8004ba2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b04      	cmp	r3, #4
 8004b66:	d10e      	bne.n	8004b86 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f817 	bl	8004baa <UART_WaitOnFlagUntilTimeout>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e00d      	b.n	8004ba2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b09c      	sub	sp, #112	; 0x70
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	60f8      	str	r0, [r7, #12]
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	603b      	str	r3, [r7, #0]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bba:	e0a5      	b.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc2:	f000 80a1 	beq.w	8004d08 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc6:	f7fc fb65 	bl	8001294 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d302      	bcc.n	8004bdc <UART_WaitOnFlagUntilTimeout+0x32>
 8004bd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d13e      	bne.n	8004c5a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be4:	e853 3f00 	ldrex	r3, [r3]
 8004be8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004bf0:	667b      	str	r3, [r7, #100]	; 0x64
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bfc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004c00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004c02:	e841 2300 	strex	r3, r2, [r1]
 8004c06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004c08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1e6      	bne.n	8004bdc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	3308      	adds	r3, #8
 8004c14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c18:	e853 3f00 	ldrex	r3, [r3]
 8004c1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c20:	f023 0301 	bic.w	r3, r3, #1
 8004c24:	663b      	str	r3, [r7, #96]	; 0x60
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3308      	adds	r3, #8
 8004c2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004c30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004c34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c36:	e841 2300 	strex	r3, r2, [r1]
 8004c3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004c3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1e5      	bne.n	8004c0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2220      	movs	r2, #32
 8004c46:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2220      	movs	r2, #32
 8004c4c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e067      	b.n	8004d2a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d04f      	beq.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c76:	d147      	bne.n	8004d08 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c80:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8a:	e853 3f00 	ldrex	r3, [r3]
 8004c8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c92:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c96:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ca0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ca2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ca8:	e841 2300 	strex	r3, r2, [r1]
 8004cac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1e6      	bne.n	8004c82 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3308      	adds	r3, #8
 8004cba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	e853 3f00 	ldrex	r3, [r3]
 8004cc2:	613b      	str	r3, [r7, #16]
   return(result);
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f023 0301 	bic.w	r3, r3, #1
 8004cca:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004cd4:	623a      	str	r2, [r7, #32]
 8004cd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	69f9      	ldr	r1, [r7, #28]
 8004cda:	6a3a      	ldr	r2, [r7, #32]
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e5      	bne.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2220      	movs	r2, #32
 8004cec:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e010      	b.n	8004d2a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	69da      	ldr	r2, [r3, #28]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	4013      	ands	r3, r2
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	bf0c      	ite	eq
 8004d18:	2301      	moveq	r3, #1
 8004d1a:	2300      	movne	r3, #0
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	461a      	mov	r2, r3
 8004d20:	79fb      	ldrb	r3, [r7, #7]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	f43f af4a 	beq.w	8004bbc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3770      	adds	r7, #112	; 0x70
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b082      	sub	sp, #8
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	460b      	mov	r3, r1
 8004d3c:	807b      	strh	r3, [r7, #2]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8004d42:	787a      	ldrb	r2, [r7, #1]
 8004d44:	887b      	ldrh	r3, [r7, #2]
 8004d46:	4619      	mov	r1, r3
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f7fc fd33 	bl	80017b4 <HAL_GPIO_WritePin>
}
 8004d4e:	bf00      	nop
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b088      	sub	sp, #32
 8004d5a:	af02      	add	r7, sp, #8
 8004d5c:	60f8      	str	r0, [r7, #12]
 8004d5e:	607a      	str	r2, [r7, #4]
 8004d60:	461a      	mov	r2, r3
 8004d62:	460b      	mov	r3, r1
 8004d64:	72fb      	strb	r3, [r7, #11]
 8004d66:	4613      	mov	r3, r2
 8004d68:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8004d6a:	893b      	ldrh	r3, [r7, #8]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	4619      	mov	r1, r3
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f7ff ffde 	bl	8004d32 <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8004d76:	200a      	movs	r0, #10
 8004d78:	f000 f92c 	bl	8004fd4 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8004d7c:	f107 0217 	add.w	r2, r7, #23
 8004d80:	f107 010b 	add.w	r1, r7, #11
 8004d84:	230a      	movs	r3, #10
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	2301      	movs	r3, #1
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f7fd ffa5 	bl	8002cda <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8004d90:	200a      	movs	r0, #10
 8004d92:	f000 f91f 	bl	8004fd4 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 8004d96:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004d9a:	893b      	ldrh	r3, [r7, #8]
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7ff ffc7 	bl	8004d32 <setCSLine>

  return data;
 8004da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <getTurnCounterSPI>:

int16_t getTurnCounterSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b08c      	sub	sp, #48	; 0x30
 8004db2:	af02      	add	r7, sp, #8
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	4611      	mov	r1, r2
 8004dba:	461a      	mov	r2, r3
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	80fb      	strh	r3, [r7, #6]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	717b      	strb	r3, [r7, #5]
	int16_t currentPosition, turnCounter;       //16-bit response from encoder
	uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

	//get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
	currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8004dc4:	88fa      	ldrh	r2, [r7, #6]
 8004dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc8:	9301      	str	r3, [sp, #4]
 8004dca:	2300      	movs	r3, #0
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f7ff ffbe 	bl	8004d56 <spiWriteRead>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	021b      	lsls	r3, r3, #8
 8004dde:	84fb      	strh	r3, [r7, #38]	; 0x26

	//this is the time required between bytes as specified in the datasheet.
	//  delay(timer, 3);
	delay_us_AMT22(AMT22_DELAY);
 8004de0:	200a      	movs	r0, #10
 8004de2:	f000 f8f7 	bl	8004fd4 <delay_us_AMT22>

	//OR the low byte with the currentPosition variable. release line after second byte
	currentPosition |= spiWriteRead(hspi, AMT22_TURNS, encoderPort, encoderPin, 1, timer);
 8004de6:	88fa      	ldrh	r2, [r7, #6]
 8004de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dea:	9301      	str	r3, [sp, #4]
 8004dec:	2301      	movs	r3, #1
 8004dee:	9300      	str	r3, [sp, #0]
 8004df0:	4613      	mov	r3, r2
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	21a0      	movs	r1, #160	; 0xa0
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f7ff ffad 	bl	8004d56 <spiWriteRead>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	b21a      	sxth	r2, r3
 8004e00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e02:	4313      	orrs	r3, r2
 8004e04:	84fb      	strh	r3, [r7, #38]	; 0x26

	delay_us_AMT22(AMT22_DELAY);
 8004e06:	200a      	movs	r0, #10
 8004e08:	f000 f8e4 	bl	8004fd4 <delay_us_AMT22>

	//OR the low byte with the currentPosition variable. release line after second byte
	turnCounter = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 10;
 8004e0c:	88fa      	ldrh	r2, [r7, #6]
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e10:	9301      	str	r3, [sp, #4]
 8004e12:	2300      	movs	r3, #0
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	4613      	mov	r3, r2
 8004e18:	68ba      	ldr	r2, [r7, #8]
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	68f8      	ldr	r0, [r7, #12]
 8004e1e:	f7ff ff9a 	bl	8004d56 <spiWriteRead>
 8004e22:	4603      	mov	r3, r0
 8004e24:	029b      	lsls	r3, r3, #10
 8004e26:	84bb      	strh	r3, [r7, #36]	; 0x24

	delay_us_AMT22(AMT22_DELAY);
 8004e28:	200a      	movs	r0, #10
 8004e2a:	f000 f8d3 	bl	8004fd4 <delay_us_AMT22>

	uint8_t intermediate = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8004e2e:	88fa      	ldrh	r2, [r7, #6]
 8004e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e32:	9301      	str	r3, [sp, #4]
 8004e34:	2301      	movs	r3, #1
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f7ff ff89 	bl	8004d56 <spiWriteRead>
 8004e44:	4603      	mov	r3, r0
 8004e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	turnCounter |= (intermediate << 2);
 8004e4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	b21a      	sxth	r2, r3
 8004e52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e54:	4313      	orrs	r3, r2
 8004e56:	84bb      	strh	r3, [r7, #36]	; 0x24

	return turnCounter;
 8004e58:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24

}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3728      	adds	r7, #40	; 0x28
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08c      	sub	sp, #48	; 0x30
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	4611      	mov	r1, r2
 8004e70:	461a      	mov	r2, r3
 8004e72:	460b      	mov	r3, r1
 8004e74:	80fb      	strh	r3, [r7, #6]
 8004e76:	4613      	mov	r3, r2
 8004e78:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8004e7a:	88fa      	ldrh	r2, [r7, #6]
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7e:	9301      	str	r3, [sp, #4]
 8004e80:	2300      	movs	r3, #0
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	4613      	mov	r3, r2
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	2100      	movs	r1, #0
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f7ff ff63 	bl	8004d56 <spiWriteRead>
 8004e90:	4603      	mov	r3, r0
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	021b      	lsls	r3, r3, #8
 8004e96:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8004e98:	200a      	movs	r0, #10
 8004e9a:	f000 f89b 	bl	8004fd4 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8004e9e:	88fa      	ldrh	r2, [r7, #6]
 8004ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea2:	9301      	str	r3, [sp, #4]
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	2100      	movs	r1, #0
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f7ff ff51 	bl	8004d56 <spiWriteRead>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	623b      	str	r3, [r7, #32]
 8004ec2:	e010      	b.n	8004ee6 <getPositionSPI+0x82>
 8004ec4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	fa42 f303 	asr.w	r3, r2, r3
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	b2d9      	uxtb	r1, r3
 8004ed4:	f107 0210 	add.w	r2, r7, #16
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	4413      	add	r3, r2
 8004edc:	460a      	mov	r2, r1
 8004ede:	701a      	strb	r2, [r3, #0]
 8004ee0:	6a3b      	ldr	r3, [r7, #32]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	623b      	str	r3, [r7, #32]
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
 8004ee8:	2b0f      	cmp	r3, #15
 8004eea:	ddeb      	ble.n	8004ec4 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8004eec:	7ffb      	ldrb	r3, [r7, #31]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	7f7a      	ldrb	r2, [r7, #29]
 8004ef2:	7efb      	ldrb	r3, [r7, #27]
 8004ef4:	4053      	eors	r3, r2
 8004ef6:	b2da      	uxtb	r2, r3
 8004ef8:	7e7b      	ldrb	r3, [r7, #25]
 8004efa:	4053      	eors	r3, r2
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	7dfb      	ldrb	r3, [r7, #23]
 8004f00:	4053      	eors	r3, r2
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	7d7b      	ldrb	r3, [r7, #21]
 8004f06:	4053      	eors	r3, r2
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	7cfb      	ldrb	r3, [r7, #19]
 8004f0c:	4053      	eors	r3, r2
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	7c7b      	ldrb	r3, [r7, #17]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	bf0c      	ite	eq
 8004f16:	2301      	moveq	r3, #1
 8004f18:	2300      	movne	r3, #0
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	4299      	cmp	r1, r3
 8004f1e:	d11e      	bne.n	8004f5e <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8004f20:	7fbb      	ldrb	r3, [r7, #30]
 8004f22:	4619      	mov	r1, r3
 8004f24:	7f3a      	ldrb	r2, [r7, #28]
 8004f26:	7ebb      	ldrb	r3, [r7, #26]
 8004f28:	4053      	eors	r3, r2
 8004f2a:	b2da      	uxtb	r2, r3
 8004f2c:	7e3b      	ldrb	r3, [r7, #24]
 8004f2e:	4053      	eors	r3, r2
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	7dbb      	ldrb	r3, [r7, #22]
 8004f34:	4053      	eors	r3, r2
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	7d3b      	ldrb	r3, [r7, #20]
 8004f3a:	4053      	eors	r3, r2
 8004f3c:	b2da      	uxtb	r2, r3
 8004f3e:	7cbb      	ldrb	r3, [r7, #18]
 8004f40:	4053      	eors	r3, r2
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	7c3b      	ldrb	r3, [r7, #16]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	bf0c      	ite	eq
 8004f4a:	2301      	moveq	r3, #1
 8004f4c:	2300      	movne	r3, #0
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	4299      	cmp	r1, r3
 8004f52:	d104      	bne.n	8004f5e <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8004f54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f56:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004f5a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004f5c:	e002      	b.n	8004f64 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8004f5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f62:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8004f64:	797b      	ldrb	r3, [r7, #5]
 8004f66:	2b0c      	cmp	r3, #12
 8004f68:	d107      	bne.n	8004f7a <getPositionSPI+0x116>
 8004f6a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d002      	beq.n	8004f7a <getPositionSPI+0x116>
 8004f74:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f76:	089b      	lsrs	r3, r3, #2
 8004f78:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 8004f7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3728      	adds	r7, #40	; 0x28
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <resetAMT22>:
//  delay(timer, 250);
  delay_us_AMT22(250);
}

void resetAMT22(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, TIM_HandleTypeDef *timer)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af02      	add	r7, sp, #8
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	603b      	str	r3, [r7, #0]
 8004f90:	4613      	mov	r3, r2
 8004f92:	80fb      	strh	r3, [r7, #6]
  spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer);
 8004f94:	88fa      	ldrh	r2, [r7, #6]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	9301      	str	r3, [sp, #4]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f7ff fed6 	bl	8004d56 <spiWriteRead>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8004faa:	200a      	movs	r0, #10
 8004fac:	f000 f812 	bl	8004fd4 <delay_us_AMT22>

  spiWriteRead(hspi, AMT22_RESET, encoderPort, encoderPin, 1, timer);
 8004fb0:	88fa      	ldrh	r2, [r7, #6]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	9301      	str	r3, [sp, #4]
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	2160      	movs	r1, #96	; 0x60
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f7ff fec8 	bl	8004d56 <spiWriteRead>

//  delay(timer, 250);
  delay_us_AMT22(250);
 8004fc6:	20fa      	movs	r0, #250	; 0xfa
 8004fc8:	f000 f804 	bl	8004fd4 <delay_us_AMT22>
}
 8004fcc:	bf00      	nop
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	4603      	mov	r3, r0
 8004fdc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8004fde:	4b09      	ldr	r3, [pc, #36]	; (8005004 <delay_us_AMT22+0x30>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8004fe6:	bf00      	nop
 8004fe8:	4b06      	ldr	r3, [pc, #24]	; (8005004 <delay_us_AMT22+0x30>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fee:	88fb      	ldrh	r3, [r7, #6]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d3f9      	bcc.n	8004fe8 <delay_us_AMT22+0x14>
}
 8004ff4:	bf00      	nop
 8004ff6:	bf00      	nop
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	200001bc 	.word	0x200001bc

08005008 <__errno>:
 8005008:	4b01      	ldr	r3, [pc, #4]	; (8005010 <__errno+0x8>)
 800500a:	6818      	ldr	r0, [r3, #0]
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	2000000c 	.word	0x2000000c

08005014 <__libc_init_array>:
 8005014:	b570      	push	{r4, r5, r6, lr}
 8005016:	4d0d      	ldr	r5, [pc, #52]	; (800504c <__libc_init_array+0x38>)
 8005018:	4c0d      	ldr	r4, [pc, #52]	; (8005050 <__libc_init_array+0x3c>)
 800501a:	1b64      	subs	r4, r4, r5
 800501c:	10a4      	asrs	r4, r4, #2
 800501e:	2600      	movs	r6, #0
 8005020:	42a6      	cmp	r6, r4
 8005022:	d109      	bne.n	8005038 <__libc_init_array+0x24>
 8005024:	4d0b      	ldr	r5, [pc, #44]	; (8005054 <__libc_init_array+0x40>)
 8005026:	4c0c      	ldr	r4, [pc, #48]	; (8005058 <__libc_init_array+0x44>)
 8005028:	f001 f998 	bl	800635c <_init>
 800502c:	1b64      	subs	r4, r4, r5
 800502e:	10a4      	asrs	r4, r4, #2
 8005030:	2600      	movs	r6, #0
 8005032:	42a6      	cmp	r6, r4
 8005034:	d105      	bne.n	8005042 <__libc_init_array+0x2e>
 8005036:	bd70      	pop	{r4, r5, r6, pc}
 8005038:	f855 3b04 	ldr.w	r3, [r5], #4
 800503c:	4798      	blx	r3
 800503e:	3601      	adds	r6, #1
 8005040:	e7ee      	b.n	8005020 <__libc_init_array+0xc>
 8005042:	f855 3b04 	ldr.w	r3, [r5], #4
 8005046:	4798      	blx	r3
 8005048:	3601      	adds	r6, #1
 800504a:	e7f2      	b.n	8005032 <__libc_init_array+0x1e>
 800504c:	08006b28 	.word	0x08006b28
 8005050:	08006b28 	.word	0x08006b28
 8005054:	08006b28 	.word	0x08006b28
 8005058:	08006b2c 	.word	0x08006b2c

0800505c <memset>:
 800505c:	4402      	add	r2, r0
 800505e:	4603      	mov	r3, r0
 8005060:	4293      	cmp	r3, r2
 8005062:	d100      	bne.n	8005066 <memset+0xa>
 8005064:	4770      	bx	lr
 8005066:	f803 1b01 	strb.w	r1, [r3], #1
 800506a:	e7f9      	b.n	8005060 <memset+0x4>

0800506c <_free_r>:
 800506c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800506e:	2900      	cmp	r1, #0
 8005070:	d044      	beq.n	80050fc <_free_r+0x90>
 8005072:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005076:	9001      	str	r0, [sp, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	f1a1 0404 	sub.w	r4, r1, #4
 800507e:	bfb8      	it	lt
 8005080:	18e4      	addlt	r4, r4, r3
 8005082:	f000 fd97 	bl	8005bb4 <__malloc_lock>
 8005086:	4a1e      	ldr	r2, [pc, #120]	; (8005100 <_free_r+0x94>)
 8005088:	9801      	ldr	r0, [sp, #4]
 800508a:	6813      	ldr	r3, [r2, #0]
 800508c:	b933      	cbnz	r3, 800509c <_free_r+0x30>
 800508e:	6063      	str	r3, [r4, #4]
 8005090:	6014      	str	r4, [r2, #0]
 8005092:	b003      	add	sp, #12
 8005094:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005098:	f000 bd92 	b.w	8005bc0 <__malloc_unlock>
 800509c:	42a3      	cmp	r3, r4
 800509e:	d908      	bls.n	80050b2 <_free_r+0x46>
 80050a0:	6825      	ldr	r5, [r4, #0]
 80050a2:	1961      	adds	r1, r4, r5
 80050a4:	428b      	cmp	r3, r1
 80050a6:	bf01      	itttt	eq
 80050a8:	6819      	ldreq	r1, [r3, #0]
 80050aa:	685b      	ldreq	r3, [r3, #4]
 80050ac:	1949      	addeq	r1, r1, r5
 80050ae:	6021      	streq	r1, [r4, #0]
 80050b0:	e7ed      	b.n	800508e <_free_r+0x22>
 80050b2:	461a      	mov	r2, r3
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	b10b      	cbz	r3, 80050bc <_free_r+0x50>
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d9fa      	bls.n	80050b2 <_free_r+0x46>
 80050bc:	6811      	ldr	r1, [r2, #0]
 80050be:	1855      	adds	r5, r2, r1
 80050c0:	42a5      	cmp	r5, r4
 80050c2:	d10b      	bne.n	80050dc <_free_r+0x70>
 80050c4:	6824      	ldr	r4, [r4, #0]
 80050c6:	4421      	add	r1, r4
 80050c8:	1854      	adds	r4, r2, r1
 80050ca:	42a3      	cmp	r3, r4
 80050cc:	6011      	str	r1, [r2, #0]
 80050ce:	d1e0      	bne.n	8005092 <_free_r+0x26>
 80050d0:	681c      	ldr	r4, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	6053      	str	r3, [r2, #4]
 80050d6:	4421      	add	r1, r4
 80050d8:	6011      	str	r1, [r2, #0]
 80050da:	e7da      	b.n	8005092 <_free_r+0x26>
 80050dc:	d902      	bls.n	80050e4 <_free_r+0x78>
 80050de:	230c      	movs	r3, #12
 80050e0:	6003      	str	r3, [r0, #0]
 80050e2:	e7d6      	b.n	8005092 <_free_r+0x26>
 80050e4:	6825      	ldr	r5, [r4, #0]
 80050e6:	1961      	adds	r1, r4, r5
 80050e8:	428b      	cmp	r3, r1
 80050ea:	bf04      	itt	eq
 80050ec:	6819      	ldreq	r1, [r3, #0]
 80050ee:	685b      	ldreq	r3, [r3, #4]
 80050f0:	6063      	str	r3, [r4, #4]
 80050f2:	bf04      	itt	eq
 80050f4:	1949      	addeq	r1, r1, r5
 80050f6:	6021      	streq	r1, [r4, #0]
 80050f8:	6054      	str	r4, [r2, #4]
 80050fa:	e7ca      	b.n	8005092 <_free_r+0x26>
 80050fc:	b003      	add	sp, #12
 80050fe:	bd30      	pop	{r4, r5, pc}
 8005100:	200002dc 	.word	0x200002dc

08005104 <sbrk_aligned>:
 8005104:	b570      	push	{r4, r5, r6, lr}
 8005106:	4e0e      	ldr	r6, [pc, #56]	; (8005140 <sbrk_aligned+0x3c>)
 8005108:	460c      	mov	r4, r1
 800510a:	6831      	ldr	r1, [r6, #0]
 800510c:	4605      	mov	r5, r0
 800510e:	b911      	cbnz	r1, 8005116 <sbrk_aligned+0x12>
 8005110:	f000 f92e 	bl	8005370 <_sbrk_r>
 8005114:	6030      	str	r0, [r6, #0]
 8005116:	4621      	mov	r1, r4
 8005118:	4628      	mov	r0, r5
 800511a:	f000 f929 	bl	8005370 <_sbrk_r>
 800511e:	1c43      	adds	r3, r0, #1
 8005120:	d00a      	beq.n	8005138 <sbrk_aligned+0x34>
 8005122:	1cc4      	adds	r4, r0, #3
 8005124:	f024 0403 	bic.w	r4, r4, #3
 8005128:	42a0      	cmp	r0, r4
 800512a:	d007      	beq.n	800513c <sbrk_aligned+0x38>
 800512c:	1a21      	subs	r1, r4, r0
 800512e:	4628      	mov	r0, r5
 8005130:	f000 f91e 	bl	8005370 <_sbrk_r>
 8005134:	3001      	adds	r0, #1
 8005136:	d101      	bne.n	800513c <sbrk_aligned+0x38>
 8005138:	f04f 34ff 	mov.w	r4, #4294967295
 800513c:	4620      	mov	r0, r4
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	200002e0 	.word	0x200002e0

08005144 <_malloc_r>:
 8005144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005148:	1ccd      	adds	r5, r1, #3
 800514a:	f025 0503 	bic.w	r5, r5, #3
 800514e:	3508      	adds	r5, #8
 8005150:	2d0c      	cmp	r5, #12
 8005152:	bf38      	it	cc
 8005154:	250c      	movcc	r5, #12
 8005156:	2d00      	cmp	r5, #0
 8005158:	4607      	mov	r7, r0
 800515a:	db01      	blt.n	8005160 <_malloc_r+0x1c>
 800515c:	42a9      	cmp	r1, r5
 800515e:	d905      	bls.n	800516c <_malloc_r+0x28>
 8005160:	230c      	movs	r3, #12
 8005162:	603b      	str	r3, [r7, #0]
 8005164:	2600      	movs	r6, #0
 8005166:	4630      	mov	r0, r6
 8005168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800516c:	4e2e      	ldr	r6, [pc, #184]	; (8005228 <_malloc_r+0xe4>)
 800516e:	f000 fd21 	bl	8005bb4 <__malloc_lock>
 8005172:	6833      	ldr	r3, [r6, #0]
 8005174:	461c      	mov	r4, r3
 8005176:	bb34      	cbnz	r4, 80051c6 <_malloc_r+0x82>
 8005178:	4629      	mov	r1, r5
 800517a:	4638      	mov	r0, r7
 800517c:	f7ff ffc2 	bl	8005104 <sbrk_aligned>
 8005180:	1c43      	adds	r3, r0, #1
 8005182:	4604      	mov	r4, r0
 8005184:	d14d      	bne.n	8005222 <_malloc_r+0xde>
 8005186:	6834      	ldr	r4, [r6, #0]
 8005188:	4626      	mov	r6, r4
 800518a:	2e00      	cmp	r6, #0
 800518c:	d140      	bne.n	8005210 <_malloc_r+0xcc>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	4631      	mov	r1, r6
 8005192:	4638      	mov	r0, r7
 8005194:	eb04 0803 	add.w	r8, r4, r3
 8005198:	f000 f8ea 	bl	8005370 <_sbrk_r>
 800519c:	4580      	cmp	r8, r0
 800519e:	d13a      	bne.n	8005216 <_malloc_r+0xd2>
 80051a0:	6821      	ldr	r1, [r4, #0]
 80051a2:	3503      	adds	r5, #3
 80051a4:	1a6d      	subs	r5, r5, r1
 80051a6:	f025 0503 	bic.w	r5, r5, #3
 80051aa:	3508      	adds	r5, #8
 80051ac:	2d0c      	cmp	r5, #12
 80051ae:	bf38      	it	cc
 80051b0:	250c      	movcc	r5, #12
 80051b2:	4629      	mov	r1, r5
 80051b4:	4638      	mov	r0, r7
 80051b6:	f7ff ffa5 	bl	8005104 <sbrk_aligned>
 80051ba:	3001      	adds	r0, #1
 80051bc:	d02b      	beq.n	8005216 <_malloc_r+0xd2>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	442b      	add	r3, r5
 80051c2:	6023      	str	r3, [r4, #0]
 80051c4:	e00e      	b.n	80051e4 <_malloc_r+0xa0>
 80051c6:	6822      	ldr	r2, [r4, #0]
 80051c8:	1b52      	subs	r2, r2, r5
 80051ca:	d41e      	bmi.n	800520a <_malloc_r+0xc6>
 80051cc:	2a0b      	cmp	r2, #11
 80051ce:	d916      	bls.n	80051fe <_malloc_r+0xba>
 80051d0:	1961      	adds	r1, r4, r5
 80051d2:	42a3      	cmp	r3, r4
 80051d4:	6025      	str	r5, [r4, #0]
 80051d6:	bf18      	it	ne
 80051d8:	6059      	strne	r1, [r3, #4]
 80051da:	6863      	ldr	r3, [r4, #4]
 80051dc:	bf08      	it	eq
 80051de:	6031      	streq	r1, [r6, #0]
 80051e0:	5162      	str	r2, [r4, r5]
 80051e2:	604b      	str	r3, [r1, #4]
 80051e4:	4638      	mov	r0, r7
 80051e6:	f104 060b 	add.w	r6, r4, #11
 80051ea:	f000 fce9 	bl	8005bc0 <__malloc_unlock>
 80051ee:	f026 0607 	bic.w	r6, r6, #7
 80051f2:	1d23      	adds	r3, r4, #4
 80051f4:	1af2      	subs	r2, r6, r3
 80051f6:	d0b6      	beq.n	8005166 <_malloc_r+0x22>
 80051f8:	1b9b      	subs	r3, r3, r6
 80051fa:	50a3      	str	r3, [r4, r2]
 80051fc:	e7b3      	b.n	8005166 <_malloc_r+0x22>
 80051fe:	6862      	ldr	r2, [r4, #4]
 8005200:	42a3      	cmp	r3, r4
 8005202:	bf0c      	ite	eq
 8005204:	6032      	streq	r2, [r6, #0]
 8005206:	605a      	strne	r2, [r3, #4]
 8005208:	e7ec      	b.n	80051e4 <_malloc_r+0xa0>
 800520a:	4623      	mov	r3, r4
 800520c:	6864      	ldr	r4, [r4, #4]
 800520e:	e7b2      	b.n	8005176 <_malloc_r+0x32>
 8005210:	4634      	mov	r4, r6
 8005212:	6876      	ldr	r6, [r6, #4]
 8005214:	e7b9      	b.n	800518a <_malloc_r+0x46>
 8005216:	230c      	movs	r3, #12
 8005218:	603b      	str	r3, [r7, #0]
 800521a:	4638      	mov	r0, r7
 800521c:	f000 fcd0 	bl	8005bc0 <__malloc_unlock>
 8005220:	e7a1      	b.n	8005166 <_malloc_r+0x22>
 8005222:	6025      	str	r5, [r4, #0]
 8005224:	e7de      	b.n	80051e4 <_malloc_r+0xa0>
 8005226:	bf00      	nop
 8005228:	200002dc 	.word	0x200002dc

0800522c <_perror_r>:
 800522c:	6983      	ldr	r3, [r0, #24]
 800522e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005230:	68c4      	ldr	r4, [r0, #12]
 8005232:	4605      	mov	r5, r0
 8005234:	460e      	mov	r6, r1
 8005236:	b90b      	cbnz	r3, 800523c <_perror_r+0x10>
 8005238:	f000 fc1c 	bl	8005a74 <__sinit>
 800523c:	4b43      	ldr	r3, [pc, #268]	; (800534c <_perror_r+0x120>)
 800523e:	429c      	cmp	r4, r3
 8005240:	d132      	bne.n	80052a8 <_perror_r+0x7c>
 8005242:	686c      	ldr	r4, [r5, #4]
 8005244:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005246:	07d8      	lsls	r0, r3, #31
 8005248:	d405      	bmi.n	8005256 <_perror_r+0x2a>
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	0599      	lsls	r1, r3, #22
 800524e:	d402      	bmi.n	8005256 <_perror_r+0x2a>
 8005250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005252:	f000 fcad 	bl	8005bb0 <__retarget_lock_acquire_recursive>
 8005256:	4621      	mov	r1, r4
 8005258:	4628      	mov	r0, r5
 800525a:	f000 fb39 	bl	80058d0 <_fflush_r>
 800525e:	bb6e      	cbnz	r6, 80052bc <_perror_r+0x90>
 8005260:	6829      	ldr	r1, [r5, #0]
 8005262:	ab01      	add	r3, sp, #4
 8005264:	2201      	movs	r2, #1
 8005266:	4628      	mov	r0, r5
 8005268:	f000 f892 	bl	8005390 <_strerror_r>
 800526c:	4607      	mov	r7, r0
 800526e:	2800      	cmp	r0, #0
 8005270:	d14f      	bne.n	8005312 <_perror_r+0xe6>
 8005272:	4837      	ldr	r0, [pc, #220]	; (8005350 <_perror_r+0x124>)
 8005274:	4f36      	ldr	r7, [pc, #216]	; (8005350 <_perror_r+0x124>)
 8005276:	f7fa ffab 	bl	80001d0 <strlen>
 800527a:	4606      	mov	r6, r0
 800527c:	b156      	cbz	r6, 8005294 <_perror_r+0x68>
 800527e:	4620      	mov	r0, r4
 8005280:	f000 fb62 	bl	8005948 <fileno>
 8005284:	4633      	mov	r3, r6
 8005286:	4601      	mov	r1, r0
 8005288:	463a      	mov	r2, r7
 800528a:	4628      	mov	r0, r5
 800528c:	f000 fa88 	bl	80057a0 <_write_r>
 8005290:	2800      	cmp	r0, #0
 8005292:	da51      	bge.n	8005338 <_perror_r+0x10c>
 8005294:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005298:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800529a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800529e:	07d2      	lsls	r2, r2, #31
 80052a0:	81a3      	strh	r3, [r4, #12]
 80052a2:	d54c      	bpl.n	800533e <_perror_r+0x112>
 80052a4:	b003      	add	sp, #12
 80052a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a8:	4b2a      	ldr	r3, [pc, #168]	; (8005354 <_perror_r+0x128>)
 80052aa:	429c      	cmp	r4, r3
 80052ac:	d101      	bne.n	80052b2 <_perror_r+0x86>
 80052ae:	68ac      	ldr	r4, [r5, #8]
 80052b0:	e7c8      	b.n	8005244 <_perror_r+0x18>
 80052b2:	4b29      	ldr	r3, [pc, #164]	; (8005358 <_perror_r+0x12c>)
 80052b4:	429c      	cmp	r4, r3
 80052b6:	bf08      	it	eq
 80052b8:	68ec      	ldreq	r4, [r5, #12]
 80052ba:	e7c3      	b.n	8005244 <_perror_r+0x18>
 80052bc:	7833      	ldrb	r3, [r6, #0]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d0ce      	beq.n	8005260 <_perror_r+0x34>
 80052c2:	4630      	mov	r0, r6
 80052c4:	f7fa ff84 	bl	80001d0 <strlen>
 80052c8:	4607      	mov	r7, r0
 80052ca:	b157      	cbz	r7, 80052e2 <_perror_r+0xb6>
 80052cc:	4620      	mov	r0, r4
 80052ce:	f000 fb3b 	bl	8005948 <fileno>
 80052d2:	463b      	mov	r3, r7
 80052d4:	4601      	mov	r1, r0
 80052d6:	4632      	mov	r2, r6
 80052d8:	4628      	mov	r0, r5
 80052da:	f000 fa61 	bl	80057a0 <_write_r>
 80052de:	2800      	cmp	r0, #0
 80052e0:	da14      	bge.n	800530c <_perror_r+0xe0>
 80052e2:	481e      	ldr	r0, [pc, #120]	; (800535c <_perror_r+0x130>)
 80052e4:	4f1d      	ldr	r7, [pc, #116]	; (800535c <_perror_r+0x130>)
 80052e6:	f7fa ff73 	bl	80001d0 <strlen>
 80052ea:	4606      	mov	r6, r0
 80052ec:	2e00      	cmp	r6, #0
 80052ee:	d0b7      	beq.n	8005260 <_perror_r+0x34>
 80052f0:	4620      	mov	r0, r4
 80052f2:	f000 fb29 	bl	8005948 <fileno>
 80052f6:	4633      	mov	r3, r6
 80052f8:	4601      	mov	r1, r0
 80052fa:	463a      	mov	r2, r7
 80052fc:	4628      	mov	r0, r5
 80052fe:	f000 fa4f 	bl	80057a0 <_write_r>
 8005302:	2800      	cmp	r0, #0
 8005304:	dbac      	blt.n	8005260 <_perror_r+0x34>
 8005306:	1a36      	subs	r6, r6, r0
 8005308:	4407      	add	r7, r0
 800530a:	e7ef      	b.n	80052ec <_perror_r+0xc0>
 800530c:	1a3f      	subs	r7, r7, r0
 800530e:	4406      	add	r6, r0
 8005310:	e7db      	b.n	80052ca <_perror_r+0x9e>
 8005312:	f7fa ff5d 	bl	80001d0 <strlen>
 8005316:	4606      	mov	r6, r0
 8005318:	2e00      	cmp	r6, #0
 800531a:	d0aa      	beq.n	8005272 <_perror_r+0x46>
 800531c:	4620      	mov	r0, r4
 800531e:	f000 fb13 	bl	8005948 <fileno>
 8005322:	4633      	mov	r3, r6
 8005324:	4601      	mov	r1, r0
 8005326:	463a      	mov	r2, r7
 8005328:	4628      	mov	r0, r5
 800532a:	f000 fa39 	bl	80057a0 <_write_r>
 800532e:	2800      	cmp	r0, #0
 8005330:	db9f      	blt.n	8005272 <_perror_r+0x46>
 8005332:	1a36      	subs	r6, r6, r0
 8005334:	4407      	add	r7, r0
 8005336:	e7ef      	b.n	8005318 <_perror_r+0xec>
 8005338:	1a36      	subs	r6, r6, r0
 800533a:	4407      	add	r7, r0
 800533c:	e79e      	b.n	800527c <_perror_r+0x50>
 800533e:	059b      	lsls	r3, r3, #22
 8005340:	d4b0      	bmi.n	80052a4 <_perror_r+0x78>
 8005342:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005344:	f000 fc35 	bl	8005bb2 <__retarget_lock_release_recursive>
 8005348:	e7ac      	b.n	80052a4 <_perror_r+0x78>
 800534a:	bf00      	nop
 800534c:	08006aac 	.word	0x08006aac
 8005350:	080063f3 	.word	0x080063f3
 8005354:	08006acc 	.word	0x08006acc
 8005358:	08006a8c 	.word	0x08006a8c
 800535c:	080063f0 	.word	0x080063f0

08005360 <perror>:
 8005360:	4b02      	ldr	r3, [pc, #8]	; (800536c <perror+0xc>)
 8005362:	4601      	mov	r1, r0
 8005364:	6818      	ldr	r0, [r3, #0]
 8005366:	f7ff bf61 	b.w	800522c <_perror_r>
 800536a:	bf00      	nop
 800536c:	2000000c 	.word	0x2000000c

08005370 <_sbrk_r>:
 8005370:	b538      	push	{r3, r4, r5, lr}
 8005372:	4d06      	ldr	r5, [pc, #24]	; (800538c <_sbrk_r+0x1c>)
 8005374:	2300      	movs	r3, #0
 8005376:	4604      	mov	r4, r0
 8005378:	4608      	mov	r0, r1
 800537a:	602b      	str	r3, [r5, #0]
 800537c:	f7fb fcec 	bl	8000d58 <_sbrk>
 8005380:	1c43      	adds	r3, r0, #1
 8005382:	d102      	bne.n	800538a <_sbrk_r+0x1a>
 8005384:	682b      	ldr	r3, [r5, #0]
 8005386:	b103      	cbz	r3, 800538a <_sbrk_r+0x1a>
 8005388:	6023      	str	r3, [r4, #0]
 800538a:	bd38      	pop	{r3, r4, r5, pc}
 800538c:	200002e8 	.word	0x200002e8

08005390 <_strerror_r>:
 8005390:	b510      	push	{r4, lr}
 8005392:	4604      	mov	r4, r0
 8005394:	4608      	mov	r0, r1
 8005396:	4611      	mov	r1, r2
 8005398:	288e      	cmp	r0, #142	; 0x8e
 800539a:	f200 8130 	bhi.w	80055fe <_strerror_r+0x26e>
 800539e:	e8df f010 	tbh	[pc, r0, lsl #1]
 80053a2:	0139      	.short	0x0139
 80053a4:	0092008f 	.word	0x0092008f
 80053a8:	00960094 	.word	0x00960094
 80053ac:	009a0098 	.word	0x009a0098
 80053b0:	009e009c 	.word	0x009e009c
 80053b4:	00a400a2 	.word	0x00a400a2
 80053b8:	00aa00a8 	.word	0x00aa00a8
 80053bc:	00ae00ac 	.word	0x00ae00ac
 80053c0:	00b0012e 	.word	0x00b0012e
 80053c4:	00b400b2 	.word	0x00b400b2
 80053c8:	00b800b6 	.word	0x00b800b6
 80053cc:	00c000be 	.word	0x00c000be
 80053d0:	00c800c6 	.word	0x00c800c6
 80053d4:	00cc00ca 	.word	0x00cc00ca
 80053d8:	00d200ce 	.word	0x00d200ce
 80053dc:	00d800d6 	.word	0x00d800d6
 80053e0:	00dc00da 	.word	0x00dc00da
 80053e4:	00e000de 	.word	0x00e000de
 80053e8:	00e400e2 	.word	0x00e400e2
 80053ec:	012e012e 	.word	0x012e012e
 80053f0:	012e012e 	.word	0x012e012e
 80053f4:	012e012e 	.word	0x012e012e
 80053f8:	012e012e 	.word	0x012e012e
 80053fc:	00ec00e8 	.word	0x00ec00e8
 8005400:	012e012e 	.word	0x012e012e
 8005404:	012e012e 	.word	0x012e012e
 8005408:	012e012e 	.word	0x012e012e
 800540c:	012e012e 	.word	0x012e012e
 8005410:	012e012e 	.word	0x012e012e
 8005414:	012e012e 	.word	0x012e012e
 8005418:	00ee012e 	.word	0x00ee012e
 800541c:	00f00108 	.word	0x00f00108
 8005420:	012e00f2 	.word	0x012e00f2
 8005424:	012e012e 	.word	0x012e012e
 8005428:	012e00f4 	.word	0x012e00f4
 800542c:	012e012e 	.word	0x012e012e
 8005430:	012e00f6 	.word	0x012e00f6
 8005434:	00fa012e 	.word	0x00fa012e
 8005438:	012e012e 	.word	0x012e012e
 800543c:	012e00fc 	.word	0x012e00fc
 8005440:	012e012e 	.word	0x012e012e
 8005444:	012e012e 	.word	0x012e012e
 8005448:	012e012e 	.word	0x012e012e
 800544c:	012e012e 	.word	0x012e012e
 8005450:	00fe012e 	.word	0x00fe012e
 8005454:	0100012e 	.word	0x0100012e
 8005458:	01040102 	.word	0x01040102
 800545c:	012e012e 	.word	0x012e012e
 8005460:	012e0126 	.word	0x012e0126
 8005464:	012e012e 	.word	0x012e012e
 8005468:	012e012e 	.word	0x012e012e
 800546c:	012e012e 	.word	0x012e012e
 8005470:	0114012e 	.word	0x0114012e
 8005474:	010a0106 	.word	0x010a0106
 8005478:	010e010c 	.word	0x010e010c
 800547c:	012e0110 	.word	0x012e0110
 8005480:	01160112 	.word	0x01160112
 8005484:	00ea011a 	.word	0x00ea011a
 8005488:	012c00c2 	.word	0x012c00c2
 800548c:	00d000ba 	.word	0x00d000ba
 8005490:	00a000bc 	.word	0x00a000bc
 8005494:	012a00a6 	.word	0x012a00a6
 8005498:	012e00f8 	.word	0x012e00f8
 800549c:	00c40118 	.word	0x00c40118
 80054a0:	011c011e 	.word	0x011c011e
 80054a4:	012e012e 	.word	0x012e012e
 80054a8:	012e012e 	.word	0x012e012e
 80054ac:	00d4012e 	.word	0x00d4012e
 80054b0:	012e012e 	.word	0x012e012e
 80054b4:	00e6012e 	.word	0x00e6012e
 80054b8:	01200128 	.word	0x01200128
 80054bc:	01240122 	.word	0x01240122
 80054c0:	4b55      	ldr	r3, [pc, #340]	; (8005618 <_strerror_r+0x288>)
 80054c2:	4618      	mov	r0, r3
 80054c4:	bd10      	pop	{r4, pc}
 80054c6:	4b55      	ldr	r3, [pc, #340]	; (800561c <_strerror_r+0x28c>)
 80054c8:	e7fb      	b.n	80054c2 <_strerror_r+0x132>
 80054ca:	4b55      	ldr	r3, [pc, #340]	; (8005620 <_strerror_r+0x290>)
 80054cc:	e7f9      	b.n	80054c2 <_strerror_r+0x132>
 80054ce:	4b55      	ldr	r3, [pc, #340]	; (8005624 <_strerror_r+0x294>)
 80054d0:	e7f7      	b.n	80054c2 <_strerror_r+0x132>
 80054d2:	4b55      	ldr	r3, [pc, #340]	; (8005628 <_strerror_r+0x298>)
 80054d4:	e7f5      	b.n	80054c2 <_strerror_r+0x132>
 80054d6:	4b55      	ldr	r3, [pc, #340]	; (800562c <_strerror_r+0x29c>)
 80054d8:	e7f3      	b.n	80054c2 <_strerror_r+0x132>
 80054da:	4b55      	ldr	r3, [pc, #340]	; (8005630 <_strerror_r+0x2a0>)
 80054dc:	e7f1      	b.n	80054c2 <_strerror_r+0x132>
 80054de:	4b55      	ldr	r3, [pc, #340]	; (8005634 <_strerror_r+0x2a4>)
 80054e0:	e7ef      	b.n	80054c2 <_strerror_r+0x132>
 80054e2:	4b55      	ldr	r3, [pc, #340]	; (8005638 <_strerror_r+0x2a8>)
 80054e4:	e7ed      	b.n	80054c2 <_strerror_r+0x132>
 80054e6:	4b55      	ldr	r3, [pc, #340]	; (800563c <_strerror_r+0x2ac>)
 80054e8:	e7eb      	b.n	80054c2 <_strerror_r+0x132>
 80054ea:	4b55      	ldr	r3, [pc, #340]	; (8005640 <_strerror_r+0x2b0>)
 80054ec:	e7e9      	b.n	80054c2 <_strerror_r+0x132>
 80054ee:	4b55      	ldr	r3, [pc, #340]	; (8005644 <_strerror_r+0x2b4>)
 80054f0:	e7e7      	b.n	80054c2 <_strerror_r+0x132>
 80054f2:	4b55      	ldr	r3, [pc, #340]	; (8005648 <_strerror_r+0x2b8>)
 80054f4:	e7e5      	b.n	80054c2 <_strerror_r+0x132>
 80054f6:	4b55      	ldr	r3, [pc, #340]	; (800564c <_strerror_r+0x2bc>)
 80054f8:	e7e3      	b.n	80054c2 <_strerror_r+0x132>
 80054fa:	4b55      	ldr	r3, [pc, #340]	; (8005650 <_strerror_r+0x2c0>)
 80054fc:	e7e1      	b.n	80054c2 <_strerror_r+0x132>
 80054fe:	4b55      	ldr	r3, [pc, #340]	; (8005654 <_strerror_r+0x2c4>)
 8005500:	e7df      	b.n	80054c2 <_strerror_r+0x132>
 8005502:	4b55      	ldr	r3, [pc, #340]	; (8005658 <_strerror_r+0x2c8>)
 8005504:	e7dd      	b.n	80054c2 <_strerror_r+0x132>
 8005506:	4b55      	ldr	r3, [pc, #340]	; (800565c <_strerror_r+0x2cc>)
 8005508:	e7db      	b.n	80054c2 <_strerror_r+0x132>
 800550a:	4b55      	ldr	r3, [pc, #340]	; (8005660 <_strerror_r+0x2d0>)
 800550c:	e7d9      	b.n	80054c2 <_strerror_r+0x132>
 800550e:	4b55      	ldr	r3, [pc, #340]	; (8005664 <_strerror_r+0x2d4>)
 8005510:	e7d7      	b.n	80054c2 <_strerror_r+0x132>
 8005512:	4b55      	ldr	r3, [pc, #340]	; (8005668 <_strerror_r+0x2d8>)
 8005514:	e7d5      	b.n	80054c2 <_strerror_r+0x132>
 8005516:	4b55      	ldr	r3, [pc, #340]	; (800566c <_strerror_r+0x2dc>)
 8005518:	e7d3      	b.n	80054c2 <_strerror_r+0x132>
 800551a:	4b55      	ldr	r3, [pc, #340]	; (8005670 <_strerror_r+0x2e0>)
 800551c:	e7d1      	b.n	80054c2 <_strerror_r+0x132>
 800551e:	4b55      	ldr	r3, [pc, #340]	; (8005674 <_strerror_r+0x2e4>)
 8005520:	e7cf      	b.n	80054c2 <_strerror_r+0x132>
 8005522:	4b55      	ldr	r3, [pc, #340]	; (8005678 <_strerror_r+0x2e8>)
 8005524:	e7cd      	b.n	80054c2 <_strerror_r+0x132>
 8005526:	4b55      	ldr	r3, [pc, #340]	; (800567c <_strerror_r+0x2ec>)
 8005528:	e7cb      	b.n	80054c2 <_strerror_r+0x132>
 800552a:	4b55      	ldr	r3, [pc, #340]	; (8005680 <_strerror_r+0x2f0>)
 800552c:	e7c9      	b.n	80054c2 <_strerror_r+0x132>
 800552e:	4b55      	ldr	r3, [pc, #340]	; (8005684 <_strerror_r+0x2f4>)
 8005530:	e7c7      	b.n	80054c2 <_strerror_r+0x132>
 8005532:	4b55      	ldr	r3, [pc, #340]	; (8005688 <_strerror_r+0x2f8>)
 8005534:	e7c5      	b.n	80054c2 <_strerror_r+0x132>
 8005536:	4b55      	ldr	r3, [pc, #340]	; (800568c <_strerror_r+0x2fc>)
 8005538:	e7c3      	b.n	80054c2 <_strerror_r+0x132>
 800553a:	4b55      	ldr	r3, [pc, #340]	; (8005690 <_strerror_r+0x300>)
 800553c:	e7c1      	b.n	80054c2 <_strerror_r+0x132>
 800553e:	4b55      	ldr	r3, [pc, #340]	; (8005694 <_strerror_r+0x304>)
 8005540:	e7bf      	b.n	80054c2 <_strerror_r+0x132>
 8005542:	4b55      	ldr	r3, [pc, #340]	; (8005698 <_strerror_r+0x308>)
 8005544:	e7bd      	b.n	80054c2 <_strerror_r+0x132>
 8005546:	4b55      	ldr	r3, [pc, #340]	; (800569c <_strerror_r+0x30c>)
 8005548:	e7bb      	b.n	80054c2 <_strerror_r+0x132>
 800554a:	4b55      	ldr	r3, [pc, #340]	; (80056a0 <_strerror_r+0x310>)
 800554c:	e7b9      	b.n	80054c2 <_strerror_r+0x132>
 800554e:	4b55      	ldr	r3, [pc, #340]	; (80056a4 <_strerror_r+0x314>)
 8005550:	e7b7      	b.n	80054c2 <_strerror_r+0x132>
 8005552:	4b55      	ldr	r3, [pc, #340]	; (80056a8 <_strerror_r+0x318>)
 8005554:	e7b5      	b.n	80054c2 <_strerror_r+0x132>
 8005556:	4b55      	ldr	r3, [pc, #340]	; (80056ac <_strerror_r+0x31c>)
 8005558:	e7b3      	b.n	80054c2 <_strerror_r+0x132>
 800555a:	4b55      	ldr	r3, [pc, #340]	; (80056b0 <_strerror_r+0x320>)
 800555c:	e7b1      	b.n	80054c2 <_strerror_r+0x132>
 800555e:	4b55      	ldr	r3, [pc, #340]	; (80056b4 <_strerror_r+0x324>)
 8005560:	e7af      	b.n	80054c2 <_strerror_r+0x132>
 8005562:	4b55      	ldr	r3, [pc, #340]	; (80056b8 <_strerror_r+0x328>)
 8005564:	e7ad      	b.n	80054c2 <_strerror_r+0x132>
 8005566:	4b55      	ldr	r3, [pc, #340]	; (80056bc <_strerror_r+0x32c>)
 8005568:	e7ab      	b.n	80054c2 <_strerror_r+0x132>
 800556a:	4b55      	ldr	r3, [pc, #340]	; (80056c0 <_strerror_r+0x330>)
 800556c:	e7a9      	b.n	80054c2 <_strerror_r+0x132>
 800556e:	4b55      	ldr	r3, [pc, #340]	; (80056c4 <_strerror_r+0x334>)
 8005570:	e7a7      	b.n	80054c2 <_strerror_r+0x132>
 8005572:	4b55      	ldr	r3, [pc, #340]	; (80056c8 <_strerror_r+0x338>)
 8005574:	e7a5      	b.n	80054c2 <_strerror_r+0x132>
 8005576:	4b55      	ldr	r3, [pc, #340]	; (80056cc <_strerror_r+0x33c>)
 8005578:	e7a3      	b.n	80054c2 <_strerror_r+0x132>
 800557a:	4b55      	ldr	r3, [pc, #340]	; (80056d0 <_strerror_r+0x340>)
 800557c:	e7a1      	b.n	80054c2 <_strerror_r+0x132>
 800557e:	4b55      	ldr	r3, [pc, #340]	; (80056d4 <_strerror_r+0x344>)
 8005580:	e79f      	b.n	80054c2 <_strerror_r+0x132>
 8005582:	4b55      	ldr	r3, [pc, #340]	; (80056d8 <_strerror_r+0x348>)
 8005584:	e79d      	b.n	80054c2 <_strerror_r+0x132>
 8005586:	4b55      	ldr	r3, [pc, #340]	; (80056dc <_strerror_r+0x34c>)
 8005588:	e79b      	b.n	80054c2 <_strerror_r+0x132>
 800558a:	4b55      	ldr	r3, [pc, #340]	; (80056e0 <_strerror_r+0x350>)
 800558c:	e799      	b.n	80054c2 <_strerror_r+0x132>
 800558e:	4b55      	ldr	r3, [pc, #340]	; (80056e4 <_strerror_r+0x354>)
 8005590:	e797      	b.n	80054c2 <_strerror_r+0x132>
 8005592:	4b55      	ldr	r3, [pc, #340]	; (80056e8 <_strerror_r+0x358>)
 8005594:	e795      	b.n	80054c2 <_strerror_r+0x132>
 8005596:	4b55      	ldr	r3, [pc, #340]	; (80056ec <_strerror_r+0x35c>)
 8005598:	e793      	b.n	80054c2 <_strerror_r+0x132>
 800559a:	4b55      	ldr	r3, [pc, #340]	; (80056f0 <_strerror_r+0x360>)
 800559c:	e791      	b.n	80054c2 <_strerror_r+0x132>
 800559e:	4b55      	ldr	r3, [pc, #340]	; (80056f4 <_strerror_r+0x364>)
 80055a0:	e78f      	b.n	80054c2 <_strerror_r+0x132>
 80055a2:	4b55      	ldr	r3, [pc, #340]	; (80056f8 <_strerror_r+0x368>)
 80055a4:	e78d      	b.n	80054c2 <_strerror_r+0x132>
 80055a6:	4b55      	ldr	r3, [pc, #340]	; (80056fc <_strerror_r+0x36c>)
 80055a8:	e78b      	b.n	80054c2 <_strerror_r+0x132>
 80055aa:	4b55      	ldr	r3, [pc, #340]	; (8005700 <_strerror_r+0x370>)
 80055ac:	e789      	b.n	80054c2 <_strerror_r+0x132>
 80055ae:	4b55      	ldr	r3, [pc, #340]	; (8005704 <_strerror_r+0x374>)
 80055b0:	e787      	b.n	80054c2 <_strerror_r+0x132>
 80055b2:	4b55      	ldr	r3, [pc, #340]	; (8005708 <_strerror_r+0x378>)
 80055b4:	e785      	b.n	80054c2 <_strerror_r+0x132>
 80055b6:	4b55      	ldr	r3, [pc, #340]	; (800570c <_strerror_r+0x37c>)
 80055b8:	e783      	b.n	80054c2 <_strerror_r+0x132>
 80055ba:	4b55      	ldr	r3, [pc, #340]	; (8005710 <_strerror_r+0x380>)
 80055bc:	e781      	b.n	80054c2 <_strerror_r+0x132>
 80055be:	4b55      	ldr	r3, [pc, #340]	; (8005714 <_strerror_r+0x384>)
 80055c0:	e77f      	b.n	80054c2 <_strerror_r+0x132>
 80055c2:	4b55      	ldr	r3, [pc, #340]	; (8005718 <_strerror_r+0x388>)
 80055c4:	e77d      	b.n	80054c2 <_strerror_r+0x132>
 80055c6:	4b55      	ldr	r3, [pc, #340]	; (800571c <_strerror_r+0x38c>)
 80055c8:	e77b      	b.n	80054c2 <_strerror_r+0x132>
 80055ca:	4b55      	ldr	r3, [pc, #340]	; (8005720 <_strerror_r+0x390>)
 80055cc:	e779      	b.n	80054c2 <_strerror_r+0x132>
 80055ce:	4b55      	ldr	r3, [pc, #340]	; (8005724 <_strerror_r+0x394>)
 80055d0:	e777      	b.n	80054c2 <_strerror_r+0x132>
 80055d2:	4b55      	ldr	r3, [pc, #340]	; (8005728 <_strerror_r+0x398>)
 80055d4:	e775      	b.n	80054c2 <_strerror_r+0x132>
 80055d6:	4b55      	ldr	r3, [pc, #340]	; (800572c <_strerror_r+0x39c>)
 80055d8:	e773      	b.n	80054c2 <_strerror_r+0x132>
 80055da:	4b55      	ldr	r3, [pc, #340]	; (8005730 <_strerror_r+0x3a0>)
 80055dc:	e771      	b.n	80054c2 <_strerror_r+0x132>
 80055de:	4b55      	ldr	r3, [pc, #340]	; (8005734 <_strerror_r+0x3a4>)
 80055e0:	e76f      	b.n	80054c2 <_strerror_r+0x132>
 80055e2:	4b55      	ldr	r3, [pc, #340]	; (8005738 <_strerror_r+0x3a8>)
 80055e4:	e76d      	b.n	80054c2 <_strerror_r+0x132>
 80055e6:	4b55      	ldr	r3, [pc, #340]	; (800573c <_strerror_r+0x3ac>)
 80055e8:	e76b      	b.n	80054c2 <_strerror_r+0x132>
 80055ea:	4b55      	ldr	r3, [pc, #340]	; (8005740 <_strerror_r+0x3b0>)
 80055ec:	e769      	b.n	80054c2 <_strerror_r+0x132>
 80055ee:	4b55      	ldr	r3, [pc, #340]	; (8005744 <_strerror_r+0x3b4>)
 80055f0:	e767      	b.n	80054c2 <_strerror_r+0x132>
 80055f2:	4b55      	ldr	r3, [pc, #340]	; (8005748 <_strerror_r+0x3b8>)
 80055f4:	e765      	b.n	80054c2 <_strerror_r+0x132>
 80055f6:	4b55      	ldr	r3, [pc, #340]	; (800574c <_strerror_r+0x3bc>)
 80055f8:	e763      	b.n	80054c2 <_strerror_r+0x132>
 80055fa:	4b55      	ldr	r3, [pc, #340]	; (8005750 <_strerror_r+0x3c0>)
 80055fc:	e761      	b.n	80054c2 <_strerror_r+0x132>
 80055fe:	2b00      	cmp	r3, #0
 8005600:	bf14      	ite	ne
 8005602:	461a      	movne	r2, r3
 8005604:	4622      	moveq	r2, r4
 8005606:	f000 f8a9 	bl	800575c <_user_strerror>
 800560a:	4b52      	ldr	r3, [pc, #328]	; (8005754 <_strerror_r+0x3c4>)
 800560c:	2800      	cmp	r0, #0
 800560e:	bf18      	it	ne
 8005610:	4603      	movne	r3, r0
 8005612:	e756      	b.n	80054c2 <_strerror_r+0x132>
 8005614:	4b50      	ldr	r3, [pc, #320]	; (8005758 <_strerror_r+0x3c8>)
 8005616:	e754      	b.n	80054c2 <_strerror_r+0x132>
 8005618:	080063f5 	.word	0x080063f5
 800561c:	080063ff 	.word	0x080063ff
 8005620:	08006419 	.word	0x08006419
 8005624:	08006429 	.word	0x08006429
 8005628:	08006441 	.word	0x08006441
 800562c:	0800644b 	.word	0x0800644b
 8005630:	08006465 	.word	0x08006465
 8005634:	08006477 	.word	0x08006477
 8005638:	08006489 	.word	0x08006489
 800563c:	080064a2 	.word	0x080064a2
 8005640:	080064b2 	.word	0x080064b2
 8005644:	080064be 	.word	0x080064be
 8005648:	080064db 	.word	0x080064db
 800564c:	080064ed 	.word	0x080064ed
 8005650:	080064fe 	.word	0x080064fe
 8005654:	08006510 	.word	0x08006510
 8005658:	0800651c 	.word	0x0800651c
 800565c:	08006534 	.word	0x08006534
 8005660:	08006540 	.word	0x08006540
 8005664:	08006552 	.word	0x08006552
 8005668:	08006561 	.word	0x08006561
 800566c:	08006571 	.word	0x08006571
 8005670:	0800657e 	.word	0x0800657e
 8005674:	0800659d 	.word	0x0800659d
 8005678:	080065ac 	.word	0x080065ac
 800567c:	080065bd 	.word	0x080065bd
 8005680:	080065e1 	.word	0x080065e1
 8005684:	080065ff 	.word	0x080065ff
 8005688:	0800661d 	.word	0x0800661d
 800568c:	0800663d 	.word	0x0800663d
 8005690:	08006654 	.word	0x08006654
 8005694:	08006663 	.word	0x08006663
 8005698:	08006672 	.word	0x08006672
 800569c:	08006686 	.word	0x08006686
 80056a0:	0800669e 	.word	0x0800669e
 80056a4:	080066ac 	.word	0x080066ac
 80056a8:	080066b9 	.word	0x080066b9
 80056ac:	080066cf 	.word	0x080066cf
 80056b0:	080066de 	.word	0x080066de
 80056b4:	080066ea 	.word	0x080066ea
 80056b8:	08006719 	.word	0x08006719
 80056bc:	0800672a 	.word	0x0800672a
 80056c0:	08006745 	.word	0x08006745
 80056c4:	08006758 	.word	0x08006758
 80056c8:	0800676e 	.word	0x0800676e
 80056cc:	08006777 	.word	0x08006777
 80056d0:	0800678e 	.word	0x0800678e
 80056d4:	08006796 	.word	0x08006796
 80056d8:	080067a3 	.word	0x080067a3
 80056dc:	080067b8 	.word	0x080067b8
 80056e0:	080067cc 	.word	0x080067cc
 80056e4:	080067e4 	.word	0x080067e4
 80056e8:	080067f3 	.word	0x080067f3
 80056ec:	08006804 	.word	0x08006804
 80056f0:	08006817 	.word	0x08006817
 80056f4:	08006823 	.word	0x08006823
 80056f8:	0800683c 	.word	0x0800683c
 80056fc:	08006850 	.word	0x08006850
 8005700:	0800686b 	.word	0x0800686b
 8005704:	08006883 	.word	0x08006883
 8005708:	0800689d 	.word	0x0800689d
 800570c:	080068a5 	.word	0x080068a5
 8005710:	080068d5 	.word	0x080068d5
 8005714:	080068f4 	.word	0x080068f4
 8005718:	08006913 	.word	0x08006913
 800571c:	0800692a 	.word	0x0800692a
 8005720:	0800693d 	.word	0x0800693d
 8005724:	08006956 	.word	0x08006956
 8005728:	0800696d 	.word	0x0800696d
 800572c:	08006983 	.word	0x08006983
 8005730:	080069a4 	.word	0x080069a4
 8005734:	080069bc 	.word	0x080069bc
 8005738:	080069d8 	.word	0x080069d8
 800573c:	080069eb 	.word	0x080069eb
 8005740:	08006a01 	.word	0x08006a01
 8005744:	08006a15 	.word	0x08006a15
 8005748:	08006a37 	.word	0x08006a37
 800574c:	08006a5d 	.word	0x08006a5d
 8005750:	08006a6e 	.word	0x08006a6e
 8005754:	080063f4 	.word	0x080063f4
 8005758:	08006a83 	.word	0x08006a83

0800575c <_user_strerror>:
 800575c:	2000      	movs	r0, #0
 800575e:	4770      	bx	lr

08005760 <_vsiprintf_r>:
 8005760:	b500      	push	{lr}
 8005762:	b09b      	sub	sp, #108	; 0x6c
 8005764:	9100      	str	r1, [sp, #0]
 8005766:	9104      	str	r1, [sp, #16]
 8005768:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800576c:	9105      	str	r1, [sp, #20]
 800576e:	9102      	str	r1, [sp, #8]
 8005770:	4905      	ldr	r1, [pc, #20]	; (8005788 <_vsiprintf_r+0x28>)
 8005772:	9103      	str	r1, [sp, #12]
 8005774:	4669      	mov	r1, sp
 8005776:	f000 fa85 	bl	8005c84 <_svfiprintf_r>
 800577a:	9b00      	ldr	r3, [sp, #0]
 800577c:	2200      	movs	r2, #0
 800577e:	701a      	strb	r2, [r3, #0]
 8005780:	b01b      	add	sp, #108	; 0x6c
 8005782:	f85d fb04 	ldr.w	pc, [sp], #4
 8005786:	bf00      	nop
 8005788:	ffff0208 	.word	0xffff0208

0800578c <vsiprintf>:
 800578c:	4613      	mov	r3, r2
 800578e:	460a      	mov	r2, r1
 8005790:	4601      	mov	r1, r0
 8005792:	4802      	ldr	r0, [pc, #8]	; (800579c <vsiprintf+0x10>)
 8005794:	6800      	ldr	r0, [r0, #0]
 8005796:	f7ff bfe3 	b.w	8005760 <_vsiprintf_r>
 800579a:	bf00      	nop
 800579c:	2000000c 	.word	0x2000000c

080057a0 <_write_r>:
 80057a0:	b538      	push	{r3, r4, r5, lr}
 80057a2:	4d07      	ldr	r5, [pc, #28]	; (80057c0 <_write_r+0x20>)
 80057a4:	4604      	mov	r4, r0
 80057a6:	4608      	mov	r0, r1
 80057a8:	4611      	mov	r1, r2
 80057aa:	2200      	movs	r2, #0
 80057ac:	602a      	str	r2, [r5, #0]
 80057ae:	461a      	mov	r2, r3
 80057b0:	f7fb fa9d 	bl	8000cee <_write>
 80057b4:	1c43      	adds	r3, r0, #1
 80057b6:	d102      	bne.n	80057be <_write_r+0x1e>
 80057b8:	682b      	ldr	r3, [r5, #0]
 80057ba:	b103      	cbz	r3, 80057be <_write_r+0x1e>
 80057bc:	6023      	str	r3, [r4, #0]
 80057be:	bd38      	pop	{r3, r4, r5, pc}
 80057c0:	200002e8 	.word	0x200002e8

080057c4 <__sflush_r>:
 80057c4:	898a      	ldrh	r2, [r1, #12]
 80057c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ca:	4605      	mov	r5, r0
 80057cc:	0710      	lsls	r0, r2, #28
 80057ce:	460c      	mov	r4, r1
 80057d0:	d458      	bmi.n	8005884 <__sflush_r+0xc0>
 80057d2:	684b      	ldr	r3, [r1, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	dc05      	bgt.n	80057e4 <__sflush_r+0x20>
 80057d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057da:	2b00      	cmp	r3, #0
 80057dc:	dc02      	bgt.n	80057e4 <__sflush_r+0x20>
 80057de:	2000      	movs	r0, #0
 80057e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057e6:	2e00      	cmp	r6, #0
 80057e8:	d0f9      	beq.n	80057de <__sflush_r+0x1a>
 80057ea:	2300      	movs	r3, #0
 80057ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057f0:	682f      	ldr	r7, [r5, #0]
 80057f2:	602b      	str	r3, [r5, #0]
 80057f4:	d032      	beq.n	800585c <__sflush_r+0x98>
 80057f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057f8:	89a3      	ldrh	r3, [r4, #12]
 80057fa:	075a      	lsls	r2, r3, #29
 80057fc:	d505      	bpl.n	800580a <__sflush_r+0x46>
 80057fe:	6863      	ldr	r3, [r4, #4]
 8005800:	1ac0      	subs	r0, r0, r3
 8005802:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005804:	b10b      	cbz	r3, 800580a <__sflush_r+0x46>
 8005806:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005808:	1ac0      	subs	r0, r0, r3
 800580a:	2300      	movs	r3, #0
 800580c:	4602      	mov	r2, r0
 800580e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005810:	6a21      	ldr	r1, [r4, #32]
 8005812:	4628      	mov	r0, r5
 8005814:	47b0      	blx	r6
 8005816:	1c43      	adds	r3, r0, #1
 8005818:	89a3      	ldrh	r3, [r4, #12]
 800581a:	d106      	bne.n	800582a <__sflush_r+0x66>
 800581c:	6829      	ldr	r1, [r5, #0]
 800581e:	291d      	cmp	r1, #29
 8005820:	d82c      	bhi.n	800587c <__sflush_r+0xb8>
 8005822:	4a2a      	ldr	r2, [pc, #168]	; (80058cc <__sflush_r+0x108>)
 8005824:	40ca      	lsrs	r2, r1
 8005826:	07d6      	lsls	r6, r2, #31
 8005828:	d528      	bpl.n	800587c <__sflush_r+0xb8>
 800582a:	2200      	movs	r2, #0
 800582c:	6062      	str	r2, [r4, #4]
 800582e:	04d9      	lsls	r1, r3, #19
 8005830:	6922      	ldr	r2, [r4, #16]
 8005832:	6022      	str	r2, [r4, #0]
 8005834:	d504      	bpl.n	8005840 <__sflush_r+0x7c>
 8005836:	1c42      	adds	r2, r0, #1
 8005838:	d101      	bne.n	800583e <__sflush_r+0x7a>
 800583a:	682b      	ldr	r3, [r5, #0]
 800583c:	b903      	cbnz	r3, 8005840 <__sflush_r+0x7c>
 800583e:	6560      	str	r0, [r4, #84]	; 0x54
 8005840:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005842:	602f      	str	r7, [r5, #0]
 8005844:	2900      	cmp	r1, #0
 8005846:	d0ca      	beq.n	80057de <__sflush_r+0x1a>
 8005848:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800584c:	4299      	cmp	r1, r3
 800584e:	d002      	beq.n	8005856 <__sflush_r+0x92>
 8005850:	4628      	mov	r0, r5
 8005852:	f7ff fc0b 	bl	800506c <_free_r>
 8005856:	2000      	movs	r0, #0
 8005858:	6360      	str	r0, [r4, #52]	; 0x34
 800585a:	e7c1      	b.n	80057e0 <__sflush_r+0x1c>
 800585c:	6a21      	ldr	r1, [r4, #32]
 800585e:	2301      	movs	r3, #1
 8005860:	4628      	mov	r0, r5
 8005862:	47b0      	blx	r6
 8005864:	1c41      	adds	r1, r0, #1
 8005866:	d1c7      	bne.n	80057f8 <__sflush_r+0x34>
 8005868:	682b      	ldr	r3, [r5, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d0c4      	beq.n	80057f8 <__sflush_r+0x34>
 800586e:	2b1d      	cmp	r3, #29
 8005870:	d001      	beq.n	8005876 <__sflush_r+0xb2>
 8005872:	2b16      	cmp	r3, #22
 8005874:	d101      	bne.n	800587a <__sflush_r+0xb6>
 8005876:	602f      	str	r7, [r5, #0]
 8005878:	e7b1      	b.n	80057de <__sflush_r+0x1a>
 800587a:	89a3      	ldrh	r3, [r4, #12]
 800587c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005880:	81a3      	strh	r3, [r4, #12]
 8005882:	e7ad      	b.n	80057e0 <__sflush_r+0x1c>
 8005884:	690f      	ldr	r7, [r1, #16]
 8005886:	2f00      	cmp	r7, #0
 8005888:	d0a9      	beq.n	80057de <__sflush_r+0x1a>
 800588a:	0793      	lsls	r3, r2, #30
 800588c:	680e      	ldr	r6, [r1, #0]
 800588e:	bf08      	it	eq
 8005890:	694b      	ldreq	r3, [r1, #20]
 8005892:	600f      	str	r7, [r1, #0]
 8005894:	bf18      	it	ne
 8005896:	2300      	movne	r3, #0
 8005898:	eba6 0807 	sub.w	r8, r6, r7
 800589c:	608b      	str	r3, [r1, #8]
 800589e:	f1b8 0f00 	cmp.w	r8, #0
 80058a2:	dd9c      	ble.n	80057de <__sflush_r+0x1a>
 80058a4:	6a21      	ldr	r1, [r4, #32]
 80058a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80058a8:	4643      	mov	r3, r8
 80058aa:	463a      	mov	r2, r7
 80058ac:	4628      	mov	r0, r5
 80058ae:	47b0      	blx	r6
 80058b0:	2800      	cmp	r0, #0
 80058b2:	dc06      	bgt.n	80058c2 <__sflush_r+0xfe>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058ba:	81a3      	strh	r3, [r4, #12]
 80058bc:	f04f 30ff 	mov.w	r0, #4294967295
 80058c0:	e78e      	b.n	80057e0 <__sflush_r+0x1c>
 80058c2:	4407      	add	r7, r0
 80058c4:	eba8 0800 	sub.w	r8, r8, r0
 80058c8:	e7e9      	b.n	800589e <__sflush_r+0xda>
 80058ca:	bf00      	nop
 80058cc:	20400001 	.word	0x20400001

080058d0 <_fflush_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	690b      	ldr	r3, [r1, #16]
 80058d4:	4605      	mov	r5, r0
 80058d6:	460c      	mov	r4, r1
 80058d8:	b913      	cbnz	r3, 80058e0 <_fflush_r+0x10>
 80058da:	2500      	movs	r5, #0
 80058dc:	4628      	mov	r0, r5
 80058de:	bd38      	pop	{r3, r4, r5, pc}
 80058e0:	b118      	cbz	r0, 80058ea <_fflush_r+0x1a>
 80058e2:	6983      	ldr	r3, [r0, #24]
 80058e4:	b90b      	cbnz	r3, 80058ea <_fflush_r+0x1a>
 80058e6:	f000 f8c5 	bl	8005a74 <__sinit>
 80058ea:	4b14      	ldr	r3, [pc, #80]	; (800593c <_fflush_r+0x6c>)
 80058ec:	429c      	cmp	r4, r3
 80058ee:	d11b      	bne.n	8005928 <_fflush_r+0x58>
 80058f0:	686c      	ldr	r4, [r5, #4]
 80058f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d0ef      	beq.n	80058da <_fflush_r+0xa>
 80058fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058fc:	07d0      	lsls	r0, r2, #31
 80058fe:	d404      	bmi.n	800590a <_fflush_r+0x3a>
 8005900:	0599      	lsls	r1, r3, #22
 8005902:	d402      	bmi.n	800590a <_fflush_r+0x3a>
 8005904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005906:	f000 f953 	bl	8005bb0 <__retarget_lock_acquire_recursive>
 800590a:	4628      	mov	r0, r5
 800590c:	4621      	mov	r1, r4
 800590e:	f7ff ff59 	bl	80057c4 <__sflush_r>
 8005912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005914:	07da      	lsls	r2, r3, #31
 8005916:	4605      	mov	r5, r0
 8005918:	d4e0      	bmi.n	80058dc <_fflush_r+0xc>
 800591a:	89a3      	ldrh	r3, [r4, #12]
 800591c:	059b      	lsls	r3, r3, #22
 800591e:	d4dd      	bmi.n	80058dc <_fflush_r+0xc>
 8005920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005922:	f000 f946 	bl	8005bb2 <__retarget_lock_release_recursive>
 8005926:	e7d9      	b.n	80058dc <_fflush_r+0xc>
 8005928:	4b05      	ldr	r3, [pc, #20]	; (8005940 <_fflush_r+0x70>)
 800592a:	429c      	cmp	r4, r3
 800592c:	d101      	bne.n	8005932 <_fflush_r+0x62>
 800592e:	68ac      	ldr	r4, [r5, #8]
 8005930:	e7df      	b.n	80058f2 <_fflush_r+0x22>
 8005932:	4b04      	ldr	r3, [pc, #16]	; (8005944 <_fflush_r+0x74>)
 8005934:	429c      	cmp	r4, r3
 8005936:	bf08      	it	eq
 8005938:	68ec      	ldreq	r4, [r5, #12]
 800593a:	e7da      	b.n	80058f2 <_fflush_r+0x22>
 800593c:	08006aac 	.word	0x08006aac
 8005940:	08006acc 	.word	0x08006acc
 8005944:	08006a8c 	.word	0x08006a8c

08005948 <fileno>:
 8005948:	b570      	push	{r4, r5, r6, lr}
 800594a:	4e1a      	ldr	r6, [pc, #104]	; (80059b4 <fileno+0x6c>)
 800594c:	6835      	ldr	r5, [r6, #0]
 800594e:	4604      	mov	r4, r0
 8005950:	b125      	cbz	r5, 800595c <fileno+0x14>
 8005952:	69ab      	ldr	r3, [r5, #24]
 8005954:	b913      	cbnz	r3, 800595c <fileno+0x14>
 8005956:	4628      	mov	r0, r5
 8005958:	f000 f88c 	bl	8005a74 <__sinit>
 800595c:	4b16      	ldr	r3, [pc, #88]	; (80059b8 <fileno+0x70>)
 800595e:	429c      	cmp	r4, r3
 8005960:	d118      	bne.n	8005994 <fileno+0x4c>
 8005962:	686c      	ldr	r4, [r5, #4]
 8005964:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005966:	07d8      	lsls	r0, r3, #31
 8005968:	d405      	bmi.n	8005976 <fileno+0x2e>
 800596a:	89a3      	ldrh	r3, [r4, #12]
 800596c:	0599      	lsls	r1, r3, #22
 800596e:	d402      	bmi.n	8005976 <fileno+0x2e>
 8005970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005972:	f000 f91d 	bl	8005bb0 <__retarget_lock_acquire_recursive>
 8005976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800597a:	b1ab      	cbz	r3, 80059a8 <fileno+0x60>
 800597c:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 8005980:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005982:	07d2      	lsls	r2, r2, #31
 8005984:	d404      	bmi.n	8005990 <fileno+0x48>
 8005986:	059b      	lsls	r3, r3, #22
 8005988:	d402      	bmi.n	8005990 <fileno+0x48>
 800598a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800598c:	f000 f911 	bl	8005bb2 <__retarget_lock_release_recursive>
 8005990:	4628      	mov	r0, r5
 8005992:	bd70      	pop	{r4, r5, r6, pc}
 8005994:	4b09      	ldr	r3, [pc, #36]	; (80059bc <fileno+0x74>)
 8005996:	429c      	cmp	r4, r3
 8005998:	d101      	bne.n	800599e <fileno+0x56>
 800599a:	68ac      	ldr	r4, [r5, #8]
 800599c:	e7e2      	b.n	8005964 <fileno+0x1c>
 800599e:	4b08      	ldr	r3, [pc, #32]	; (80059c0 <fileno+0x78>)
 80059a0:	429c      	cmp	r4, r3
 80059a2:	bf08      	it	eq
 80059a4:	68ec      	ldreq	r4, [r5, #12]
 80059a6:	e7dd      	b.n	8005964 <fileno+0x1c>
 80059a8:	6832      	ldr	r2, [r6, #0]
 80059aa:	2109      	movs	r1, #9
 80059ac:	6011      	str	r1, [r2, #0]
 80059ae:	f04f 35ff 	mov.w	r5, #4294967295
 80059b2:	e7e5      	b.n	8005980 <fileno+0x38>
 80059b4:	2000000c 	.word	0x2000000c
 80059b8:	08006aac 	.word	0x08006aac
 80059bc:	08006acc 	.word	0x08006acc
 80059c0:	08006a8c 	.word	0x08006a8c

080059c4 <std>:
 80059c4:	2300      	movs	r3, #0
 80059c6:	b510      	push	{r4, lr}
 80059c8:	4604      	mov	r4, r0
 80059ca:	e9c0 3300 	strd	r3, r3, [r0]
 80059ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059d2:	6083      	str	r3, [r0, #8]
 80059d4:	8181      	strh	r1, [r0, #12]
 80059d6:	6643      	str	r3, [r0, #100]	; 0x64
 80059d8:	81c2      	strh	r2, [r0, #14]
 80059da:	6183      	str	r3, [r0, #24]
 80059dc:	4619      	mov	r1, r3
 80059de:	2208      	movs	r2, #8
 80059e0:	305c      	adds	r0, #92	; 0x5c
 80059e2:	f7ff fb3b 	bl	800505c <memset>
 80059e6:	4b05      	ldr	r3, [pc, #20]	; (80059fc <std+0x38>)
 80059e8:	6263      	str	r3, [r4, #36]	; 0x24
 80059ea:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <std+0x3c>)
 80059ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80059ee:	4b05      	ldr	r3, [pc, #20]	; (8005a04 <std+0x40>)
 80059f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059f2:	4b05      	ldr	r3, [pc, #20]	; (8005a08 <std+0x44>)
 80059f4:	6224      	str	r4, [r4, #32]
 80059f6:	6323      	str	r3, [r4, #48]	; 0x30
 80059f8:	bd10      	pop	{r4, pc}
 80059fa:	bf00      	nop
 80059fc:	080061ad 	.word	0x080061ad
 8005a00:	080061cf 	.word	0x080061cf
 8005a04:	08006207 	.word	0x08006207
 8005a08:	0800622b 	.word	0x0800622b

08005a0c <_cleanup_r>:
 8005a0c:	4901      	ldr	r1, [pc, #4]	; (8005a14 <_cleanup_r+0x8>)
 8005a0e:	f000 b8af 	b.w	8005b70 <_fwalk_reent>
 8005a12:	bf00      	nop
 8005a14:	080058d1 	.word	0x080058d1

08005a18 <__sfmoreglue>:
 8005a18:	b570      	push	{r4, r5, r6, lr}
 8005a1a:	2268      	movs	r2, #104	; 0x68
 8005a1c:	1e4d      	subs	r5, r1, #1
 8005a1e:	4355      	muls	r5, r2
 8005a20:	460e      	mov	r6, r1
 8005a22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a26:	f7ff fb8d 	bl	8005144 <_malloc_r>
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	b140      	cbz	r0, 8005a40 <__sfmoreglue+0x28>
 8005a2e:	2100      	movs	r1, #0
 8005a30:	e9c0 1600 	strd	r1, r6, [r0]
 8005a34:	300c      	adds	r0, #12
 8005a36:	60a0      	str	r0, [r4, #8]
 8005a38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005a3c:	f7ff fb0e 	bl	800505c <memset>
 8005a40:	4620      	mov	r0, r4
 8005a42:	bd70      	pop	{r4, r5, r6, pc}

08005a44 <__sfp_lock_acquire>:
 8005a44:	4801      	ldr	r0, [pc, #4]	; (8005a4c <__sfp_lock_acquire+0x8>)
 8005a46:	f000 b8b3 	b.w	8005bb0 <__retarget_lock_acquire_recursive>
 8005a4a:	bf00      	nop
 8005a4c:	200002e5 	.word	0x200002e5

08005a50 <__sfp_lock_release>:
 8005a50:	4801      	ldr	r0, [pc, #4]	; (8005a58 <__sfp_lock_release+0x8>)
 8005a52:	f000 b8ae 	b.w	8005bb2 <__retarget_lock_release_recursive>
 8005a56:	bf00      	nop
 8005a58:	200002e5 	.word	0x200002e5

08005a5c <__sinit_lock_acquire>:
 8005a5c:	4801      	ldr	r0, [pc, #4]	; (8005a64 <__sinit_lock_acquire+0x8>)
 8005a5e:	f000 b8a7 	b.w	8005bb0 <__retarget_lock_acquire_recursive>
 8005a62:	bf00      	nop
 8005a64:	200002e6 	.word	0x200002e6

08005a68 <__sinit_lock_release>:
 8005a68:	4801      	ldr	r0, [pc, #4]	; (8005a70 <__sinit_lock_release+0x8>)
 8005a6a:	f000 b8a2 	b.w	8005bb2 <__retarget_lock_release_recursive>
 8005a6e:	bf00      	nop
 8005a70:	200002e6 	.word	0x200002e6

08005a74 <__sinit>:
 8005a74:	b510      	push	{r4, lr}
 8005a76:	4604      	mov	r4, r0
 8005a78:	f7ff fff0 	bl	8005a5c <__sinit_lock_acquire>
 8005a7c:	69a3      	ldr	r3, [r4, #24]
 8005a7e:	b11b      	cbz	r3, 8005a88 <__sinit+0x14>
 8005a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a84:	f7ff bff0 	b.w	8005a68 <__sinit_lock_release>
 8005a88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005a8c:	6523      	str	r3, [r4, #80]	; 0x50
 8005a8e:	4b13      	ldr	r3, [pc, #76]	; (8005adc <__sinit+0x68>)
 8005a90:	4a13      	ldr	r2, [pc, #76]	; (8005ae0 <__sinit+0x6c>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	62a2      	str	r2, [r4, #40]	; 0x28
 8005a96:	42a3      	cmp	r3, r4
 8005a98:	bf04      	itt	eq
 8005a9a:	2301      	moveq	r3, #1
 8005a9c:	61a3      	streq	r3, [r4, #24]
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f000 f820 	bl	8005ae4 <__sfp>
 8005aa4:	6060      	str	r0, [r4, #4]
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	f000 f81c 	bl	8005ae4 <__sfp>
 8005aac:	60a0      	str	r0, [r4, #8]
 8005aae:	4620      	mov	r0, r4
 8005ab0:	f000 f818 	bl	8005ae4 <__sfp>
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	60e0      	str	r0, [r4, #12]
 8005ab8:	2104      	movs	r1, #4
 8005aba:	6860      	ldr	r0, [r4, #4]
 8005abc:	f7ff ff82 	bl	80059c4 <std>
 8005ac0:	68a0      	ldr	r0, [r4, #8]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	2109      	movs	r1, #9
 8005ac6:	f7ff ff7d 	bl	80059c4 <std>
 8005aca:	68e0      	ldr	r0, [r4, #12]
 8005acc:	2202      	movs	r2, #2
 8005ace:	2112      	movs	r1, #18
 8005ad0:	f7ff ff78 	bl	80059c4 <std>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	61a3      	str	r3, [r4, #24]
 8005ad8:	e7d2      	b.n	8005a80 <__sinit+0xc>
 8005ada:	bf00      	nop
 8005adc:	080063ec 	.word	0x080063ec
 8005ae0:	08005a0d 	.word	0x08005a0d

08005ae4 <__sfp>:
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae6:	4607      	mov	r7, r0
 8005ae8:	f7ff ffac 	bl	8005a44 <__sfp_lock_acquire>
 8005aec:	4b1e      	ldr	r3, [pc, #120]	; (8005b68 <__sfp+0x84>)
 8005aee:	681e      	ldr	r6, [r3, #0]
 8005af0:	69b3      	ldr	r3, [r6, #24]
 8005af2:	b913      	cbnz	r3, 8005afa <__sfp+0x16>
 8005af4:	4630      	mov	r0, r6
 8005af6:	f7ff ffbd 	bl	8005a74 <__sinit>
 8005afa:	3648      	adds	r6, #72	; 0x48
 8005afc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b00:	3b01      	subs	r3, #1
 8005b02:	d503      	bpl.n	8005b0c <__sfp+0x28>
 8005b04:	6833      	ldr	r3, [r6, #0]
 8005b06:	b30b      	cbz	r3, 8005b4c <__sfp+0x68>
 8005b08:	6836      	ldr	r6, [r6, #0]
 8005b0a:	e7f7      	b.n	8005afc <__sfp+0x18>
 8005b0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b10:	b9d5      	cbnz	r5, 8005b48 <__sfp+0x64>
 8005b12:	4b16      	ldr	r3, [pc, #88]	; (8005b6c <__sfp+0x88>)
 8005b14:	60e3      	str	r3, [r4, #12]
 8005b16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b1a:	6665      	str	r5, [r4, #100]	; 0x64
 8005b1c:	f000 f847 	bl	8005bae <__retarget_lock_init_recursive>
 8005b20:	f7ff ff96 	bl	8005a50 <__sfp_lock_release>
 8005b24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b2c:	6025      	str	r5, [r4, #0]
 8005b2e:	61a5      	str	r5, [r4, #24]
 8005b30:	2208      	movs	r2, #8
 8005b32:	4629      	mov	r1, r5
 8005b34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b38:	f7ff fa90 	bl	800505c <memset>
 8005b3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005b40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005b44:	4620      	mov	r0, r4
 8005b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b48:	3468      	adds	r4, #104	; 0x68
 8005b4a:	e7d9      	b.n	8005b00 <__sfp+0x1c>
 8005b4c:	2104      	movs	r1, #4
 8005b4e:	4638      	mov	r0, r7
 8005b50:	f7ff ff62 	bl	8005a18 <__sfmoreglue>
 8005b54:	4604      	mov	r4, r0
 8005b56:	6030      	str	r0, [r6, #0]
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	d1d5      	bne.n	8005b08 <__sfp+0x24>
 8005b5c:	f7ff ff78 	bl	8005a50 <__sfp_lock_release>
 8005b60:	230c      	movs	r3, #12
 8005b62:	603b      	str	r3, [r7, #0]
 8005b64:	e7ee      	b.n	8005b44 <__sfp+0x60>
 8005b66:	bf00      	nop
 8005b68:	080063ec 	.word	0x080063ec
 8005b6c:	ffff0001 	.word	0xffff0001

08005b70 <_fwalk_reent>:
 8005b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b74:	4606      	mov	r6, r0
 8005b76:	4688      	mov	r8, r1
 8005b78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005b7c:	2700      	movs	r7, #0
 8005b7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b82:	f1b9 0901 	subs.w	r9, r9, #1
 8005b86:	d505      	bpl.n	8005b94 <_fwalk_reent+0x24>
 8005b88:	6824      	ldr	r4, [r4, #0]
 8005b8a:	2c00      	cmp	r4, #0
 8005b8c:	d1f7      	bne.n	8005b7e <_fwalk_reent+0xe>
 8005b8e:	4638      	mov	r0, r7
 8005b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b94:	89ab      	ldrh	r3, [r5, #12]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d907      	bls.n	8005baa <_fwalk_reent+0x3a>
 8005b9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	d003      	beq.n	8005baa <_fwalk_reent+0x3a>
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	4630      	mov	r0, r6
 8005ba6:	47c0      	blx	r8
 8005ba8:	4307      	orrs	r7, r0
 8005baa:	3568      	adds	r5, #104	; 0x68
 8005bac:	e7e9      	b.n	8005b82 <_fwalk_reent+0x12>

08005bae <__retarget_lock_init_recursive>:
 8005bae:	4770      	bx	lr

08005bb0 <__retarget_lock_acquire_recursive>:
 8005bb0:	4770      	bx	lr

08005bb2 <__retarget_lock_release_recursive>:
 8005bb2:	4770      	bx	lr

08005bb4 <__malloc_lock>:
 8005bb4:	4801      	ldr	r0, [pc, #4]	; (8005bbc <__malloc_lock+0x8>)
 8005bb6:	f7ff bffb 	b.w	8005bb0 <__retarget_lock_acquire_recursive>
 8005bba:	bf00      	nop
 8005bbc:	200002e4 	.word	0x200002e4

08005bc0 <__malloc_unlock>:
 8005bc0:	4801      	ldr	r0, [pc, #4]	; (8005bc8 <__malloc_unlock+0x8>)
 8005bc2:	f7ff bff6 	b.w	8005bb2 <__retarget_lock_release_recursive>
 8005bc6:	bf00      	nop
 8005bc8:	200002e4 	.word	0x200002e4

08005bcc <__ssputs_r>:
 8005bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd0:	688e      	ldr	r6, [r1, #8]
 8005bd2:	429e      	cmp	r6, r3
 8005bd4:	4682      	mov	sl, r0
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	4690      	mov	r8, r2
 8005bda:	461f      	mov	r7, r3
 8005bdc:	d838      	bhi.n	8005c50 <__ssputs_r+0x84>
 8005bde:	898a      	ldrh	r2, [r1, #12]
 8005be0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005be4:	d032      	beq.n	8005c4c <__ssputs_r+0x80>
 8005be6:	6825      	ldr	r5, [r4, #0]
 8005be8:	6909      	ldr	r1, [r1, #16]
 8005bea:	eba5 0901 	sub.w	r9, r5, r1
 8005bee:	6965      	ldr	r5, [r4, #20]
 8005bf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005bf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	444b      	add	r3, r9
 8005bfc:	106d      	asrs	r5, r5, #1
 8005bfe:	429d      	cmp	r5, r3
 8005c00:	bf38      	it	cc
 8005c02:	461d      	movcc	r5, r3
 8005c04:	0553      	lsls	r3, r2, #21
 8005c06:	d531      	bpl.n	8005c6c <__ssputs_r+0xa0>
 8005c08:	4629      	mov	r1, r5
 8005c0a:	f7ff fa9b 	bl	8005144 <_malloc_r>
 8005c0e:	4606      	mov	r6, r0
 8005c10:	b950      	cbnz	r0, 8005c28 <__ssputs_r+0x5c>
 8005c12:	230c      	movs	r3, #12
 8005c14:	f8ca 3000 	str.w	r3, [sl]
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c1e:	81a3      	strh	r3, [r4, #12]
 8005c20:	f04f 30ff 	mov.w	r0, #4294967295
 8005c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c28:	6921      	ldr	r1, [r4, #16]
 8005c2a:	464a      	mov	r2, r9
 8005c2c:	f000 fb24 	bl	8006278 <memcpy>
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c3a:	81a3      	strh	r3, [r4, #12]
 8005c3c:	6126      	str	r6, [r4, #16]
 8005c3e:	6165      	str	r5, [r4, #20]
 8005c40:	444e      	add	r6, r9
 8005c42:	eba5 0509 	sub.w	r5, r5, r9
 8005c46:	6026      	str	r6, [r4, #0]
 8005c48:	60a5      	str	r5, [r4, #8]
 8005c4a:	463e      	mov	r6, r7
 8005c4c:	42be      	cmp	r6, r7
 8005c4e:	d900      	bls.n	8005c52 <__ssputs_r+0x86>
 8005c50:	463e      	mov	r6, r7
 8005c52:	6820      	ldr	r0, [r4, #0]
 8005c54:	4632      	mov	r2, r6
 8005c56:	4641      	mov	r1, r8
 8005c58:	f000 fb1c 	bl	8006294 <memmove>
 8005c5c:	68a3      	ldr	r3, [r4, #8]
 8005c5e:	1b9b      	subs	r3, r3, r6
 8005c60:	60a3      	str	r3, [r4, #8]
 8005c62:	6823      	ldr	r3, [r4, #0]
 8005c64:	4433      	add	r3, r6
 8005c66:	6023      	str	r3, [r4, #0]
 8005c68:	2000      	movs	r0, #0
 8005c6a:	e7db      	b.n	8005c24 <__ssputs_r+0x58>
 8005c6c:	462a      	mov	r2, r5
 8005c6e:	f000 fb2b 	bl	80062c8 <_realloc_r>
 8005c72:	4606      	mov	r6, r0
 8005c74:	2800      	cmp	r0, #0
 8005c76:	d1e1      	bne.n	8005c3c <__ssputs_r+0x70>
 8005c78:	6921      	ldr	r1, [r4, #16]
 8005c7a:	4650      	mov	r0, sl
 8005c7c:	f7ff f9f6 	bl	800506c <_free_r>
 8005c80:	e7c7      	b.n	8005c12 <__ssputs_r+0x46>
	...

08005c84 <_svfiprintf_r>:
 8005c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c88:	4698      	mov	r8, r3
 8005c8a:	898b      	ldrh	r3, [r1, #12]
 8005c8c:	061b      	lsls	r3, r3, #24
 8005c8e:	b09d      	sub	sp, #116	; 0x74
 8005c90:	4607      	mov	r7, r0
 8005c92:	460d      	mov	r5, r1
 8005c94:	4614      	mov	r4, r2
 8005c96:	d50e      	bpl.n	8005cb6 <_svfiprintf_r+0x32>
 8005c98:	690b      	ldr	r3, [r1, #16]
 8005c9a:	b963      	cbnz	r3, 8005cb6 <_svfiprintf_r+0x32>
 8005c9c:	2140      	movs	r1, #64	; 0x40
 8005c9e:	f7ff fa51 	bl	8005144 <_malloc_r>
 8005ca2:	6028      	str	r0, [r5, #0]
 8005ca4:	6128      	str	r0, [r5, #16]
 8005ca6:	b920      	cbnz	r0, 8005cb2 <_svfiprintf_r+0x2e>
 8005ca8:	230c      	movs	r3, #12
 8005caa:	603b      	str	r3, [r7, #0]
 8005cac:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb0:	e0d1      	b.n	8005e56 <_svfiprintf_r+0x1d2>
 8005cb2:	2340      	movs	r3, #64	; 0x40
 8005cb4:	616b      	str	r3, [r5, #20]
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8005cba:	2320      	movs	r3, #32
 8005cbc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cc0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cc4:	2330      	movs	r3, #48	; 0x30
 8005cc6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005e70 <_svfiprintf_r+0x1ec>
 8005cca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005cce:	f04f 0901 	mov.w	r9, #1
 8005cd2:	4623      	mov	r3, r4
 8005cd4:	469a      	mov	sl, r3
 8005cd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cda:	b10a      	cbz	r2, 8005ce0 <_svfiprintf_r+0x5c>
 8005cdc:	2a25      	cmp	r2, #37	; 0x25
 8005cde:	d1f9      	bne.n	8005cd4 <_svfiprintf_r+0x50>
 8005ce0:	ebba 0b04 	subs.w	fp, sl, r4
 8005ce4:	d00b      	beq.n	8005cfe <_svfiprintf_r+0x7a>
 8005ce6:	465b      	mov	r3, fp
 8005ce8:	4622      	mov	r2, r4
 8005cea:	4629      	mov	r1, r5
 8005cec:	4638      	mov	r0, r7
 8005cee:	f7ff ff6d 	bl	8005bcc <__ssputs_r>
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	f000 80aa 	beq.w	8005e4c <_svfiprintf_r+0x1c8>
 8005cf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cfa:	445a      	add	r2, fp
 8005cfc:	9209      	str	r2, [sp, #36]	; 0x24
 8005cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f000 80a2 	beq.w	8005e4c <_svfiprintf_r+0x1c8>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d12:	f10a 0a01 	add.w	sl, sl, #1
 8005d16:	9304      	str	r3, [sp, #16]
 8005d18:	9307      	str	r3, [sp, #28]
 8005d1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d1e:	931a      	str	r3, [sp, #104]	; 0x68
 8005d20:	4654      	mov	r4, sl
 8005d22:	2205      	movs	r2, #5
 8005d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d28:	4851      	ldr	r0, [pc, #324]	; (8005e70 <_svfiprintf_r+0x1ec>)
 8005d2a:	f7fa fa59 	bl	80001e0 <memchr>
 8005d2e:	9a04      	ldr	r2, [sp, #16]
 8005d30:	b9d8      	cbnz	r0, 8005d6a <_svfiprintf_r+0xe6>
 8005d32:	06d0      	lsls	r0, r2, #27
 8005d34:	bf44      	itt	mi
 8005d36:	2320      	movmi	r3, #32
 8005d38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d3c:	0711      	lsls	r1, r2, #28
 8005d3e:	bf44      	itt	mi
 8005d40:	232b      	movmi	r3, #43	; 0x2b
 8005d42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d46:	f89a 3000 	ldrb.w	r3, [sl]
 8005d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8005d4c:	d015      	beq.n	8005d7a <_svfiprintf_r+0xf6>
 8005d4e:	9a07      	ldr	r2, [sp, #28]
 8005d50:	4654      	mov	r4, sl
 8005d52:	2000      	movs	r0, #0
 8005d54:	f04f 0c0a 	mov.w	ip, #10
 8005d58:	4621      	mov	r1, r4
 8005d5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d5e:	3b30      	subs	r3, #48	; 0x30
 8005d60:	2b09      	cmp	r3, #9
 8005d62:	d94e      	bls.n	8005e02 <_svfiprintf_r+0x17e>
 8005d64:	b1b0      	cbz	r0, 8005d94 <_svfiprintf_r+0x110>
 8005d66:	9207      	str	r2, [sp, #28]
 8005d68:	e014      	b.n	8005d94 <_svfiprintf_r+0x110>
 8005d6a:	eba0 0308 	sub.w	r3, r0, r8
 8005d6e:	fa09 f303 	lsl.w	r3, r9, r3
 8005d72:	4313      	orrs	r3, r2
 8005d74:	9304      	str	r3, [sp, #16]
 8005d76:	46a2      	mov	sl, r4
 8005d78:	e7d2      	b.n	8005d20 <_svfiprintf_r+0x9c>
 8005d7a:	9b03      	ldr	r3, [sp, #12]
 8005d7c:	1d19      	adds	r1, r3, #4
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	9103      	str	r1, [sp, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	bfbb      	ittet	lt
 8005d86:	425b      	neglt	r3, r3
 8005d88:	f042 0202 	orrlt.w	r2, r2, #2
 8005d8c:	9307      	strge	r3, [sp, #28]
 8005d8e:	9307      	strlt	r3, [sp, #28]
 8005d90:	bfb8      	it	lt
 8005d92:	9204      	strlt	r2, [sp, #16]
 8005d94:	7823      	ldrb	r3, [r4, #0]
 8005d96:	2b2e      	cmp	r3, #46	; 0x2e
 8005d98:	d10c      	bne.n	8005db4 <_svfiprintf_r+0x130>
 8005d9a:	7863      	ldrb	r3, [r4, #1]
 8005d9c:	2b2a      	cmp	r3, #42	; 0x2a
 8005d9e:	d135      	bne.n	8005e0c <_svfiprintf_r+0x188>
 8005da0:	9b03      	ldr	r3, [sp, #12]
 8005da2:	1d1a      	adds	r2, r3, #4
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	9203      	str	r2, [sp, #12]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	bfb8      	it	lt
 8005dac:	f04f 33ff 	movlt.w	r3, #4294967295
 8005db0:	3402      	adds	r4, #2
 8005db2:	9305      	str	r3, [sp, #20]
 8005db4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005e80 <_svfiprintf_r+0x1fc>
 8005db8:	7821      	ldrb	r1, [r4, #0]
 8005dba:	2203      	movs	r2, #3
 8005dbc:	4650      	mov	r0, sl
 8005dbe:	f7fa fa0f 	bl	80001e0 <memchr>
 8005dc2:	b140      	cbz	r0, 8005dd6 <_svfiprintf_r+0x152>
 8005dc4:	2340      	movs	r3, #64	; 0x40
 8005dc6:	eba0 000a 	sub.w	r0, r0, sl
 8005dca:	fa03 f000 	lsl.w	r0, r3, r0
 8005dce:	9b04      	ldr	r3, [sp, #16]
 8005dd0:	4303      	orrs	r3, r0
 8005dd2:	3401      	adds	r4, #1
 8005dd4:	9304      	str	r3, [sp, #16]
 8005dd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dda:	4826      	ldr	r0, [pc, #152]	; (8005e74 <_svfiprintf_r+0x1f0>)
 8005ddc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005de0:	2206      	movs	r2, #6
 8005de2:	f7fa f9fd 	bl	80001e0 <memchr>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	d038      	beq.n	8005e5c <_svfiprintf_r+0x1d8>
 8005dea:	4b23      	ldr	r3, [pc, #140]	; (8005e78 <_svfiprintf_r+0x1f4>)
 8005dec:	bb1b      	cbnz	r3, 8005e36 <_svfiprintf_r+0x1b2>
 8005dee:	9b03      	ldr	r3, [sp, #12]
 8005df0:	3307      	adds	r3, #7
 8005df2:	f023 0307 	bic.w	r3, r3, #7
 8005df6:	3308      	adds	r3, #8
 8005df8:	9303      	str	r3, [sp, #12]
 8005dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfc:	4433      	add	r3, r6
 8005dfe:	9309      	str	r3, [sp, #36]	; 0x24
 8005e00:	e767      	b.n	8005cd2 <_svfiprintf_r+0x4e>
 8005e02:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e06:	460c      	mov	r4, r1
 8005e08:	2001      	movs	r0, #1
 8005e0a:	e7a5      	b.n	8005d58 <_svfiprintf_r+0xd4>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	3401      	adds	r4, #1
 8005e10:	9305      	str	r3, [sp, #20]
 8005e12:	4619      	mov	r1, r3
 8005e14:	f04f 0c0a 	mov.w	ip, #10
 8005e18:	4620      	mov	r0, r4
 8005e1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e1e:	3a30      	subs	r2, #48	; 0x30
 8005e20:	2a09      	cmp	r2, #9
 8005e22:	d903      	bls.n	8005e2c <_svfiprintf_r+0x1a8>
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0c5      	beq.n	8005db4 <_svfiprintf_r+0x130>
 8005e28:	9105      	str	r1, [sp, #20]
 8005e2a:	e7c3      	b.n	8005db4 <_svfiprintf_r+0x130>
 8005e2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e30:	4604      	mov	r4, r0
 8005e32:	2301      	movs	r3, #1
 8005e34:	e7f0      	b.n	8005e18 <_svfiprintf_r+0x194>
 8005e36:	ab03      	add	r3, sp, #12
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	462a      	mov	r2, r5
 8005e3c:	4b0f      	ldr	r3, [pc, #60]	; (8005e7c <_svfiprintf_r+0x1f8>)
 8005e3e:	a904      	add	r1, sp, #16
 8005e40:	4638      	mov	r0, r7
 8005e42:	f3af 8000 	nop.w
 8005e46:	1c42      	adds	r2, r0, #1
 8005e48:	4606      	mov	r6, r0
 8005e4a:	d1d6      	bne.n	8005dfa <_svfiprintf_r+0x176>
 8005e4c:	89ab      	ldrh	r3, [r5, #12]
 8005e4e:	065b      	lsls	r3, r3, #25
 8005e50:	f53f af2c 	bmi.w	8005cac <_svfiprintf_r+0x28>
 8005e54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e56:	b01d      	add	sp, #116	; 0x74
 8005e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e5c:	ab03      	add	r3, sp, #12
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	462a      	mov	r2, r5
 8005e62:	4b06      	ldr	r3, [pc, #24]	; (8005e7c <_svfiprintf_r+0x1f8>)
 8005e64:	a904      	add	r1, sp, #16
 8005e66:	4638      	mov	r0, r7
 8005e68:	f000 f87a 	bl	8005f60 <_printf_i>
 8005e6c:	e7eb      	b.n	8005e46 <_svfiprintf_r+0x1c2>
 8005e6e:	bf00      	nop
 8005e70:	08006aec 	.word	0x08006aec
 8005e74:	08006af6 	.word	0x08006af6
 8005e78:	00000000 	.word	0x00000000
 8005e7c:	08005bcd 	.word	0x08005bcd
 8005e80:	08006af2 	.word	0x08006af2

08005e84 <_printf_common>:
 8005e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e88:	4616      	mov	r6, r2
 8005e8a:	4699      	mov	r9, r3
 8005e8c:	688a      	ldr	r2, [r1, #8]
 8005e8e:	690b      	ldr	r3, [r1, #16]
 8005e90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e94:	4293      	cmp	r3, r2
 8005e96:	bfb8      	it	lt
 8005e98:	4613      	movlt	r3, r2
 8005e9a:	6033      	str	r3, [r6, #0]
 8005e9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ea0:	4607      	mov	r7, r0
 8005ea2:	460c      	mov	r4, r1
 8005ea4:	b10a      	cbz	r2, 8005eaa <_printf_common+0x26>
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	6033      	str	r3, [r6, #0]
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	0699      	lsls	r1, r3, #26
 8005eae:	bf42      	ittt	mi
 8005eb0:	6833      	ldrmi	r3, [r6, #0]
 8005eb2:	3302      	addmi	r3, #2
 8005eb4:	6033      	strmi	r3, [r6, #0]
 8005eb6:	6825      	ldr	r5, [r4, #0]
 8005eb8:	f015 0506 	ands.w	r5, r5, #6
 8005ebc:	d106      	bne.n	8005ecc <_printf_common+0x48>
 8005ebe:	f104 0a19 	add.w	sl, r4, #25
 8005ec2:	68e3      	ldr	r3, [r4, #12]
 8005ec4:	6832      	ldr	r2, [r6, #0]
 8005ec6:	1a9b      	subs	r3, r3, r2
 8005ec8:	42ab      	cmp	r3, r5
 8005eca:	dc26      	bgt.n	8005f1a <_printf_common+0x96>
 8005ecc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ed0:	1e13      	subs	r3, r2, #0
 8005ed2:	6822      	ldr	r2, [r4, #0]
 8005ed4:	bf18      	it	ne
 8005ed6:	2301      	movne	r3, #1
 8005ed8:	0692      	lsls	r2, r2, #26
 8005eda:	d42b      	bmi.n	8005f34 <_printf_common+0xb0>
 8005edc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ee0:	4649      	mov	r1, r9
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	47c0      	blx	r8
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	d01e      	beq.n	8005f28 <_printf_common+0xa4>
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	68e5      	ldr	r5, [r4, #12]
 8005eee:	6832      	ldr	r2, [r6, #0]
 8005ef0:	f003 0306 	and.w	r3, r3, #6
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	bf08      	it	eq
 8005ef8:	1aad      	subeq	r5, r5, r2
 8005efa:	68a3      	ldr	r3, [r4, #8]
 8005efc:	6922      	ldr	r2, [r4, #16]
 8005efe:	bf0c      	ite	eq
 8005f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f04:	2500      	movne	r5, #0
 8005f06:	4293      	cmp	r3, r2
 8005f08:	bfc4      	itt	gt
 8005f0a:	1a9b      	subgt	r3, r3, r2
 8005f0c:	18ed      	addgt	r5, r5, r3
 8005f0e:	2600      	movs	r6, #0
 8005f10:	341a      	adds	r4, #26
 8005f12:	42b5      	cmp	r5, r6
 8005f14:	d11a      	bne.n	8005f4c <_printf_common+0xc8>
 8005f16:	2000      	movs	r0, #0
 8005f18:	e008      	b.n	8005f2c <_printf_common+0xa8>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	4652      	mov	r2, sl
 8005f1e:	4649      	mov	r1, r9
 8005f20:	4638      	mov	r0, r7
 8005f22:	47c0      	blx	r8
 8005f24:	3001      	adds	r0, #1
 8005f26:	d103      	bne.n	8005f30 <_printf_common+0xac>
 8005f28:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f30:	3501      	adds	r5, #1
 8005f32:	e7c6      	b.n	8005ec2 <_printf_common+0x3e>
 8005f34:	18e1      	adds	r1, r4, r3
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	2030      	movs	r0, #48	; 0x30
 8005f3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f3e:	4422      	add	r2, r4
 8005f40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f48:	3302      	adds	r3, #2
 8005f4a:	e7c7      	b.n	8005edc <_printf_common+0x58>
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	4622      	mov	r2, r4
 8005f50:	4649      	mov	r1, r9
 8005f52:	4638      	mov	r0, r7
 8005f54:	47c0      	blx	r8
 8005f56:	3001      	adds	r0, #1
 8005f58:	d0e6      	beq.n	8005f28 <_printf_common+0xa4>
 8005f5a:	3601      	adds	r6, #1
 8005f5c:	e7d9      	b.n	8005f12 <_printf_common+0x8e>
	...

08005f60 <_printf_i>:
 8005f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	7e0f      	ldrb	r7, [r1, #24]
 8005f66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f68:	2f78      	cmp	r7, #120	; 0x78
 8005f6a:	4691      	mov	r9, r2
 8005f6c:	4680      	mov	r8, r0
 8005f6e:	460c      	mov	r4, r1
 8005f70:	469a      	mov	sl, r3
 8005f72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f76:	d807      	bhi.n	8005f88 <_printf_i+0x28>
 8005f78:	2f62      	cmp	r7, #98	; 0x62
 8005f7a:	d80a      	bhi.n	8005f92 <_printf_i+0x32>
 8005f7c:	2f00      	cmp	r7, #0
 8005f7e:	f000 80d8 	beq.w	8006132 <_printf_i+0x1d2>
 8005f82:	2f58      	cmp	r7, #88	; 0x58
 8005f84:	f000 80a3 	beq.w	80060ce <_printf_i+0x16e>
 8005f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f90:	e03a      	b.n	8006008 <_printf_i+0xa8>
 8005f92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f96:	2b15      	cmp	r3, #21
 8005f98:	d8f6      	bhi.n	8005f88 <_printf_i+0x28>
 8005f9a:	a101      	add	r1, pc, #4	; (adr r1, 8005fa0 <_printf_i+0x40>)
 8005f9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fa0:	08005ff9 	.word	0x08005ff9
 8005fa4:	0800600d 	.word	0x0800600d
 8005fa8:	08005f89 	.word	0x08005f89
 8005fac:	08005f89 	.word	0x08005f89
 8005fb0:	08005f89 	.word	0x08005f89
 8005fb4:	08005f89 	.word	0x08005f89
 8005fb8:	0800600d 	.word	0x0800600d
 8005fbc:	08005f89 	.word	0x08005f89
 8005fc0:	08005f89 	.word	0x08005f89
 8005fc4:	08005f89 	.word	0x08005f89
 8005fc8:	08005f89 	.word	0x08005f89
 8005fcc:	08006119 	.word	0x08006119
 8005fd0:	0800603d 	.word	0x0800603d
 8005fd4:	080060fb 	.word	0x080060fb
 8005fd8:	08005f89 	.word	0x08005f89
 8005fdc:	08005f89 	.word	0x08005f89
 8005fe0:	0800613b 	.word	0x0800613b
 8005fe4:	08005f89 	.word	0x08005f89
 8005fe8:	0800603d 	.word	0x0800603d
 8005fec:	08005f89 	.word	0x08005f89
 8005ff0:	08005f89 	.word	0x08005f89
 8005ff4:	08006103 	.word	0x08006103
 8005ff8:	682b      	ldr	r3, [r5, #0]
 8005ffa:	1d1a      	adds	r2, r3, #4
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	602a      	str	r2, [r5, #0]
 8006000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006008:	2301      	movs	r3, #1
 800600a:	e0a3      	b.n	8006154 <_printf_i+0x1f4>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	6829      	ldr	r1, [r5, #0]
 8006010:	0606      	lsls	r6, r0, #24
 8006012:	f101 0304 	add.w	r3, r1, #4
 8006016:	d50a      	bpl.n	800602e <_printf_i+0xce>
 8006018:	680e      	ldr	r6, [r1, #0]
 800601a:	602b      	str	r3, [r5, #0]
 800601c:	2e00      	cmp	r6, #0
 800601e:	da03      	bge.n	8006028 <_printf_i+0xc8>
 8006020:	232d      	movs	r3, #45	; 0x2d
 8006022:	4276      	negs	r6, r6
 8006024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006028:	485e      	ldr	r0, [pc, #376]	; (80061a4 <_printf_i+0x244>)
 800602a:	230a      	movs	r3, #10
 800602c:	e019      	b.n	8006062 <_printf_i+0x102>
 800602e:	680e      	ldr	r6, [r1, #0]
 8006030:	602b      	str	r3, [r5, #0]
 8006032:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006036:	bf18      	it	ne
 8006038:	b236      	sxthne	r6, r6
 800603a:	e7ef      	b.n	800601c <_printf_i+0xbc>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	6820      	ldr	r0, [r4, #0]
 8006040:	1d19      	adds	r1, r3, #4
 8006042:	6029      	str	r1, [r5, #0]
 8006044:	0601      	lsls	r1, r0, #24
 8006046:	d501      	bpl.n	800604c <_printf_i+0xec>
 8006048:	681e      	ldr	r6, [r3, #0]
 800604a:	e002      	b.n	8006052 <_printf_i+0xf2>
 800604c:	0646      	lsls	r6, r0, #25
 800604e:	d5fb      	bpl.n	8006048 <_printf_i+0xe8>
 8006050:	881e      	ldrh	r6, [r3, #0]
 8006052:	4854      	ldr	r0, [pc, #336]	; (80061a4 <_printf_i+0x244>)
 8006054:	2f6f      	cmp	r7, #111	; 0x6f
 8006056:	bf0c      	ite	eq
 8006058:	2308      	moveq	r3, #8
 800605a:	230a      	movne	r3, #10
 800605c:	2100      	movs	r1, #0
 800605e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006062:	6865      	ldr	r5, [r4, #4]
 8006064:	60a5      	str	r5, [r4, #8]
 8006066:	2d00      	cmp	r5, #0
 8006068:	bfa2      	ittt	ge
 800606a:	6821      	ldrge	r1, [r4, #0]
 800606c:	f021 0104 	bicge.w	r1, r1, #4
 8006070:	6021      	strge	r1, [r4, #0]
 8006072:	b90e      	cbnz	r6, 8006078 <_printf_i+0x118>
 8006074:	2d00      	cmp	r5, #0
 8006076:	d04d      	beq.n	8006114 <_printf_i+0x1b4>
 8006078:	4615      	mov	r5, r2
 800607a:	fbb6 f1f3 	udiv	r1, r6, r3
 800607e:	fb03 6711 	mls	r7, r3, r1, r6
 8006082:	5dc7      	ldrb	r7, [r0, r7]
 8006084:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006088:	4637      	mov	r7, r6
 800608a:	42bb      	cmp	r3, r7
 800608c:	460e      	mov	r6, r1
 800608e:	d9f4      	bls.n	800607a <_printf_i+0x11a>
 8006090:	2b08      	cmp	r3, #8
 8006092:	d10b      	bne.n	80060ac <_printf_i+0x14c>
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	07de      	lsls	r6, r3, #31
 8006098:	d508      	bpl.n	80060ac <_printf_i+0x14c>
 800609a:	6923      	ldr	r3, [r4, #16]
 800609c:	6861      	ldr	r1, [r4, #4]
 800609e:	4299      	cmp	r1, r3
 80060a0:	bfde      	ittt	le
 80060a2:	2330      	movle	r3, #48	; 0x30
 80060a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060ac:	1b52      	subs	r2, r2, r5
 80060ae:	6122      	str	r2, [r4, #16]
 80060b0:	f8cd a000 	str.w	sl, [sp]
 80060b4:	464b      	mov	r3, r9
 80060b6:	aa03      	add	r2, sp, #12
 80060b8:	4621      	mov	r1, r4
 80060ba:	4640      	mov	r0, r8
 80060bc:	f7ff fee2 	bl	8005e84 <_printf_common>
 80060c0:	3001      	adds	r0, #1
 80060c2:	d14c      	bne.n	800615e <_printf_i+0x1fe>
 80060c4:	f04f 30ff 	mov.w	r0, #4294967295
 80060c8:	b004      	add	sp, #16
 80060ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ce:	4835      	ldr	r0, [pc, #212]	; (80061a4 <_printf_i+0x244>)
 80060d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80060d4:	6829      	ldr	r1, [r5, #0]
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80060dc:	6029      	str	r1, [r5, #0]
 80060de:	061d      	lsls	r5, r3, #24
 80060e0:	d514      	bpl.n	800610c <_printf_i+0x1ac>
 80060e2:	07df      	lsls	r7, r3, #31
 80060e4:	bf44      	itt	mi
 80060e6:	f043 0320 	orrmi.w	r3, r3, #32
 80060ea:	6023      	strmi	r3, [r4, #0]
 80060ec:	b91e      	cbnz	r6, 80060f6 <_printf_i+0x196>
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	f023 0320 	bic.w	r3, r3, #32
 80060f4:	6023      	str	r3, [r4, #0]
 80060f6:	2310      	movs	r3, #16
 80060f8:	e7b0      	b.n	800605c <_printf_i+0xfc>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	f043 0320 	orr.w	r3, r3, #32
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	2378      	movs	r3, #120	; 0x78
 8006104:	4828      	ldr	r0, [pc, #160]	; (80061a8 <_printf_i+0x248>)
 8006106:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800610a:	e7e3      	b.n	80060d4 <_printf_i+0x174>
 800610c:	0659      	lsls	r1, r3, #25
 800610e:	bf48      	it	mi
 8006110:	b2b6      	uxthmi	r6, r6
 8006112:	e7e6      	b.n	80060e2 <_printf_i+0x182>
 8006114:	4615      	mov	r5, r2
 8006116:	e7bb      	b.n	8006090 <_printf_i+0x130>
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	6826      	ldr	r6, [r4, #0]
 800611c:	6961      	ldr	r1, [r4, #20]
 800611e:	1d18      	adds	r0, r3, #4
 8006120:	6028      	str	r0, [r5, #0]
 8006122:	0635      	lsls	r5, r6, #24
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	d501      	bpl.n	800612c <_printf_i+0x1cc>
 8006128:	6019      	str	r1, [r3, #0]
 800612a:	e002      	b.n	8006132 <_printf_i+0x1d2>
 800612c:	0670      	lsls	r0, r6, #25
 800612e:	d5fb      	bpl.n	8006128 <_printf_i+0x1c8>
 8006130:	8019      	strh	r1, [r3, #0]
 8006132:	2300      	movs	r3, #0
 8006134:	6123      	str	r3, [r4, #16]
 8006136:	4615      	mov	r5, r2
 8006138:	e7ba      	b.n	80060b0 <_printf_i+0x150>
 800613a:	682b      	ldr	r3, [r5, #0]
 800613c:	1d1a      	adds	r2, r3, #4
 800613e:	602a      	str	r2, [r5, #0]
 8006140:	681d      	ldr	r5, [r3, #0]
 8006142:	6862      	ldr	r2, [r4, #4]
 8006144:	2100      	movs	r1, #0
 8006146:	4628      	mov	r0, r5
 8006148:	f7fa f84a 	bl	80001e0 <memchr>
 800614c:	b108      	cbz	r0, 8006152 <_printf_i+0x1f2>
 800614e:	1b40      	subs	r0, r0, r5
 8006150:	6060      	str	r0, [r4, #4]
 8006152:	6863      	ldr	r3, [r4, #4]
 8006154:	6123      	str	r3, [r4, #16]
 8006156:	2300      	movs	r3, #0
 8006158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800615c:	e7a8      	b.n	80060b0 <_printf_i+0x150>
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	462a      	mov	r2, r5
 8006162:	4649      	mov	r1, r9
 8006164:	4640      	mov	r0, r8
 8006166:	47d0      	blx	sl
 8006168:	3001      	adds	r0, #1
 800616a:	d0ab      	beq.n	80060c4 <_printf_i+0x164>
 800616c:	6823      	ldr	r3, [r4, #0]
 800616e:	079b      	lsls	r3, r3, #30
 8006170:	d413      	bmi.n	800619a <_printf_i+0x23a>
 8006172:	68e0      	ldr	r0, [r4, #12]
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	4298      	cmp	r0, r3
 8006178:	bfb8      	it	lt
 800617a:	4618      	movlt	r0, r3
 800617c:	e7a4      	b.n	80060c8 <_printf_i+0x168>
 800617e:	2301      	movs	r3, #1
 8006180:	4632      	mov	r2, r6
 8006182:	4649      	mov	r1, r9
 8006184:	4640      	mov	r0, r8
 8006186:	47d0      	blx	sl
 8006188:	3001      	adds	r0, #1
 800618a:	d09b      	beq.n	80060c4 <_printf_i+0x164>
 800618c:	3501      	adds	r5, #1
 800618e:	68e3      	ldr	r3, [r4, #12]
 8006190:	9903      	ldr	r1, [sp, #12]
 8006192:	1a5b      	subs	r3, r3, r1
 8006194:	42ab      	cmp	r3, r5
 8006196:	dcf2      	bgt.n	800617e <_printf_i+0x21e>
 8006198:	e7eb      	b.n	8006172 <_printf_i+0x212>
 800619a:	2500      	movs	r5, #0
 800619c:	f104 0619 	add.w	r6, r4, #25
 80061a0:	e7f5      	b.n	800618e <_printf_i+0x22e>
 80061a2:	bf00      	nop
 80061a4:	08006afd 	.word	0x08006afd
 80061a8:	08006b0e 	.word	0x08006b0e

080061ac <__sread>:
 80061ac:	b510      	push	{r4, lr}
 80061ae:	460c      	mov	r4, r1
 80061b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b4:	f000 f8b8 	bl	8006328 <_read_r>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	bfab      	itete	ge
 80061bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80061be:	89a3      	ldrhlt	r3, [r4, #12]
 80061c0:	181b      	addge	r3, r3, r0
 80061c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80061c6:	bfac      	ite	ge
 80061c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80061ca:	81a3      	strhlt	r3, [r4, #12]
 80061cc:	bd10      	pop	{r4, pc}

080061ce <__swrite>:
 80061ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061d2:	461f      	mov	r7, r3
 80061d4:	898b      	ldrh	r3, [r1, #12]
 80061d6:	05db      	lsls	r3, r3, #23
 80061d8:	4605      	mov	r5, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	4616      	mov	r6, r2
 80061de:	d505      	bpl.n	80061ec <__swrite+0x1e>
 80061e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e4:	2302      	movs	r3, #2
 80061e6:	2200      	movs	r2, #0
 80061e8:	f000 f834 	bl	8006254 <_lseek_r>
 80061ec:	89a3      	ldrh	r3, [r4, #12]
 80061ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061f6:	81a3      	strh	r3, [r4, #12]
 80061f8:	4632      	mov	r2, r6
 80061fa:	463b      	mov	r3, r7
 80061fc:	4628      	mov	r0, r5
 80061fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006202:	f7ff bacd 	b.w	80057a0 <_write_r>

08006206 <__sseek>:
 8006206:	b510      	push	{r4, lr}
 8006208:	460c      	mov	r4, r1
 800620a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800620e:	f000 f821 	bl	8006254 <_lseek_r>
 8006212:	1c43      	adds	r3, r0, #1
 8006214:	89a3      	ldrh	r3, [r4, #12]
 8006216:	bf15      	itete	ne
 8006218:	6560      	strne	r0, [r4, #84]	; 0x54
 800621a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800621e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006222:	81a3      	strheq	r3, [r4, #12]
 8006224:	bf18      	it	ne
 8006226:	81a3      	strhne	r3, [r4, #12]
 8006228:	bd10      	pop	{r4, pc}

0800622a <__sclose>:
 800622a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800622e:	f000 b801 	b.w	8006234 <_close_r>
	...

08006234 <_close_r>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	4d06      	ldr	r5, [pc, #24]	; (8006250 <_close_r+0x1c>)
 8006238:	2300      	movs	r3, #0
 800623a:	4604      	mov	r4, r0
 800623c:	4608      	mov	r0, r1
 800623e:	602b      	str	r3, [r5, #0]
 8006240:	f7fa fd71 	bl	8000d26 <_close>
 8006244:	1c43      	adds	r3, r0, #1
 8006246:	d102      	bne.n	800624e <_close_r+0x1a>
 8006248:	682b      	ldr	r3, [r5, #0]
 800624a:	b103      	cbz	r3, 800624e <_close_r+0x1a>
 800624c:	6023      	str	r3, [r4, #0]
 800624e:	bd38      	pop	{r3, r4, r5, pc}
 8006250:	200002e8 	.word	0x200002e8

08006254 <_lseek_r>:
 8006254:	b538      	push	{r3, r4, r5, lr}
 8006256:	4d07      	ldr	r5, [pc, #28]	; (8006274 <_lseek_r+0x20>)
 8006258:	4604      	mov	r4, r0
 800625a:	4608      	mov	r0, r1
 800625c:	4611      	mov	r1, r2
 800625e:	2200      	movs	r2, #0
 8006260:	602a      	str	r2, [r5, #0]
 8006262:	461a      	mov	r2, r3
 8006264:	f7fa fd6b 	bl	8000d3e <_lseek>
 8006268:	1c43      	adds	r3, r0, #1
 800626a:	d102      	bne.n	8006272 <_lseek_r+0x1e>
 800626c:	682b      	ldr	r3, [r5, #0]
 800626e:	b103      	cbz	r3, 8006272 <_lseek_r+0x1e>
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	bd38      	pop	{r3, r4, r5, pc}
 8006274:	200002e8 	.word	0x200002e8

08006278 <memcpy>:
 8006278:	440a      	add	r2, r1
 800627a:	4291      	cmp	r1, r2
 800627c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006280:	d100      	bne.n	8006284 <memcpy+0xc>
 8006282:	4770      	bx	lr
 8006284:	b510      	push	{r4, lr}
 8006286:	f811 4b01 	ldrb.w	r4, [r1], #1
 800628a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800628e:	4291      	cmp	r1, r2
 8006290:	d1f9      	bne.n	8006286 <memcpy+0xe>
 8006292:	bd10      	pop	{r4, pc}

08006294 <memmove>:
 8006294:	4288      	cmp	r0, r1
 8006296:	b510      	push	{r4, lr}
 8006298:	eb01 0402 	add.w	r4, r1, r2
 800629c:	d902      	bls.n	80062a4 <memmove+0x10>
 800629e:	4284      	cmp	r4, r0
 80062a0:	4623      	mov	r3, r4
 80062a2:	d807      	bhi.n	80062b4 <memmove+0x20>
 80062a4:	1e43      	subs	r3, r0, #1
 80062a6:	42a1      	cmp	r1, r4
 80062a8:	d008      	beq.n	80062bc <memmove+0x28>
 80062aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062b2:	e7f8      	b.n	80062a6 <memmove+0x12>
 80062b4:	4402      	add	r2, r0
 80062b6:	4601      	mov	r1, r0
 80062b8:	428a      	cmp	r2, r1
 80062ba:	d100      	bne.n	80062be <memmove+0x2a>
 80062bc:	bd10      	pop	{r4, pc}
 80062be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80062c6:	e7f7      	b.n	80062b8 <memmove+0x24>

080062c8 <_realloc_r>:
 80062c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062cc:	4680      	mov	r8, r0
 80062ce:	4614      	mov	r4, r2
 80062d0:	460e      	mov	r6, r1
 80062d2:	b921      	cbnz	r1, 80062de <_realloc_r+0x16>
 80062d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062d8:	4611      	mov	r1, r2
 80062da:	f7fe bf33 	b.w	8005144 <_malloc_r>
 80062de:	b92a      	cbnz	r2, 80062ec <_realloc_r+0x24>
 80062e0:	f7fe fec4 	bl	800506c <_free_r>
 80062e4:	4625      	mov	r5, r4
 80062e6:	4628      	mov	r0, r5
 80062e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062ec:	f000 f82e 	bl	800634c <_malloc_usable_size_r>
 80062f0:	4284      	cmp	r4, r0
 80062f2:	4607      	mov	r7, r0
 80062f4:	d802      	bhi.n	80062fc <_realloc_r+0x34>
 80062f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80062fa:	d812      	bhi.n	8006322 <_realloc_r+0x5a>
 80062fc:	4621      	mov	r1, r4
 80062fe:	4640      	mov	r0, r8
 8006300:	f7fe ff20 	bl	8005144 <_malloc_r>
 8006304:	4605      	mov	r5, r0
 8006306:	2800      	cmp	r0, #0
 8006308:	d0ed      	beq.n	80062e6 <_realloc_r+0x1e>
 800630a:	42bc      	cmp	r4, r7
 800630c:	4622      	mov	r2, r4
 800630e:	4631      	mov	r1, r6
 8006310:	bf28      	it	cs
 8006312:	463a      	movcs	r2, r7
 8006314:	f7ff ffb0 	bl	8006278 <memcpy>
 8006318:	4631      	mov	r1, r6
 800631a:	4640      	mov	r0, r8
 800631c:	f7fe fea6 	bl	800506c <_free_r>
 8006320:	e7e1      	b.n	80062e6 <_realloc_r+0x1e>
 8006322:	4635      	mov	r5, r6
 8006324:	e7df      	b.n	80062e6 <_realloc_r+0x1e>
	...

08006328 <_read_r>:
 8006328:	b538      	push	{r3, r4, r5, lr}
 800632a:	4d07      	ldr	r5, [pc, #28]	; (8006348 <_read_r+0x20>)
 800632c:	4604      	mov	r4, r0
 800632e:	4608      	mov	r0, r1
 8006330:	4611      	mov	r1, r2
 8006332:	2200      	movs	r2, #0
 8006334:	602a      	str	r2, [r5, #0]
 8006336:	461a      	mov	r2, r3
 8006338:	f7fa fcbc 	bl	8000cb4 <_read>
 800633c:	1c43      	adds	r3, r0, #1
 800633e:	d102      	bne.n	8006346 <_read_r+0x1e>
 8006340:	682b      	ldr	r3, [r5, #0]
 8006342:	b103      	cbz	r3, 8006346 <_read_r+0x1e>
 8006344:	6023      	str	r3, [r4, #0]
 8006346:	bd38      	pop	{r3, r4, r5, pc}
 8006348:	200002e8 	.word	0x200002e8

0800634c <_malloc_usable_size_r>:
 800634c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006350:	1f18      	subs	r0, r3, #4
 8006352:	2b00      	cmp	r3, #0
 8006354:	bfbc      	itt	lt
 8006356:	580b      	ldrlt	r3, [r1, r0]
 8006358:	18c0      	addlt	r0, r0, r3
 800635a:	4770      	bx	lr

0800635c <_init>:
 800635c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635e:	bf00      	nop
 8006360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006362:	bc08      	pop	{r3}
 8006364:	469e      	mov	lr, r3
 8006366:	4770      	bx	lr

08006368 <_fini>:
 8006368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800636a:	bf00      	nop
 800636c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800636e:	bc08      	pop	{r3}
 8006370:	469e      	mov	lr, r3
 8006372:	4770      	bx	lr
