v 20010722
P 4200 600 4600 600 1
{
T 4350 650 5 8 1 1 0 0
pin1=2
T 4350 450 5 8 0 1 0 0
type=in
}
P 4200 1000 4700 1000 1
{
T 4350 1050 5 8 1 1 0 0
pin2=3
T 4350 650 5 8 0 1 0 0
type=in
}
P 4200 1400 4750 1400 1
{
T 4350 1450 5 8 1 1 0 0
pin3=4
T 4350 1250 5 8 0 1 0 0
type=in
}
P 4200 1800 4800 1800 1
{
T 4350 1850 5 8 1 1 0 0
pin4=5
T 4350 1650 5 8 0 1 0 0
type=in
}
P 4200 2200 4800 2200 1
{
T 4350 2250 5 8 1 1 0 0
pin5=9
T 4350 2050 5 8 0 1 0 0
type=in
}
P 4200 2600 4750 2600 1
{
T 4300 2650 5 8 1 1 0 0
pin6=10
T 4300 2450 5 9 0 1 0 0
type=in
}
P 4200 3000 4700 3000 1
{
T 4300 3050 5 8 1 1 0 0
pin7=11
T 4300 2850 5 8 0 1 0 0
type=in
}
P 4200 3400 4600 3400 1
{
T 4300 3450 5 8 1 1 0 0
pin8=12
T 4300 3250 5 8 0 1 0 0
type=in
}
L 4450 3800 8100 3800 3 0 0 0 -1 -1
L 4450 200 8100 200 3 0 0 0 -1 -1
V 10300 2500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 10350 2500 10600 2500 1
{
T 10400 2550 5 8 1 1 0 0
pin9=13
T 10400 2350 5 8 0 1 0 0
type=out
}
P 10250 1500 10600 1500 1
{
T 10450 1550 5 8 1 1 0 0
pin10=1
T 10450 1350 5 8 0 1 0 0
type=out
}
T 4600 3900 2 10 1 1 0 0
uref=U?
T 10400 0 5 10 0 0 0 0
net=VDD:14
T 10400 200 5 10 0 0 0 0
net=VSS:7
T 10400 400 5 10 0 0 0 0
device=4078
A 8100 1400 2400 15 75 3 0 0 0 -1 -1
A 8100 2600 2400 270 75 3 0 0 0 -1 -1
L 10418 1979 10423 2002 3 0 0 0 -1 -1
L 10423 2001 10418 2020 3 0 0 0 -1 -1
A 0 2000 4800 0 22 3 0 0 0 -1 -1
A 0 2000 4800 338 22 3 0 0 0 -1 -1
T 4500 0 9 10 1 0 0 0
4078
