<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="IA-32,1985,3DNow!,AMD,AMD64,Accumulator (computing),Booting,Complex Instruction Set Computer,Computer architecture,Computer multitasking,Core 2 Duo" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>IA-32 - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "IA-32";
			var wgTitle = "IA-32";
			var wgArticleId = 15046;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">IA-32</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<div class="messagebox merge">
<div class="floatleft"><span><a  class="image" title=""><img src="http://upload.wikimedia.org/wikipedia/commons/8/8b/Merge-arrows.gif" alt="" width="50" height="20" longdesc="/wiki/Image:Merge-arrows.gif" /></a></span></div>
It has been suggested that this article or section be <a  title="Wikipedia:Merging and moving pages">merged</a> with <i><a href="/wiki/X86_assembly_language.html" title="X86 assembly language">X86 assembly language</a></i>. (<a  title="Talk:IA-32">Discuss</a>)</div>
<p><br />
<b>IA-32</b>, sometimes generically called x86-32, is the <a href="/wiki/Instruction_set_architecture.html" title="Instruction set architecture">instruction set architecture</a> of <a href="/wiki/Intel.html" title="Intel">Intel</a>'s most successful <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessors</a>. Within various <a href="/wiki/Programming_language.html" title="Programming language">programming language</a> directives it is also referred to as "i386". The term may be used to refer to the 32-bit extensions to the original <a href="/wiki/X86.html" title="X86">x86</a> architecture, or to the architecture as a whole.</p>
<p>This architecture defines the <a href="/wiki/Instruction_set.html" title="Instruction set">instruction set</a> for the family of microprocessors installed in the vast majority of <a href="/wiki/Personal_computer.html" title="Personal computer">personal computers</a> in the world.</p>
<p>The term means <b>Intel Architecture, 32-bit</b>, which distinguishes it from the 16-bit versions of the architecture that preceded it, and the 64-bit architecture <a href="/wiki/IA-64.html" title="IA-64">IA-64</a> (also known as the Itanium architecture, which is very different, although it has an IA-32 compatibility mode). The more generic name for this <a href="/wiki/Computer_architecture.html" title="Computer architecture">architecture</a> is <a href="/wiki/X86.html" title="X86">x86</a>.</p>
<p>It should be noted that Intel refers to the 64-bit mode in their newer 64-bit processors, such as the newer <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a>/<a href="/wiki/Pentium_D.html" title="Pentium D">Pentium D</a> and <a href="/wiki/Core_2_Duo.html" title="Core 2 Duo">Core 2 Duo</a> chips and their <a href="/wiki/Xeon.html" title="Xeon">Xeon</a> derivatives, as "IA-32e". The instruction set of those processors is called <a href="/wiki/EM64T.html" title="EM64T">EM64T</a>, and also includes a 'compatibility mode' for 32-bit use. It is based on the <a href="/wiki/AMD64.html" title="AMD64">AMD64</a> instruction set. The Developers Manuals available from Intel on the IA-32 architecture refer to IA-32 and IA-32e in tandem.</p>
<p>Intel was the inventor and is the biggest supplier of processors compatible with this instruction set, but it is not the only supplier of such processors. The second biggest supplier is <a href="/wiki/AMD.html" title="AMD">AMD</a>. And then there are numerous even smaller more specialized suppliers of these processors.</p>
<p>This instruction set was introduced in the <a href="/wiki/Intel_80386.html" title="Intel 80386">Intel 80386</a> microprocessor in <a href="/wiki/1985.html" title="1985">1985</a>. This instruction set is still the basis of most PC microprocessors twenty years later in 2005. Even though the instruction set has remained intact, the successive generations of microprocessors that run it have become much faster at running it.</p>
<p>The IA-32 instruction set is usually described as a CISC (<a href="/wiki/Complex_Instruction_Set_Computer.html" title="Complex Instruction Set Computer">Complex Instruction Set Computer</a>) architecture, though such classifications have become less meaningful with advances in microprocessor design.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">Two memory management models</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">1.1</span> <span class="toctext">Real mode</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.2</span> <span class="toctext">Protected mode</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">1.2.1</span> <span class="toctext">Virtual 8086 mode</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Registers</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">General Purpose registers</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">2.1.1</span> <span class="toctext">8-bit and 16-bit register subsets</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">2.1.2</span> <span class="toctext">General data registers</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">2.1.3</span> <span class="toctext">General address registers</span></a></li>
</ul>
</li>
<li class="toclevel-2"><a ><span class="tocnumber">2.2</span> <span class="toctext">Floating point stack registers</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">2.2.1</span> <span class="toctext">MMX registers</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">2.2.2</span> <span class="toctext">3DNow! registers</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">2.2.3</span> <span class="toctext">SSE registers</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Instructions</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">3.1</span> <span class="toctext">Next-generation 64-bit Instruction Sets</span></a>
<ul>
<li class="toclevel-3"><a ><span class="tocnumber">3.1.1</span> <span class="toctext">IA-64</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">3.1.2</span> <span class="toctext">AMD64</span></a></li>
<li class="toclevel-3"><a ><span class="tocnumber">3.1.3</span> <span class="toctext">EM64T</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Two memory management models">edit</a>]</div>
<p><a name="Two_memory_management_models" id="Two_memory_management_models"></a></p>
<h2>Two memory management models</h2>
<p>There are two memory access models that IA-32 supports. One is called <a href="/wiki/Real_mode.html" title="Real mode">Real mode</a>, and the other is called <a href="/wiki/Protected_mode.html" title="Protected mode">Protected mode</a>. In Real Mode, the processor is limited to accessing a total of just over 1MB of memory, while in Protected mode it can access all of its memory (up to 4GB in one address space).</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Real mode">edit</a>]</div>
<p><a name="Real_mode" id="Real_mode"></a></p>
<h3>Real mode</h3>
<p>The old <a href="/wiki/DOS.html" title="DOS">DOS</a> operating system required the <b><a href="/wiki/Real_mode.html" title="Real mode">real mode</a></b> to work, while newer OS/2, Windows, Linux and other operating systems usually require the <b><a href="/wiki/Protected_mode.html" title="Protected mode">protected mode</a></b>. Upon power-on (aka <a href="/wiki/Booting.html" title="Booting">booting</a>), the processor initiates itself into Real mode, and then it begins loading programs automatically into RAM from ROM and disk. A program inserted somewhere along the boot sequence may be used to put the processor into the Protected mode.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Protected mode">edit</a>]</div>
<p><a name="Protected_mode" id="Protected_mode"></a></p>
<h3>Protected mode</h3>
<p>In Protected mode, a number of other advantages beyond just the additional memory addressability beyond the DOS 1MB limit get activated. One of them is <a href="/wiki/Protected_memory.html" title="Protected memory">protected memory</a>, which prevents programs from corrupting one another. Another one is <a href="/wiki/Virtual_memory.html" title="Virtual memory">virtual memory</a>, which uses hard disk space so that programs use more memory than is physically installed on the machine. And the third feature is task-switching, aka <a href="/wiki/Computer_multitasking.html" title="Computer multitasking">multitasking</a>, which lets a computer juggle multiple programs all at once to look like they are all running at the same time.</p>
<p>The size of memory in Protected mode is usually limited to 4GB. However, this isn't the ultimate limit of the size of memory in IA-32 processors. Through tricks in the processor's page and segment memory management systems, IA-32 operating systems may be able to access more than 32-bits of address space, even without the switchover to the 64-bit paradigm. One such trick is known as <a href="/wiki/Physical_Address_Extension.html" title="Physical Address Extension">Physical Address Extension</a>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Virtual 8086 mode">edit</a>]</div>
<p><a name="Virtual_8086_mode" id="Virtual_8086_mode"></a></p>
<h4>Virtual 8086 mode</h4>
<p>There was also a sub-mode of operation in Protected mode, called <i><a href="/wiki/Virtual_8086_mode.html" title="Virtual 8086 mode">virtual 8086 mode</a></i>. This is basically a special hybrid operating mode which allowed old <a href="/wiki/DOS.html" title="DOS">DOS</a> programs and operating systems to run while under the control of a Protected mode supervisor operating system. This allowed for a great deal of flexibility in running both Protected mode programs and DOS programs simultaneously. This mode was added only with the IA-32 version of Protected mode,; virtual 8086 mode did not exist previously in the 80286 16-bit version of Protected mode.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Registers">edit</a>]</div>
<p><a name="Registers" id="Registers"></a></p>
<h2>Registers</h2>
<p>The <a href="/wiki/Intel_80386.html" title="Intel 80386">386</a> has eight 32-bit <i>general purpose</i> registers for application use. There are 8 floating point stack registers. Later processors added new registers with their various <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> instruction sets too, such as <a href="/wiki/MMX.html" title="MMX">MMX</a>, <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a>, <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">SSE</a>, <a href="/wiki/SSE2.html" title="SSE2">SSE2</a> and <a href="/wiki/SSE3.html" title="SSE3">SSE3</a>.</p>
<p>There are also system registers that are used mostly by operating systems but not by applications usually. They are known as <i>segment</i>, <i>control</i>, <i>debug</i>, and <i>test</i> registers. There are six segment registers, used mainly for memory management. The number of <i>control</i>, <i>debug</i> or <i>test</i> registers varies from model to model.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: General Purpose registers">edit</a>]</div>
<p><a name="General_Purpose_registers" id="General_Purpose_registers"></a></p>
<h3>General Purpose registers</h3>
<p>The x86 general purpose registers are not really as general purpose as their name implies. That is because these general purpose registers have some highly specialized tasks that can often only be done by using only one or two specific registers. In other architectures, any general purpose register can be used for any purpose. The x86 general purpose registers further subdivide into registers specializing in data and others specializing in addressing.</p>
<p>Also a lot of operations can be done either inside a register or directly inside RAM without requiring the data to be loaded into a register first. The 1970s heritage of this architecture shows through by this behaviour.</p>
<p><b>Note:</b> with the advent of the 64-bit extensions to <a href="/wiki/X86.html" title="X86">x86</a> in <a href="/wiki/AMD64.html" title="AMD64">AMD64</a>, this odd behaviour has now been cleaned up (at least in 64-bit mode). General purpose registers are now truly general purpose and they can be used interchangeably. This does not affect the 32-bit architecture, however.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8-bit and 16-bit register subsets">edit</a>]</div>
<p><a name="8-bit_and_16-bit_register_subsets"></a></p>
<h4>8-bit and 16-bit register subsets</h4>
<p>8-bit and 16-bit subsets of these registers are also accessible. For example, the lower 16-bits of the 32-bit <b>EAX</b> registers can be accessed by calling it the <b>AX</b> register. Some of the 16-bit registers can be further subdivided into 8-bit subsets too; for example, the upper 8-bit half of <b>AX</b> is called <b>AH</b>, and the lower half is called <b>AL</b>. Similarly, <b>EBX</b> is subdivided into <b>BX</b> (16-bit), which in turn is divided into <b>BH</b> and <b>BL</b> (8-bit).</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: General data registers">edit</a>]</div>
<p><a name="General_data_registers" id="General_data_registers"></a></p>
<h4>General data registers</h4>
<p>All of the four following registers may be used as general purpose registers. However each has some specialized purpose as well. Each of these registers also have 16-bit or 8-bit subset names.</p>
<ul>
<li>EAX (At 000) Dedicated <a href="/wiki/Accumulator_%28computing%29.html" title="Accumulator (computing)">accumulator</a> which is used for all major calculations.</li>
<li>ECX (At 001) The universal loop counter which has a special interpretation for loops.</li>
<li>EDX (At 010) The data register, which is an extension to the accumulator, stores data relevant to the operation applied to the accumulator.</li>
<li>EBX (At 011) Currently used for free storage but was originally used as a pointer in 16-bit mode</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: General address registers">edit</a>]</div>
<p><a name="General_address_registers" id="General_address_registers"></a></p>
<h4>General address registers</h4>
<p>Used only for address pointing. They have 16-bit subset names, but no 8-bit subsets.</p>
<ul>
<li>ESP (At 100) Stack pointer. Is used to hold the top address of the stack.</li>
<li>EBP (At 101) Base pointer. Is used to hold the address of the current <a href="/wiki/Stack_frame.html" title="Stack frame">stack frame</a>. It is also sometimes used as free storage.</li>
<li>ESI (At 110) Source index. Commonly used for <a href="/wiki/String_%28computer_science%29.html" title="String (computer science)">string</a> operations. It has a one-byte opcode for loading data from memory to the accumulator.</li>
<li>EDI (At 111) Destination index. Commonly used for string operations. Has a one-byte STOS instruction to write data out of the accumulator.</li>
</ul>
<ul>
<li>EIP Instruction pointer. Holds the current instruction address.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Floating point stack registers">edit</a>]</div>
<p><a name="Floating_point_stack_registers" id="Floating_point_stack_registers"></a></p>
<h3>Floating point stack registers</h3>
<p>Initially, IA-32 included floating-point capabilities only on add-on processors (8087, 80287 and 80387.) With the introduction of the 80486, these 8 80x87 floating point registers, known as ST(0) through ST(7) are built in to the CPU. Each register is 80 bits wide and stores numbers in the extended precision format of the <a href="/wiki/IEEE_floating-point_standard.html" title="IEEE floating-point standard">IEEE floating-point standard</a>.</p>
<p>These registers are not accessible directly, but are accessible like a <a href="/wiki/LIFO.html" title="LIFO">LIFO</a> stack. The register numbers are not fixed, but are relative to the top of the stack; <b>ST(0)</b> is the top of the stack, <b>ST(1)</b> is the next register below the top of the stack, <b>ST(2)</b> is two below the top of the stack, etc. That means that data is always pushed down from the top of the stack, and operations are always done against the top of the stack. So you couldn't just access any register randomly, it has to be done in the stack order.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: MMX registers">edit</a>]</div>
<p><a name="MMX_registers" id="MMX_registers"></a></p>
<h4>MMX registers</h4>
<p><b>MMX</b> added 8 new "registers" to the architecture, known as MM0 through MM7 (henceforth referred to as <i>MMn</i>). In reality, these new "registers" were just aliases for the existing x87 FPU stack registers. Hence, anything that was done to the floating point stack would also affect the MMX registers. Unlike the FP stack, these MMn registers were fixed not relative, and therefore they were randomly accessible.</p>
<p>Each of the MMn registers are 64-bit integers. However, one of the main concepts of the MMX instruction set is the concept of <i>packed data types</i>, which means instead of using the whole register for a single 64-bit integer (<a href="/wiki/Quadword.html" title="Quadword">quadword</a>), two 32-bit integers (<a href="/wiki/Integer_%28computer_science%29.html" title="Integer (computer science)">doubleword</a>), four 16-bit integers (<a href="/wiki/Integer_%28computer_science%29.html" title="Integer (computer science)">word</a>) or eight 8-bit integers (<a href="/wiki/Integer_%28computer_science%29.html" title="Integer (computer science)">byte</a>) may be used.</p>
<p>Also because the MMX's 64-bit MMn registers are aliased to the FPU stack, and each of the stack registers are 80-bit wide, the upper 16-bits of the stack registers go unused in MMX, and these bits are set to all ones, which makes it look like NaN's or infinities in the floating point view. This makes it easier to tell whether you are working on a floating point data or MMX data.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 3DNow! registers">edit</a>]</div>
<p><a name="3DNow.21_registers"></a></p>
<h4>3DNow! registers</h4>
<p><b>3DNow!</b> was designed to be the natural evolution of MMX from integers to floating point. As such, it uses the exact same register naming convention as MMX, that is MM0 through MM7. The only difference is that instead of packing byte to quadword integers into these registers, one would pack <a href="/wiki/Single_precision.html" title="Single precision">single precision</a> floating points into these registers.</p>
<p>The advantage of aliasing registers with the FPU registers is that the same instruction and data structures used to save the state of the FPU registers can also be used to save 3DNow! register states. Thus no special modifications are required to be made to operating systems which would otherwise not know about.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: SSE registers">edit</a>]</div>
<p><a name="SSE_registers" id="SSE_registers"></a></p>
<h4>SSE registers</h4>
<p><b>SSE</b> discarded all legacy connections to the FPU stack. This also meant that this instruction set discarded all legacy connections to previous generations of SIMD instruction sets like MMX. But it freed the designers up, allowing them to use larger registers, not limited by the size of the FPU registers. The designers created eight 128-bit registers, named XMM0 through XMM7. (<i>Note</i>: in <a href="/wiki/AMD64.html" title="AMD64">AMD64</a>, the number of SSE XMM registers has been increased from 8 to 16.)</p>
<p>But the downside is that operating systems had to have an awareness of this new set of instructions in order to be able to save their register states. So Intel created a slightly modified version of Protected mode, called Enhanced mode which enables the usage of SSE instructions, whereas they stay disabled in regular Protected mode. An OS that is aware of SSE will activate Enhanced mode, whereas an unaware OS will only enter into traditional Protected mode.</p>
<p>SSE is a SIMD instruction set that works only on floating point values, like 3DNow!. However, unlike 3DNow! it severs all legacy connection to the FPU stack. Because it has larger registers than 3DNow!, SSE can pack twice the number of <a href="/wiki/Single_precision.html" title="Single precision">single precision</a> floats into its registers. The original SSE was limited to only single-precision numbers, like 3DNow!. The SSE2 introduced the capability to pack <a href="/wiki/Double_precision.html" title="Double precision">double precision</a> numbers too, which 3DNow! had no possibility of doing since a double precision number is 64-bit in size which would be the full size of a single 3DNow! MMn register. At 128-bit, the SSE XMMn registers could pack two double precision floats into one register. Thus SSE2 is much more suitable for scientific calculations than either SSE1 or 3DNow!, which were limited to only single precision. SSE3 does not introduce any additional registers.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Instructions">edit</a>]</div>
<p><a name="Instructions" id="Instructions"></a></p>
<h2>Instructions</h2>
<p>The full listing of the x86 machine language <a href="/wiki/Mnemonic.html" title="Mnemonic">mnemonics</a> including integer, floating point, and SIMD instructions can be found in the <a href="/wiki/X86_instruction_listings.html" title="X86 instruction listings">X86 instruction listings</a> link. They are categorized into a chronological and hierarchal format showing when the instructions first became available, and what category of instructions they are.</p>
<p>The original IA-32 instruction set has been evolved over time with the addition of the multimedia instruction updates. However, the ultimate evolution of IA-32 was when it was extended again to 64-bits, but of course at that point it cannot be called IA-32 anymore; the 64-bit extension is called <a href="/wiki/X86-64.html" title="X86-64">x86-64</a>. It could not be called <a href="/wiki/IA-64.html" title="IA-64">IA-64</a> as Intel had already used this label for the <a href="/wiki/Itanium.html" title="Itanium">Itanium</a> design (a design which is not really an evolution of the IA-32 architecture). AMD's <a href="/wiki/AMD64.html" title="AMD64">AMD64</a> was the first x86-64 instruction set designed. Later, Intel followed by imitating AMD's design with what they call <a href="/wiki/EM64T.html" title="EM64T">EM64T</a>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Next-generation 64-bit Instruction Sets">edit</a>]</div>
<p><a name="Next-generation_64-bit_Instruction_Sets" id="Next-generation_64-bit_Instruction_Sets"></a></p>
<h3>Next-generation 64-bit Instruction Sets</h3>
<p>Two new instruction sets can claim to be the 64-bit successor to IA-32. One of them builds on top of IA-32 but has a different name, while the other one discards IA-32 completely but has a similar name.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: IA-64">edit</a>]</div>
<p><a name="IA-64" id="IA-64"></a></p>
<h4>IA-64</h4>
<p>Intel's <a href="/wiki/IA-64.html" title="IA-64">IA-64</a> architecture is not directly compatible with the IA-32 instruction set. It completely discards all IA-32 instructions, and starts from scratch with a completely different instruction set as well as using a <a href="/wiki/Very_long_instruction_word.html" title="Very long instruction word">VLIW</a> design instead of <a href="/wiki/Out-of-order_execution.html" title="Out-of-order execution">out-of-order execution</a>. IA-64 is the architecture used by their <a href="/wiki/Itanium.html" title="Itanium">Itanium</a> line of processors. The Itanium has hardware-support for IA-32, though very slow because of the different approach and often it was faster to just use a software <a href="/wiki/Emulator.html" title="Emulator">emulator</a> instead. IA-32 execution mode is set by the <a href="/wiki/Extensible_Firmware_Interface.html" title="Extensible Firmware Interface">EFI</a> program loaded on boot-up. The nomenclature "IA-64" means "Intel Architecture, 64-bit", but the connection with IA-32 is only in the name.</p>
<p>Further improvements are:</p>
<ul>
<li>Sixteen times the amount of general purpose registers (now 128)</li>
<li>Sixteen times the amount of floating point registers (now 128)</li>
<li>Register rotation mechanism to keep values in registers over function calls</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: AMD64">edit</a>]</div>
<p><a name="AMD64" id="AMD64"></a></p>
<h4>AMD64</h4>
<p><a href="/wiki/AMD.html" title="AMD">AMD</a>'s <a href="/wiki/AMD64.html" title="AMD64">AMD64</a> instruction set, aka <a href="/wiki/X86-64.html" title="X86-64">x86-64</a>, is largely built on top of IA-32, and thus maintains the <a href="/wiki/X86.html" title="X86">x86</a> family heritage. While extending the instruction set, AMD took the opportunity to clean up some of the odd behaviour of this instruction set that has existed (plagued programmers?) since its earliest 16-bit days, while the processor is operating in 64-bit mode.</p>
<p>Further improvements are:</p>
<ul>
<li>Two times the amount of general purpose registers (now 16)</li>
<li>Two times the amount of SSE registers (now 16)</li>
<li>The general purpose registers are now truly general-purpose registers and are no longer restricted.</li>
<li>Most of the functionality of the segment registers has been deprecated, since their usage has steadily declined even during the IA-32 days.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: EM64T">edit</a>]</div>
<p><a name="EM64T" id="EM64T"></a></p>
<h4>EM64T</h4>
<p>By February 2004, Intel announced the <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> instruction set, formerly known as <a href="/wiki/Yamhill.html" title="Yamhill">Yamhill</a>. It was derived from AMD's <a href="/wiki/AMD64.html" title="AMD64">AMD64</a>. EM64T is generally compatible with code written for the AMD64, though it lacks some AMD64 features; for more details, read the <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> article. Intel started using the set starting with the <a href="/wiki/Xeon.html" title="Xeon">Xeon</a> Nocona core in late 2004, introducing it to the desktop market with the <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> E0 revision in early 2005.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/X86.html" title="X86">x86</a></li>
<li><a href="/wiki/Wintel.html" title="Wintel">Wintel</a></li>
<li><a href="/wiki/IA-64.html" title="IA-64">IA-64</a></li>
<li><a href="/wiki/AMD64.html" title="AMD64">AMD64</a> (a/k/a "x86-64" or "x64")</li>
<li><a href="/wiki/EM64T.html" title="EM64T">EM64T</a></li>
<li><a href="/wiki/List_of_AMD_microprocessors.html" title="List of AMD microprocessors">List of AMD microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_microprocessors.html" title="List of Intel microprocessors">List of Intel microprocessors</a></li>
<li><a href="/wiki/IA-4.html" title="IA-4">IA-4</a></li>
<li><a href="/wiki/IA-8.html" title="IA-8">IA-8</a></li>
<li><a href="/wiki/IA-16.html" title="IA-16">IA-16</a></li>
<li><a href="/wiki/Intel_P6.html" title="Intel P6">Intel P6</a></li>
<li><a href="/wiki/NetBurst.html" title="NetBurst">NetBurst</a></li>
<li><a href="/wiki/Intel_Core_Microarchitecture.html" title="Intel Core Microarchitecture">Intel Core Microarchitecture</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.intel.com/design/pentium4/manuals/index_new.htm">Free IA-32 documentation</a>, provided by Intel</li>
</ul>

<!-- 
Pre-expand include size: 1246 bytes
Post-expand include size: 313 bytes
Template argument size: 54 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:15046-0!1!0!default!!en!2 and timestamp 20060910145104 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Articles to be merged">Articles to be merged</a></span> | <span dir='ltr'><a  title="Category:X86 architecture">X86 architecture</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/IA-32.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ca"><a >Català</a></li>
				<li class="interwiki-cs"><a >Česky</a></li>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-eo"><a >Esperanto</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-fi"><a >Suomi</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 06:08, 8 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv35 in 0.130 secs. --></body></html>
