{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708373761635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708373761636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 17:16:01 2024 " "Processing started: Mon Feb 19 17:16:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708373761636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373761636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373761636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708373762075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708373762075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus " "Found entity 1: pc_plus" {  } { { "modulos/pc_plus.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc_plus.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/proxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/proxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proxPC " "Found entity 1: proxPC" {  } { { "modulos/proxPC.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/proxPC.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770512 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "d_mem.v(29) " "Verilog HDL warning at d_mem.v(29): extended using \"x\" or \"z\"" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708373770514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "modulos/sign_extend.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "modulos/control/ula_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/ula_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "modulos/components/mux_32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_5 " "Found entity 1: mux_32_5" {  } { { "modulos/components/mux_32_5.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_src.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "modulos/components/mux_src.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_src.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_5_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_5_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_regdst " "Found entity 1: mux_5_regdst" {  } { { "modulos/components/mux_5_regdst.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_5_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/somador32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/somador32.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "modulos/components/somador32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/somador32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mips_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mips_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_level " "Found entity 1: mips_top_level" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708373770529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373770529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_to_ula_2 mips_top_level.v(85) " "Verilog HDL Implicit Net warning at mips_top_level.v(85): created implicit net for \"output_to_ula_2\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_top_level " "Elaborating entity \"mips_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708373770559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:mips_control " "Elaborating entity \"control\" for hierarchy \"control:mips_control\"" {  } { { "modulos/mips_top_level.v" "mips_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:current_instruction " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:current_instruction\"" {  } { { "modulos/mips_top_level.v" "current_instruction" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770563 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(20) " "Verilog HDL warning at i_mem.v(20): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1708373770566 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.data_a 0 i_mem.v(16) " "Net \"rom_mem.data_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708373770571 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.waddr_a 0 i_mem.v(16) " "Net \"rom_mem.waddr_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708373770571 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.we_a 0 i_mem.v(16) " "Net \"rom_mem.we_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708373770571 "|mips_top_level|i_mem:current_instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:mips_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:mips_regfile\"" {  } { { "modulos/mips_top_level.v" "mips_regfile" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770591 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(26) " "Verilog HDL Always Construct warning at regfile.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708373770598 "|mips_top_level|regfile:mips_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:mips_ula_control " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:mips_ula_control\"" {  } { { "modulos/mips_top_level.v" "mips_ula_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:mips_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:mips_sign_extend\"" {  } { { "modulos/mips_top_level.v" "mips_sign_extend" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:regfile_ula_mux " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:regfile_ula_mux\"" {  } { { "modulos/mips_top_level.v" "regfile_ula_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:mips_ula " "Elaborating entity \"ula\" for hierarchy \"ula:mips_ula\"" {  } { { "modulos/mips_top_level.v" "mips_ula" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770601 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(36) " "Verilog HDL warning at ula.v(36): converting signed shift amount to unsigned" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1708373770603 "|mips_top_level|ula:mips_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:mips_d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:mips_d_mem\"" {  } { { "modulos/mips_top_level.v" "mips_d_mem" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:mips_pc_counter " "Elaborating entity \"pc\" for hierarchy \"pc:mips_pc_counter\"" {  } { { "modulos/mips_top_level.v" "mips_pc_counter" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus pc_plus:mips_pc_plus " "Elaborating entity \"pc_plus\" for hierarchy \"pc_plus:mips_pc_plus\"" {  } { { "modulos/mips_top_level.v" "mips_pc_plus" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proxPC proxPC:mips_prox_pc " "Elaborating entity \"proxPC\" for hierarchy \"proxPC:mips_prox_pc\"" {  } { { "modulos/mips_top_level.v" "mips_prox_pc" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373770606 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/db/MIPS-Verilog.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/db/MIPS-Verilog.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708373771006 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708373776622 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[0\] write_data_reg\[0\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[0\]\" to the node \"write_data_reg\[0\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[1\] write_data_reg\[1\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[1\]\" to the node \"write_data_reg\[1\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[2\] write_data_reg\[2\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[2\]\" to the node \"write_data_reg\[2\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[3\] write_data_reg\[3\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[3\]\" to the node \"write_data_reg\[3\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[4\] write_data_reg\[4\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[4\]\" to the node \"write_data_reg\[4\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[5\] write_data_reg\[5\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[5\]\" to the node \"write_data_reg\[5\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[6\] write_data_reg\[6\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[6\]\" to the node \"write_data_reg\[6\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[7\] write_data_reg\[7\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[7\]\" to the node \"write_data_reg\[7\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[8\] write_data_reg\[8\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[8\]\" to the node \"write_data_reg\[8\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[9\] write_data_reg\[9\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[9\]\" to the node \"write_data_reg\[9\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[10\] write_data_reg\[10\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[10\]\" to the node \"write_data_reg\[10\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[11\] write_data_reg\[11\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[11\]\" to the node \"write_data_reg\[11\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[12\] write_data_reg\[12\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[12\]\" to the node \"write_data_reg\[12\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[13\] write_data_reg\[13\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[13\]\" to the node \"write_data_reg\[13\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[14\] write_data_reg\[14\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[14\]\" to the node \"write_data_reg\[14\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[15\] write_data_reg\[15\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[15\]\" to the node \"write_data_reg\[15\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[16\] write_data_reg\[16\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[16\]\" to the node \"write_data_reg\[16\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[17\] write_data_reg\[17\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[17\]\" to the node \"write_data_reg\[17\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[18\] write_data_reg\[18\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[18\]\" to the node \"write_data_reg\[18\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[19\] write_data_reg\[19\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[19\]\" to the node \"write_data_reg\[19\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[20\] write_data_reg\[20\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[20\]\" to the node \"write_data_reg\[20\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[21\] write_data_reg\[21\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[21\]\" to the node \"write_data_reg\[21\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[22\] write_data_reg\[22\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[22\]\" to the node \"write_data_reg\[22\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[23\] write_data_reg\[23\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[23\]\" to the node \"write_data_reg\[23\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[24\] write_data_reg\[24\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[24\]\" to the node \"write_data_reg\[24\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[25\] write_data_reg\[25\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[25\]\" to the node \"write_data_reg\[25\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[26\] write_data_reg\[26\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[26\]\" to the node \"write_data_reg\[26\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[27\] write_data_reg\[27\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[27\]\" to the node \"write_data_reg\[27\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[28\] write_data_reg\[28\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[28\]\" to the node \"write_data_reg\[28\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[29\] write_data_reg\[29\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[29\]\" to the node \"write_data_reg\[29\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[30\] write_data_reg\[30\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[30\]\" to the node \"write_data_reg\[30\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "d_mem:mips_d_mem\|readData\[31\] write_data_reg\[31\] " "Converted the fan-out from the tri-state buffer \"d_mem:mips_d_mem\|readData\[31\]\" to the node \"write_data_reg\[31\]\" into an OR gate" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708373776652 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1708373776652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~0 " "Latch d_mem:mips_d_mem\|memory~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~32 " "Latch d_mem:mips_d_mem\|memory~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~64 " "Latch d_mem:mips_d_mem\|memory~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~96 " "Latch d_mem:mips_d_mem\|memory~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~128 " "Latch d_mem:mips_d_mem\|memory~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~160 " "Latch d_mem:mips_d_mem\|memory~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~192 " "Latch d_mem:mips_d_mem\|memory~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~224 " "Latch d_mem:mips_d_mem\|memory~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~256 " "Latch d_mem:mips_d_mem\|memory~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~288 " "Latch d_mem:mips_d_mem\|memory~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776664 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~320 " "Latch d_mem:mips_d_mem\|memory~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~352 " "Latch d_mem:mips_d_mem\|memory~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~384 " "Latch d_mem:mips_d_mem\|memory~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~416 " "Latch d_mem:mips_d_mem\|memory~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~448 " "Latch d_mem:mips_d_mem\|memory~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~480 " "Latch d_mem:mips_d_mem\|memory~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~512 " "Latch d_mem:mips_d_mem\|memory~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~544 " "Latch d_mem:mips_d_mem\|memory~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~576 " "Latch d_mem:mips_d_mem\|memory~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~608 " "Latch d_mem:mips_d_mem\|memory~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776665 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~640 " "Latch d_mem:mips_d_mem\|memory~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~672 " "Latch d_mem:mips_d_mem\|memory~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~704 " "Latch d_mem:mips_d_mem\|memory~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~736 " "Latch d_mem:mips_d_mem\|memory~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~768 " "Latch d_mem:mips_d_mem\|memory~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~800 " "Latch d_mem:mips_d_mem\|memory~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~832 " "Latch d_mem:mips_d_mem\|memory~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~864 " "Latch d_mem:mips_d_mem\|memory~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~896 " "Latch d_mem:mips_d_mem\|memory~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~928 " "Latch d_mem:mips_d_mem\|memory~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~960 " "Latch d_mem:mips_d_mem\|memory~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~992 " "Latch d_mem:mips_d_mem\|memory~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1024 " "Latch d_mem:mips_d_mem\|memory~1024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1152 " "Latch d_mem:mips_d_mem\|memory~1152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1280 " "Latch d_mem:mips_d_mem\|memory~1280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1408 " "Latch d_mem:mips_d_mem\|memory~1408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1056 " "Latch d_mem:mips_d_mem\|memory~1056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1184 " "Latch d_mem:mips_d_mem\|memory~1184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1312 " "Latch d_mem:mips_d_mem\|memory~1312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1440 " "Latch d_mem:mips_d_mem\|memory~1440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1088 " "Latch d_mem:mips_d_mem\|memory~1088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1216 " "Latch d_mem:mips_d_mem\|memory~1216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776666 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1344 " "Latch d_mem:mips_d_mem\|memory~1344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1472 " "Latch d_mem:mips_d_mem\|memory~1472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1120 " "Latch d_mem:mips_d_mem\|memory~1120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1248 " "Latch d_mem:mips_d_mem\|memory~1248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1376 " "Latch d_mem:mips_d_mem\|memory~1376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1504 " "Latch d_mem:mips_d_mem\|memory~1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1536 " "Latch d_mem:mips_d_mem\|memory~1536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1568 " "Latch d_mem:mips_d_mem\|memory~1568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1600 " "Latch d_mem:mips_d_mem\|memory~1600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1632 " "Latch d_mem:mips_d_mem\|memory~1632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1664 " "Latch d_mem:mips_d_mem\|memory~1664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776667 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1696 " "Latch d_mem:mips_d_mem\|memory~1696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1728 " "Latch d_mem:mips_d_mem\|memory~1728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1760 " "Latch d_mem:mips_d_mem\|memory~1760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1792 " "Latch d_mem:mips_d_mem\|memory~1792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1824 " "Latch d_mem:mips_d_mem\|memory~1824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1856 " "Latch d_mem:mips_d_mem\|memory~1856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1888 " "Latch d_mem:mips_d_mem\|memory~1888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1920 " "Latch d_mem:mips_d_mem\|memory~1920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1952 " "Latch d_mem:mips_d_mem\|memory~1952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1984 " "Latch d_mem:mips_d_mem\|memory~1984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2016 " "Latch d_mem:mips_d_mem\|memory~2016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776668 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1 " "Latch d_mem:mips_d_mem\|memory~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~513 " "Latch d_mem:mips_d_mem\|memory~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1025 " "Latch d_mem:mips_d_mem\|memory~1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1537 " "Latch d_mem:mips_d_mem\|memory~1537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~129 " "Latch d_mem:mips_d_mem\|memory~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~641 " "Latch d_mem:mips_d_mem\|memory~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1153 " "Latch d_mem:mips_d_mem\|memory~1153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1665 " "Latch d_mem:mips_d_mem\|memory~1665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~257 " "Latch d_mem:mips_d_mem\|memory~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~769 " "Latch d_mem:mips_d_mem\|memory~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1281 " "Latch d_mem:mips_d_mem\|memory~1281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1793 " "Latch d_mem:mips_d_mem\|memory~1793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776669 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~385 " "Latch d_mem:mips_d_mem\|memory~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~897 " "Latch d_mem:mips_d_mem\|memory~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1409 " "Latch d_mem:mips_d_mem\|memory~1409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1921 " "Latch d_mem:mips_d_mem\|memory~1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~33 " "Latch d_mem:mips_d_mem\|memory~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~545 " "Latch d_mem:mips_d_mem\|memory~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1057 " "Latch d_mem:mips_d_mem\|memory~1057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1569 " "Latch d_mem:mips_d_mem\|memory~1569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~161 " "Latch d_mem:mips_d_mem\|memory~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776670 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~673 " "Latch d_mem:mips_d_mem\|memory~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1185 " "Latch d_mem:mips_d_mem\|memory~1185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1697 " "Latch d_mem:mips_d_mem\|memory~1697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~289 " "Latch d_mem:mips_d_mem\|memory~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~801 " "Latch d_mem:mips_d_mem\|memory~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1313 " "Latch d_mem:mips_d_mem\|memory~1313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1825 " "Latch d_mem:mips_d_mem\|memory~1825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~417 " "Latch d_mem:mips_d_mem\|memory~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776671 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~929 " "Latch d_mem:mips_d_mem\|memory~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776672 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1441 " "Latch d_mem:mips_d_mem\|memory~1441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776672 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1953 " "Latch d_mem:mips_d_mem\|memory~1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776672 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~65 " "Latch d_mem:mips_d_mem\|memory~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776672 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~577 " "Latch d_mem:mips_d_mem\|memory~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776672 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1089 " "Latch d_mem:mips_d_mem\|memory~1089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776672 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1601 " "Latch d_mem:mips_d_mem\|memory~1601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~193 " "Latch d_mem:mips_d_mem\|memory~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~705 " "Latch d_mem:mips_d_mem\|memory~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1217 " "Latch d_mem:mips_d_mem\|memory~1217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1729 " "Latch d_mem:mips_d_mem\|memory~1729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~321 " "Latch d_mem:mips_d_mem\|memory~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~833 " "Latch d_mem:mips_d_mem\|memory~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1345 " "Latch d_mem:mips_d_mem\|memory~1345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1857 " "Latch d_mem:mips_d_mem\|memory~1857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~449 " "Latch d_mem:mips_d_mem\|memory~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~961 " "Latch d_mem:mips_d_mem\|memory~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776673 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1473 " "Latch d_mem:mips_d_mem\|memory~1473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1985 " "Latch d_mem:mips_d_mem\|memory~1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~97 " "Latch d_mem:mips_d_mem\|memory~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~609 " "Latch d_mem:mips_d_mem\|memory~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1121 " "Latch d_mem:mips_d_mem\|memory~1121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1633 " "Latch d_mem:mips_d_mem\|memory~1633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~225 " "Latch d_mem:mips_d_mem\|memory~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~737 " "Latch d_mem:mips_d_mem\|memory~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1249 " "Latch d_mem:mips_d_mem\|memory~1249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1761 " "Latch d_mem:mips_d_mem\|memory~1761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~353 " "Latch d_mem:mips_d_mem\|memory~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776674 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~865 " "Latch d_mem:mips_d_mem\|memory~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1377 " "Latch d_mem:mips_d_mem\|memory~1377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1889 " "Latch d_mem:mips_d_mem\|memory~1889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~481 " "Latch d_mem:mips_d_mem\|memory~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~993 " "Latch d_mem:mips_d_mem\|memory~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1505 " "Latch d_mem:mips_d_mem\|memory~1505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2017 " "Latch d_mem:mips_d_mem\|memory~2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2 " "Latch d_mem:mips_d_mem\|memory~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~34 " "Latch d_mem:mips_d_mem\|memory~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~66 " "Latch d_mem:mips_d_mem\|memory~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~98 " "Latch d_mem:mips_d_mem\|memory~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776675 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~514 " "Latch d_mem:mips_d_mem\|memory~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~546 " "Latch d_mem:mips_d_mem\|memory~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~578 " "Latch d_mem:mips_d_mem\|memory~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~610 " "Latch d_mem:mips_d_mem\|memory~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1026 " "Latch d_mem:mips_d_mem\|memory~1026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1058 " "Latch d_mem:mips_d_mem\|memory~1058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1090 " "Latch d_mem:mips_d_mem\|memory~1090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1122 " "Latch d_mem:mips_d_mem\|memory~1122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1538 " "Latch d_mem:mips_d_mem\|memory~1538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1570 " "Latch d_mem:mips_d_mem\|memory~1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776676 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1602 " "Latch d_mem:mips_d_mem\|memory~1602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1634 " "Latch d_mem:mips_d_mem\|memory~1634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~130 " "Latch d_mem:mips_d_mem\|memory~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~162 " "Latch d_mem:mips_d_mem\|memory~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~194 " "Latch d_mem:mips_d_mem\|memory~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~226 " "Latch d_mem:mips_d_mem\|memory~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~642 " "Latch d_mem:mips_d_mem\|memory~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~674 " "Latch d_mem:mips_d_mem\|memory~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~706 " "Latch d_mem:mips_d_mem\|memory~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~738 " "Latch d_mem:mips_d_mem\|memory~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1154 " "Latch d_mem:mips_d_mem\|memory~1154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776677 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1186 " "Latch d_mem:mips_d_mem\|memory~1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1218 " "Latch d_mem:mips_d_mem\|memory~1218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1250 " "Latch d_mem:mips_d_mem\|memory~1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1666 " "Latch d_mem:mips_d_mem\|memory~1666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1698 " "Latch d_mem:mips_d_mem\|memory~1698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1730 " "Latch d_mem:mips_d_mem\|memory~1730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1762 " "Latch d_mem:mips_d_mem\|memory~1762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~258 " "Latch d_mem:mips_d_mem\|memory~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~770 " "Latch d_mem:mips_d_mem\|memory~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1282 " "Latch d_mem:mips_d_mem\|memory~1282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1794 " "Latch d_mem:mips_d_mem\|memory~1794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776678 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~290 " "Latch d_mem:mips_d_mem\|memory~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~802 " "Latch d_mem:mips_d_mem\|memory~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1314 " "Latch d_mem:mips_d_mem\|memory~1314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1826 " "Latch d_mem:mips_d_mem\|memory~1826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~322 " "Latch d_mem:mips_d_mem\|memory~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~834 " "Latch d_mem:mips_d_mem\|memory~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1346 " "Latch d_mem:mips_d_mem\|memory~1346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1858 " "Latch d_mem:mips_d_mem\|memory~1858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~354 " "Latch d_mem:mips_d_mem\|memory~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~866 " "Latch d_mem:mips_d_mem\|memory~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1378 " "Latch d_mem:mips_d_mem\|memory~1378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776679 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1890 " "Latch d_mem:mips_d_mem\|memory~1890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~386 " "Latch d_mem:mips_d_mem\|memory~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~418 " "Latch d_mem:mips_d_mem\|memory~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~450 " "Latch d_mem:mips_d_mem\|memory~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~482 " "Latch d_mem:mips_d_mem\|memory~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~898 " "Latch d_mem:mips_d_mem\|memory~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~930 " "Latch d_mem:mips_d_mem\|memory~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~962 " "Latch d_mem:mips_d_mem\|memory~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~994 " "Latch d_mem:mips_d_mem\|memory~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1410 " "Latch d_mem:mips_d_mem\|memory~1410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1442 " "Latch d_mem:mips_d_mem\|memory~1442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776680 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1474 " "Latch d_mem:mips_d_mem\|memory~1474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1506 " "Latch d_mem:mips_d_mem\|memory~1506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1922 " "Latch d_mem:mips_d_mem\|memory~1922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1954 " "Latch d_mem:mips_d_mem\|memory~1954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1986 " "Latch d_mem:mips_d_mem\|memory~1986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2018 " "Latch d_mem:mips_d_mem\|memory~2018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~3 " "Latch d_mem:mips_d_mem\|memory~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~131 " "Latch d_mem:mips_d_mem\|memory~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~259 " "Latch d_mem:mips_d_mem\|memory~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~387 " "Latch d_mem:mips_d_mem\|memory~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~35 " "Latch d_mem:mips_d_mem\|memory~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776681 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~163 " "Latch d_mem:mips_d_mem\|memory~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~291 " "Latch d_mem:mips_d_mem\|memory~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~419 " "Latch d_mem:mips_d_mem\|memory~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~67 " "Latch d_mem:mips_d_mem\|memory~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~195 " "Latch d_mem:mips_d_mem\|memory~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~323 " "Latch d_mem:mips_d_mem\|memory~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~451 " "Latch d_mem:mips_d_mem\|memory~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~99 " "Latch d_mem:mips_d_mem\|memory~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~227 " "Latch d_mem:mips_d_mem\|memory~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~355 " "Latch d_mem:mips_d_mem\|memory~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~483 " "Latch d_mem:mips_d_mem\|memory~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776682 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~515 " "Latch d_mem:mips_d_mem\|memory~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~643 " "Latch d_mem:mips_d_mem\|memory~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~771 " "Latch d_mem:mips_d_mem\|memory~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~899 " "Latch d_mem:mips_d_mem\|memory~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~547 " "Latch d_mem:mips_d_mem\|memory~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~675 " "Latch d_mem:mips_d_mem\|memory~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~803 " "Latch d_mem:mips_d_mem\|memory~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~931 " "Latch d_mem:mips_d_mem\|memory~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~579 " "Latch d_mem:mips_d_mem\|memory~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~707 " "Latch d_mem:mips_d_mem\|memory~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~835 " "Latch d_mem:mips_d_mem\|memory~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~963 " "Latch d_mem:mips_d_mem\|memory~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776683 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~611 " "Latch d_mem:mips_d_mem\|memory~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~739 " "Latch d_mem:mips_d_mem\|memory~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~867 " "Latch d_mem:mips_d_mem\|memory~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~995 " "Latch d_mem:mips_d_mem\|memory~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1027 " "Latch d_mem:mips_d_mem\|memory~1027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1155 " "Latch d_mem:mips_d_mem\|memory~1155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1283 " "Latch d_mem:mips_d_mem\|memory~1283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1411 " "Latch d_mem:mips_d_mem\|memory~1411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1059 " "Latch d_mem:mips_d_mem\|memory~1059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1187 " "Latch d_mem:mips_d_mem\|memory~1187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1315 " "Latch d_mem:mips_d_mem\|memory~1315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776684 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1443 " "Latch d_mem:mips_d_mem\|memory~1443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1091 " "Latch d_mem:mips_d_mem\|memory~1091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1219 " "Latch d_mem:mips_d_mem\|memory~1219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1347 " "Latch d_mem:mips_d_mem\|memory~1347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1475 " "Latch d_mem:mips_d_mem\|memory~1475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1123 " "Latch d_mem:mips_d_mem\|memory~1123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1251 " "Latch d_mem:mips_d_mem\|memory~1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1379 " "Latch d_mem:mips_d_mem\|memory~1379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1507 " "Latch d_mem:mips_d_mem\|memory~1507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1539 " "Latch d_mem:mips_d_mem\|memory~1539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1667 " "Latch d_mem:mips_d_mem\|memory~1667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1795 " "Latch d_mem:mips_d_mem\|memory~1795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776685 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1923 " "Latch d_mem:mips_d_mem\|memory~1923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1571 " "Latch d_mem:mips_d_mem\|memory~1571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1699 " "Latch d_mem:mips_d_mem\|memory~1699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1827 " "Latch d_mem:mips_d_mem\|memory~1827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1955 " "Latch d_mem:mips_d_mem\|memory~1955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1603 " "Latch d_mem:mips_d_mem\|memory~1603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1731 " "Latch d_mem:mips_d_mem\|memory~1731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1859 " "Latch d_mem:mips_d_mem\|memory~1859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776686 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1987 " "Latch d_mem:mips_d_mem\|memory~1987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1635 " "Latch d_mem:mips_d_mem\|memory~1635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1763 " "Latch d_mem:mips_d_mem\|memory~1763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1891 " "Latch d_mem:mips_d_mem\|memory~1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2019 " "Latch d_mem:mips_d_mem\|memory~2019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~4 " "Latch d_mem:mips_d_mem\|memory~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~516 " "Latch d_mem:mips_d_mem\|memory~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1028 " "Latch d_mem:mips_d_mem\|memory~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1540 " "Latch d_mem:mips_d_mem\|memory~1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~132 " "Latch d_mem:mips_d_mem\|memory~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~644 " "Latch d_mem:mips_d_mem\|memory~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776687 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1156 " "Latch d_mem:mips_d_mem\|memory~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1668 " "Latch d_mem:mips_d_mem\|memory~1668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~260 " "Latch d_mem:mips_d_mem\|memory~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~772 " "Latch d_mem:mips_d_mem\|memory~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1284 " "Latch d_mem:mips_d_mem\|memory~1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1796 " "Latch d_mem:mips_d_mem\|memory~1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~388 " "Latch d_mem:mips_d_mem\|memory~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~900 " "Latch d_mem:mips_d_mem\|memory~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1412 " "Latch d_mem:mips_d_mem\|memory~1412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1924 " "Latch d_mem:mips_d_mem\|memory~1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~36 " "Latch d_mem:mips_d_mem\|memory~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776688 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~548 " "Latch d_mem:mips_d_mem\|memory~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1060 " "Latch d_mem:mips_d_mem\|memory~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1572 " "Latch d_mem:mips_d_mem\|memory~1572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~164 " "Latch d_mem:mips_d_mem\|memory~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~676 " "Latch d_mem:mips_d_mem\|memory~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1188 " "Latch d_mem:mips_d_mem\|memory~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1700 " "Latch d_mem:mips_d_mem\|memory~1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~292 " "Latch d_mem:mips_d_mem\|memory~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~804 " "Latch d_mem:mips_d_mem\|memory~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1316 " "Latch d_mem:mips_d_mem\|memory~1316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1828 " "Latch d_mem:mips_d_mem\|memory~1828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~420 " "Latch d_mem:mips_d_mem\|memory~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776689 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~932 " "Latch d_mem:mips_d_mem\|memory~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1444 " "Latch d_mem:mips_d_mem\|memory~1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1956 " "Latch d_mem:mips_d_mem\|memory~1956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~68 " "Latch d_mem:mips_d_mem\|memory~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~580 " "Latch d_mem:mips_d_mem\|memory~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1092 " "Latch d_mem:mips_d_mem\|memory~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1604 " "Latch d_mem:mips_d_mem\|memory~1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~196 " "Latch d_mem:mips_d_mem\|memory~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~708 " "Latch d_mem:mips_d_mem\|memory~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1220 " "Latch d_mem:mips_d_mem\|memory~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1732 " "Latch d_mem:mips_d_mem\|memory~1732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776690 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~324 " "Latch d_mem:mips_d_mem\|memory~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~836 " "Latch d_mem:mips_d_mem\|memory~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1348 " "Latch d_mem:mips_d_mem\|memory~1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1860 " "Latch d_mem:mips_d_mem\|memory~1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~452 " "Latch d_mem:mips_d_mem\|memory~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~964 " "Latch d_mem:mips_d_mem\|memory~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1476 " "Latch d_mem:mips_d_mem\|memory~1476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1988 " "Latch d_mem:mips_d_mem\|memory~1988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~100 " "Latch d_mem:mips_d_mem\|memory~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~228 " "Latch d_mem:mips_d_mem\|memory~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~356 " "Latch d_mem:mips_d_mem\|memory~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776691 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~484 " "Latch d_mem:mips_d_mem\|memory~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~612 " "Latch d_mem:mips_d_mem\|memory~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~740 " "Latch d_mem:mips_d_mem\|memory~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~868 " "Latch d_mem:mips_d_mem\|memory~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~996 " "Latch d_mem:mips_d_mem\|memory~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1124 " "Latch d_mem:mips_d_mem\|memory~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1252 " "Latch d_mem:mips_d_mem\|memory~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1380 " "Latch d_mem:mips_d_mem\|memory~1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1508 " "Latch d_mem:mips_d_mem\|memory~1508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1636 " "Latch d_mem:mips_d_mem\|memory~1636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776692 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1764 " "Latch d_mem:mips_d_mem\|memory~1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1892 " "Latch d_mem:mips_d_mem\|memory~1892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2020 " "Latch d_mem:mips_d_mem\|memory~2020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~5 " "Latch d_mem:mips_d_mem\|memory~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~37 " "Latch d_mem:mips_d_mem\|memory~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~69 " "Latch d_mem:mips_d_mem\|memory~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~101 " "Latch d_mem:mips_d_mem\|memory~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~517 " "Latch d_mem:mips_d_mem\|memory~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~549 " "Latch d_mem:mips_d_mem\|memory~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~581 " "Latch d_mem:mips_d_mem\|memory~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~613 " "Latch d_mem:mips_d_mem\|memory~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776693 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1029 " "Latch d_mem:mips_d_mem\|memory~1029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1061 " "Latch d_mem:mips_d_mem\|memory~1061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1093 " "Latch d_mem:mips_d_mem\|memory~1093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1125 " "Latch d_mem:mips_d_mem\|memory~1125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1541 " "Latch d_mem:mips_d_mem\|memory~1541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1573 " "Latch d_mem:mips_d_mem\|memory~1573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1605 " "Latch d_mem:mips_d_mem\|memory~1605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1637 " "Latch d_mem:mips_d_mem\|memory~1637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~133 " "Latch d_mem:mips_d_mem\|memory~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~165 " "Latch d_mem:mips_d_mem\|memory~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~197 " "Latch d_mem:mips_d_mem\|memory~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776694 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~229 " "Latch d_mem:mips_d_mem\|memory~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~645 " "Latch d_mem:mips_d_mem\|memory~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~677 " "Latch d_mem:mips_d_mem\|memory~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~709 " "Latch d_mem:mips_d_mem\|memory~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~741 " "Latch d_mem:mips_d_mem\|memory~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1157 " "Latch d_mem:mips_d_mem\|memory~1157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1189 " "Latch d_mem:mips_d_mem\|memory~1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1221 " "Latch d_mem:mips_d_mem\|memory~1221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1253 " "Latch d_mem:mips_d_mem\|memory~1253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1669 " "Latch d_mem:mips_d_mem\|memory~1669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1701 " "Latch d_mem:mips_d_mem\|memory~1701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776695 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1733 " "Latch d_mem:mips_d_mem\|memory~1733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1765 " "Latch d_mem:mips_d_mem\|memory~1765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~261 " "Latch d_mem:mips_d_mem\|memory~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~293 " "Latch d_mem:mips_d_mem\|memory~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~325 " "Latch d_mem:mips_d_mem\|memory~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~357 " "Latch d_mem:mips_d_mem\|memory~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~773 " "Latch d_mem:mips_d_mem\|memory~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~805 " "Latch d_mem:mips_d_mem\|memory~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~837 " "Latch d_mem:mips_d_mem\|memory~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~869 " "Latch d_mem:mips_d_mem\|memory~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1285 " "Latch d_mem:mips_d_mem\|memory~1285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1317 " "Latch d_mem:mips_d_mem\|memory~1317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776696 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1349 " "Latch d_mem:mips_d_mem\|memory~1349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1381 " "Latch d_mem:mips_d_mem\|memory~1381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1797 " "Latch d_mem:mips_d_mem\|memory~1797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1829 " "Latch d_mem:mips_d_mem\|memory~1829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1861 " "Latch d_mem:mips_d_mem\|memory~1861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1893 " "Latch d_mem:mips_d_mem\|memory~1893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~389 " "Latch d_mem:mips_d_mem\|memory~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~901 " "Latch d_mem:mips_d_mem\|memory~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1413 " "Latch d_mem:mips_d_mem\|memory~1413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1925 " "Latch d_mem:mips_d_mem\|memory~1925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~421 " "Latch d_mem:mips_d_mem\|memory~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776697 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~933 " "Latch d_mem:mips_d_mem\|memory~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1445 " "Latch d_mem:mips_d_mem\|memory~1445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1957 " "Latch d_mem:mips_d_mem\|memory~1957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~453 " "Latch d_mem:mips_d_mem\|memory~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~965 " "Latch d_mem:mips_d_mem\|memory~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1477 " "Latch d_mem:mips_d_mem\|memory~1477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1989 " "Latch d_mem:mips_d_mem\|memory~1989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~485 " "Latch d_mem:mips_d_mem\|memory~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~997 " "Latch d_mem:mips_d_mem\|memory~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1509 " "Latch d_mem:mips_d_mem\|memory~1509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2021 " "Latch d_mem:mips_d_mem\|memory~2021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~6 " "Latch d_mem:mips_d_mem\|memory~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776698 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~134 " "Latch d_mem:mips_d_mem\|memory~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~262 " "Latch d_mem:mips_d_mem\|memory~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~390 " "Latch d_mem:mips_d_mem\|memory~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~38 " "Latch d_mem:mips_d_mem\|memory~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~166 " "Latch d_mem:mips_d_mem\|memory~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~294 " "Latch d_mem:mips_d_mem\|memory~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~422 " "Latch d_mem:mips_d_mem\|memory~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~70 " "Latch d_mem:mips_d_mem\|memory~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~198 " "Latch d_mem:mips_d_mem\|memory~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~326 " "Latch d_mem:mips_d_mem\|memory~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~454 " "Latch d_mem:mips_d_mem\|memory~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776699 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~102 " "Latch d_mem:mips_d_mem\|memory~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~230 " "Latch d_mem:mips_d_mem\|memory~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~358 " "Latch d_mem:mips_d_mem\|memory~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~486 " "Latch d_mem:mips_d_mem\|memory~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~518 " "Latch d_mem:mips_d_mem\|memory~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~646 " "Latch d_mem:mips_d_mem\|memory~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~774 " "Latch d_mem:mips_d_mem\|memory~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~902 " "Latch d_mem:mips_d_mem\|memory~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~550 " "Latch d_mem:mips_d_mem\|memory~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776700 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~678 " "Latch d_mem:mips_d_mem\|memory~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~806 " "Latch d_mem:mips_d_mem\|memory~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~934 " "Latch d_mem:mips_d_mem\|memory~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~582 " "Latch d_mem:mips_d_mem\|memory~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~710 " "Latch d_mem:mips_d_mem\|memory~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~838 " "Latch d_mem:mips_d_mem\|memory~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~966 " "Latch d_mem:mips_d_mem\|memory~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~614 " "Latch d_mem:mips_d_mem\|memory~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~742 " "Latch d_mem:mips_d_mem\|memory~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776701 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~870 " "Latch d_mem:mips_d_mem\|memory~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~998 " "Latch d_mem:mips_d_mem\|memory~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1030 " "Latch d_mem:mips_d_mem\|memory~1030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1062 " "Latch d_mem:mips_d_mem\|memory~1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1094 " "Latch d_mem:mips_d_mem\|memory~1094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1126 " "Latch d_mem:mips_d_mem\|memory~1126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1158 " "Latch d_mem:mips_d_mem\|memory~1158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1190 " "Latch d_mem:mips_d_mem\|memory~1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1222 " "Latch d_mem:mips_d_mem\|memory~1222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776702 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1254 " "Latch d_mem:mips_d_mem\|memory~1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1286 " "Latch d_mem:mips_d_mem\|memory~1286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1318 " "Latch d_mem:mips_d_mem\|memory~1318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1350 " "Latch d_mem:mips_d_mem\|memory~1350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1382 " "Latch d_mem:mips_d_mem\|memory~1382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1414 " "Latch d_mem:mips_d_mem\|memory~1414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1446 " "Latch d_mem:mips_d_mem\|memory~1446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1478 " "Latch d_mem:mips_d_mem\|memory~1478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1510 " "Latch d_mem:mips_d_mem\|memory~1510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1542 " "Latch d_mem:mips_d_mem\|memory~1542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1670 " "Latch d_mem:mips_d_mem\|memory~1670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1798 " "Latch d_mem:mips_d_mem\|memory~1798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776703 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1926 " "Latch d_mem:mips_d_mem\|memory~1926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1574 " "Latch d_mem:mips_d_mem\|memory~1574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1702 " "Latch d_mem:mips_d_mem\|memory~1702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1830 " "Latch d_mem:mips_d_mem\|memory~1830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1958 " "Latch d_mem:mips_d_mem\|memory~1958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1606 " "Latch d_mem:mips_d_mem\|memory~1606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1734 " "Latch d_mem:mips_d_mem\|memory~1734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1862 " "Latch d_mem:mips_d_mem\|memory~1862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1990 " "Latch d_mem:mips_d_mem\|memory~1990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1638 " "Latch d_mem:mips_d_mem\|memory~1638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1766 " "Latch d_mem:mips_d_mem\|memory~1766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776704 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1894 " "Latch d_mem:mips_d_mem\|memory~1894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2022 " "Latch d_mem:mips_d_mem\|memory~2022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~7 " "Latch d_mem:mips_d_mem\|memory~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~519 " "Latch d_mem:mips_d_mem\|memory~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1031 " "Latch d_mem:mips_d_mem\|memory~1031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1543 " "Latch d_mem:mips_d_mem\|memory~1543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~135 " "Latch d_mem:mips_d_mem\|memory~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~647 " "Latch d_mem:mips_d_mem\|memory~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1159 " "Latch d_mem:mips_d_mem\|memory~1159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1671 " "Latch d_mem:mips_d_mem\|memory~1671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~263 " "Latch d_mem:mips_d_mem\|memory~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~775 " "Latch d_mem:mips_d_mem\|memory~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776705 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1287 " "Latch d_mem:mips_d_mem\|memory~1287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1799 " "Latch d_mem:mips_d_mem\|memory~1799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~391 " "Latch d_mem:mips_d_mem\|memory~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~903 " "Latch d_mem:mips_d_mem\|memory~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1415 " "Latch d_mem:mips_d_mem\|memory~1415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1927 " "Latch d_mem:mips_d_mem\|memory~1927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~39 " "Latch d_mem:mips_d_mem\|memory~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~551 " "Latch d_mem:mips_d_mem\|memory~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1063 " "Latch d_mem:mips_d_mem\|memory~1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1575 " "Latch d_mem:mips_d_mem\|memory~1575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~167 " "Latch d_mem:mips_d_mem\|memory~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776706 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~679 " "Latch d_mem:mips_d_mem\|memory~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1191 " "Latch d_mem:mips_d_mem\|memory~1191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1703 " "Latch d_mem:mips_d_mem\|memory~1703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~295 " "Latch d_mem:mips_d_mem\|memory~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~807 " "Latch d_mem:mips_d_mem\|memory~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1319 " "Latch d_mem:mips_d_mem\|memory~1319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1831 " "Latch d_mem:mips_d_mem\|memory~1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~423 " "Latch d_mem:mips_d_mem\|memory~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~935 " "Latch d_mem:mips_d_mem\|memory~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1447 " "Latch d_mem:mips_d_mem\|memory~1447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1959 " "Latch d_mem:mips_d_mem\|memory~1959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776707 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~71 " "Latch d_mem:mips_d_mem\|memory~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~583 " "Latch d_mem:mips_d_mem\|memory~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1095 " "Latch d_mem:mips_d_mem\|memory~1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1607 " "Latch d_mem:mips_d_mem\|memory~1607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~199 " "Latch d_mem:mips_d_mem\|memory~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~711 " "Latch d_mem:mips_d_mem\|memory~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1223 " "Latch d_mem:mips_d_mem\|memory~1223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1735 " "Latch d_mem:mips_d_mem\|memory~1735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~327 " "Latch d_mem:mips_d_mem\|memory~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~839 " "Latch d_mem:mips_d_mem\|memory~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1351 " "Latch d_mem:mips_d_mem\|memory~1351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776708 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1863 " "Latch d_mem:mips_d_mem\|memory~1863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~455 " "Latch d_mem:mips_d_mem\|memory~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~967 " "Latch d_mem:mips_d_mem\|memory~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1479 " "Latch d_mem:mips_d_mem\|memory~1479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1991 " "Latch d_mem:mips_d_mem\|memory~1991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~103 " "Latch d_mem:mips_d_mem\|memory~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~231 " "Latch d_mem:mips_d_mem\|memory~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~359 " "Latch d_mem:mips_d_mem\|memory~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~487 " "Latch d_mem:mips_d_mem\|memory~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~615 " "Latch d_mem:mips_d_mem\|memory~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~743 " "Latch d_mem:mips_d_mem\|memory~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~871 " "Latch d_mem:mips_d_mem\|memory~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776709 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~999 " "Latch d_mem:mips_d_mem\|memory~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1127 " "Latch d_mem:mips_d_mem\|memory~1127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1255 " "Latch d_mem:mips_d_mem\|memory~1255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1383 " "Latch d_mem:mips_d_mem\|memory~1383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1511 " "Latch d_mem:mips_d_mem\|memory~1511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1639 " "Latch d_mem:mips_d_mem\|memory~1639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1767 " "Latch d_mem:mips_d_mem\|memory~1767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1895 " "Latch d_mem:mips_d_mem\|memory~1895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2023 " "Latch d_mem:mips_d_mem\|memory~2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~8 " "Latch d_mem:mips_d_mem\|memory~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776710 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~40 " "Latch d_mem:mips_d_mem\|memory~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~72 " "Latch d_mem:mips_d_mem\|memory~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~104 " "Latch d_mem:mips_d_mem\|memory~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~520 " "Latch d_mem:mips_d_mem\|memory~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~552 " "Latch d_mem:mips_d_mem\|memory~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~584 " "Latch d_mem:mips_d_mem\|memory~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~616 " "Latch d_mem:mips_d_mem\|memory~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1032 " "Latch d_mem:mips_d_mem\|memory~1032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1064 " "Latch d_mem:mips_d_mem\|memory~1064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1096 " "Latch d_mem:mips_d_mem\|memory~1096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1128 " "Latch d_mem:mips_d_mem\|memory~1128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776711 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1544 " "Latch d_mem:mips_d_mem\|memory~1544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1576 " "Latch d_mem:mips_d_mem\|memory~1576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1608 " "Latch d_mem:mips_d_mem\|memory~1608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1640 " "Latch d_mem:mips_d_mem\|memory~1640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~136 " "Latch d_mem:mips_d_mem\|memory~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~168 " "Latch d_mem:mips_d_mem\|memory~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~200 " "Latch d_mem:mips_d_mem\|memory~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~232 " "Latch d_mem:mips_d_mem\|memory~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~648 " "Latch d_mem:mips_d_mem\|memory~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~680 " "Latch d_mem:mips_d_mem\|memory~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~712 " "Latch d_mem:mips_d_mem\|memory~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776712 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~744 " "Latch d_mem:mips_d_mem\|memory~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1160 " "Latch d_mem:mips_d_mem\|memory~1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1192 " "Latch d_mem:mips_d_mem\|memory~1192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1224 " "Latch d_mem:mips_d_mem\|memory~1224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1256 " "Latch d_mem:mips_d_mem\|memory~1256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1672 " "Latch d_mem:mips_d_mem\|memory~1672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1704 " "Latch d_mem:mips_d_mem\|memory~1704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1736 " "Latch d_mem:mips_d_mem\|memory~1736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1768 " "Latch d_mem:mips_d_mem\|memory~1768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~264 " "Latch d_mem:mips_d_mem\|memory~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~296 " "Latch d_mem:mips_d_mem\|memory~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~328 " "Latch d_mem:mips_d_mem\|memory~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776713 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~360 " "Latch d_mem:mips_d_mem\|memory~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~776 " "Latch d_mem:mips_d_mem\|memory~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~808 " "Latch d_mem:mips_d_mem\|memory~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~840 " "Latch d_mem:mips_d_mem\|memory~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~872 " "Latch d_mem:mips_d_mem\|memory~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1288 " "Latch d_mem:mips_d_mem\|memory~1288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1320 " "Latch d_mem:mips_d_mem\|memory~1320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1352 " "Latch d_mem:mips_d_mem\|memory~1352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1384 " "Latch d_mem:mips_d_mem\|memory~1384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1800 " "Latch d_mem:mips_d_mem\|memory~1800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1832 " "Latch d_mem:mips_d_mem\|memory~1832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776714 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1864 " "Latch d_mem:mips_d_mem\|memory~1864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1896 " "Latch d_mem:mips_d_mem\|memory~1896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~392 " "Latch d_mem:mips_d_mem\|memory~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~904 " "Latch d_mem:mips_d_mem\|memory~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1416 " "Latch d_mem:mips_d_mem\|memory~1416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1928 " "Latch d_mem:mips_d_mem\|memory~1928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~424 " "Latch d_mem:mips_d_mem\|memory~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~936 " "Latch d_mem:mips_d_mem\|memory~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1448 " "Latch d_mem:mips_d_mem\|memory~1448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1960 " "Latch d_mem:mips_d_mem\|memory~1960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~456 " "Latch d_mem:mips_d_mem\|memory~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776715 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~968 " "Latch d_mem:mips_d_mem\|memory~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1480 " "Latch d_mem:mips_d_mem\|memory~1480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1992 " "Latch d_mem:mips_d_mem\|memory~1992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~488 " "Latch d_mem:mips_d_mem\|memory~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1000 " "Latch d_mem:mips_d_mem\|memory~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1512 " "Latch d_mem:mips_d_mem\|memory~1512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2024 " "Latch d_mem:mips_d_mem\|memory~2024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~9 " "Latch d_mem:mips_d_mem\|memory~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~137 " "Latch d_mem:mips_d_mem\|memory~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776716 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~265 " "Latch d_mem:mips_d_mem\|memory~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~393 " "Latch d_mem:mips_d_mem\|memory~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~41 " "Latch d_mem:mips_d_mem\|memory~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~169 " "Latch d_mem:mips_d_mem\|memory~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~297 " "Latch d_mem:mips_d_mem\|memory~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~425 " "Latch d_mem:mips_d_mem\|memory~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~73 " "Latch d_mem:mips_d_mem\|memory~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~201 " "Latch d_mem:mips_d_mem\|memory~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~329 " "Latch d_mem:mips_d_mem\|memory~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~457 " "Latch d_mem:mips_d_mem\|memory~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~105 " "Latch d_mem:mips_d_mem\|memory~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776717 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~233 " "Latch d_mem:mips_d_mem\|memory~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~361 " "Latch d_mem:mips_d_mem\|memory~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~489 " "Latch d_mem:mips_d_mem\|memory~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~521 " "Latch d_mem:mips_d_mem\|memory~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~649 " "Latch d_mem:mips_d_mem\|memory~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~777 " "Latch d_mem:mips_d_mem\|memory~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~905 " "Latch d_mem:mips_d_mem\|memory~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~553 " "Latch d_mem:mips_d_mem\|memory~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~681 " "Latch d_mem:mips_d_mem\|memory~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~809 " "Latch d_mem:mips_d_mem\|memory~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~937 " "Latch d_mem:mips_d_mem\|memory~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776718 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~585 " "Latch d_mem:mips_d_mem\|memory~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~713 " "Latch d_mem:mips_d_mem\|memory~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~841 " "Latch d_mem:mips_d_mem\|memory~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~969 " "Latch d_mem:mips_d_mem\|memory~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~617 " "Latch d_mem:mips_d_mem\|memory~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~745 " "Latch d_mem:mips_d_mem\|memory~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~873 " "Latch d_mem:mips_d_mem\|memory~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1001 " "Latch d_mem:mips_d_mem\|memory~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1033 " "Latch d_mem:mips_d_mem\|memory~1033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1065 " "Latch d_mem:mips_d_mem\|memory~1065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1097 " "Latch d_mem:mips_d_mem\|memory~1097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1129 " "Latch d_mem:mips_d_mem\|memory~1129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776719 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1161 " "Latch d_mem:mips_d_mem\|memory~1161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1193 " "Latch d_mem:mips_d_mem\|memory~1193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1225 " "Latch d_mem:mips_d_mem\|memory~1225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1257 " "Latch d_mem:mips_d_mem\|memory~1257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1289 " "Latch d_mem:mips_d_mem\|memory~1289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1321 " "Latch d_mem:mips_d_mem\|memory~1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1353 " "Latch d_mem:mips_d_mem\|memory~1353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1385 " "Latch d_mem:mips_d_mem\|memory~1385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1417 " "Latch d_mem:mips_d_mem\|memory~1417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1449 " "Latch d_mem:mips_d_mem\|memory~1449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776720 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1481 " "Latch d_mem:mips_d_mem\|memory~1481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1513 " "Latch d_mem:mips_d_mem\|memory~1513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1545 " "Latch d_mem:mips_d_mem\|memory~1545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1673 " "Latch d_mem:mips_d_mem\|memory~1673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1801 " "Latch d_mem:mips_d_mem\|memory~1801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1929 " "Latch d_mem:mips_d_mem\|memory~1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1577 " "Latch d_mem:mips_d_mem\|memory~1577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1705 " "Latch d_mem:mips_d_mem\|memory~1705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1833 " "Latch d_mem:mips_d_mem\|memory~1833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1961 " "Latch d_mem:mips_d_mem\|memory~1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1609 " "Latch d_mem:mips_d_mem\|memory~1609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1737 " "Latch d_mem:mips_d_mem\|memory~1737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776721 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1865 " "Latch d_mem:mips_d_mem\|memory~1865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1993 " "Latch d_mem:mips_d_mem\|memory~1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1641 " "Latch d_mem:mips_d_mem\|memory~1641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1769 " "Latch d_mem:mips_d_mem\|memory~1769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1897 " "Latch d_mem:mips_d_mem\|memory~1897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2025 " "Latch d_mem:mips_d_mem\|memory~2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~10 " "Latch d_mem:mips_d_mem\|memory~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~522 " "Latch d_mem:mips_d_mem\|memory~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1034 " "Latch d_mem:mips_d_mem\|memory~1034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1546 " "Latch d_mem:mips_d_mem\|memory~1546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~138 " "Latch d_mem:mips_d_mem\|memory~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776722 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~650 " "Latch d_mem:mips_d_mem\|memory~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1162 " "Latch d_mem:mips_d_mem\|memory~1162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1674 " "Latch d_mem:mips_d_mem\|memory~1674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~266 " "Latch d_mem:mips_d_mem\|memory~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~778 " "Latch d_mem:mips_d_mem\|memory~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1290 " "Latch d_mem:mips_d_mem\|memory~1290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1802 " "Latch d_mem:mips_d_mem\|memory~1802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~394 " "Latch d_mem:mips_d_mem\|memory~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~906 " "Latch d_mem:mips_d_mem\|memory~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1418 " "Latch d_mem:mips_d_mem\|memory~1418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776723 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1930 " "Latch d_mem:mips_d_mem\|memory~1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~42 " "Latch d_mem:mips_d_mem\|memory~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~554 " "Latch d_mem:mips_d_mem\|memory~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1066 " "Latch d_mem:mips_d_mem\|memory~1066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1578 " "Latch d_mem:mips_d_mem\|memory~1578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~170 " "Latch d_mem:mips_d_mem\|memory~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~682 " "Latch d_mem:mips_d_mem\|memory~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1194 " "Latch d_mem:mips_d_mem\|memory~1194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1706 " "Latch d_mem:mips_d_mem\|memory~1706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~298 " "Latch d_mem:mips_d_mem\|memory~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~810 " "Latch d_mem:mips_d_mem\|memory~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776724 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1322 " "Latch d_mem:mips_d_mem\|memory~1322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1834 " "Latch d_mem:mips_d_mem\|memory~1834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~426 " "Latch d_mem:mips_d_mem\|memory~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~938 " "Latch d_mem:mips_d_mem\|memory~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1450 " "Latch d_mem:mips_d_mem\|memory~1450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1962 " "Latch d_mem:mips_d_mem\|memory~1962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~74 " "Latch d_mem:mips_d_mem\|memory~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~586 " "Latch d_mem:mips_d_mem\|memory~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1098 " "Latch d_mem:mips_d_mem\|memory~1098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1610 " "Latch d_mem:mips_d_mem\|memory~1610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776725 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~202 " "Latch d_mem:mips_d_mem\|memory~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~714 " "Latch d_mem:mips_d_mem\|memory~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1226 " "Latch d_mem:mips_d_mem\|memory~1226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1738 " "Latch d_mem:mips_d_mem\|memory~1738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~330 " "Latch d_mem:mips_d_mem\|memory~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~842 " "Latch d_mem:mips_d_mem\|memory~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1354 " "Latch d_mem:mips_d_mem\|memory~1354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1866 " "Latch d_mem:mips_d_mem\|memory~1866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~458 " "Latch d_mem:mips_d_mem\|memory~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776726 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~970 " "Latch d_mem:mips_d_mem\|memory~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1482 " "Latch d_mem:mips_d_mem\|memory~1482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1994 " "Latch d_mem:mips_d_mem\|memory~1994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~106 " "Latch d_mem:mips_d_mem\|memory~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~234 " "Latch d_mem:mips_d_mem\|memory~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~362 " "Latch d_mem:mips_d_mem\|memory~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~490 " "Latch d_mem:mips_d_mem\|memory~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~618 " "Latch d_mem:mips_d_mem\|memory~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~746 " "Latch d_mem:mips_d_mem\|memory~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~874 " "Latch d_mem:mips_d_mem\|memory~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1002 " "Latch d_mem:mips_d_mem\|memory~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776727 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1130 " "Latch d_mem:mips_d_mem\|memory~1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1258 " "Latch d_mem:mips_d_mem\|memory~1258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1386 " "Latch d_mem:mips_d_mem\|memory~1386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1514 " "Latch d_mem:mips_d_mem\|memory~1514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1642 " "Latch d_mem:mips_d_mem\|memory~1642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1770 " "Latch d_mem:mips_d_mem\|memory~1770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1898 " "Latch d_mem:mips_d_mem\|memory~1898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2026 " "Latch d_mem:mips_d_mem\|memory~2026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~11 " "Latch d_mem:mips_d_mem\|memory~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776728 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~43 " "Latch d_mem:mips_d_mem\|memory~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~75 " "Latch d_mem:mips_d_mem\|memory~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~107 " "Latch d_mem:mips_d_mem\|memory~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~523 " "Latch d_mem:mips_d_mem\|memory~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~555 " "Latch d_mem:mips_d_mem\|memory~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~587 " "Latch d_mem:mips_d_mem\|memory~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~619 " "Latch d_mem:mips_d_mem\|memory~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1035 " "Latch d_mem:mips_d_mem\|memory~1035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1067 " "Latch d_mem:mips_d_mem\|memory~1067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1099 " "Latch d_mem:mips_d_mem\|memory~1099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1131 " "Latch d_mem:mips_d_mem\|memory~1131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776729 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1547 " "Latch d_mem:mips_d_mem\|memory~1547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1579 " "Latch d_mem:mips_d_mem\|memory~1579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1611 " "Latch d_mem:mips_d_mem\|memory~1611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1643 " "Latch d_mem:mips_d_mem\|memory~1643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~139 " "Latch d_mem:mips_d_mem\|memory~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~171 " "Latch d_mem:mips_d_mem\|memory~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~203 " "Latch d_mem:mips_d_mem\|memory~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~235 " "Latch d_mem:mips_d_mem\|memory~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~651 " "Latch d_mem:mips_d_mem\|memory~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~683 " "Latch d_mem:mips_d_mem\|memory~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~715 " "Latch d_mem:mips_d_mem\|memory~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776730 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~747 " "Latch d_mem:mips_d_mem\|memory~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1163 " "Latch d_mem:mips_d_mem\|memory~1163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1195 " "Latch d_mem:mips_d_mem\|memory~1195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1227 " "Latch d_mem:mips_d_mem\|memory~1227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1259 " "Latch d_mem:mips_d_mem\|memory~1259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1675 " "Latch d_mem:mips_d_mem\|memory~1675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1707 " "Latch d_mem:mips_d_mem\|memory~1707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1739 " "Latch d_mem:mips_d_mem\|memory~1739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1771 " "Latch d_mem:mips_d_mem\|memory~1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~267 " "Latch d_mem:mips_d_mem\|memory~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~299 " "Latch d_mem:mips_d_mem\|memory~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776731 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~331 " "Latch d_mem:mips_d_mem\|memory~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~363 " "Latch d_mem:mips_d_mem\|memory~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~779 " "Latch d_mem:mips_d_mem\|memory~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~811 " "Latch d_mem:mips_d_mem\|memory~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~843 " "Latch d_mem:mips_d_mem\|memory~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~875 " "Latch d_mem:mips_d_mem\|memory~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1291 " "Latch d_mem:mips_d_mem\|memory~1291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1323 " "Latch d_mem:mips_d_mem\|memory~1323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1355 " "Latch d_mem:mips_d_mem\|memory~1355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1387 " "Latch d_mem:mips_d_mem\|memory~1387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776732 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1803 " "Latch d_mem:mips_d_mem\|memory~1803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1835 " "Latch d_mem:mips_d_mem\|memory~1835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1867 " "Latch d_mem:mips_d_mem\|memory~1867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1899 " "Latch d_mem:mips_d_mem\|memory~1899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~395 " "Latch d_mem:mips_d_mem\|memory~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~907 " "Latch d_mem:mips_d_mem\|memory~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1419 " "Latch d_mem:mips_d_mem\|memory~1419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1931 " "Latch d_mem:mips_d_mem\|memory~1931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~427 " "Latch d_mem:mips_d_mem\|memory~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776733 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~939 " "Latch d_mem:mips_d_mem\|memory~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1451 " "Latch d_mem:mips_d_mem\|memory~1451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1963 " "Latch d_mem:mips_d_mem\|memory~1963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~459 " "Latch d_mem:mips_d_mem\|memory~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~971 " "Latch d_mem:mips_d_mem\|memory~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1483 " "Latch d_mem:mips_d_mem\|memory~1483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1995 " "Latch d_mem:mips_d_mem\|memory~1995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776734 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~491 " "Latch d_mem:mips_d_mem\|memory~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1003 " "Latch d_mem:mips_d_mem\|memory~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1515 " "Latch d_mem:mips_d_mem\|memory~1515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2027 " "Latch d_mem:mips_d_mem\|memory~2027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~12 " "Latch d_mem:mips_d_mem\|memory~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~140 " "Latch d_mem:mips_d_mem\|memory~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~268 " "Latch d_mem:mips_d_mem\|memory~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~396 " "Latch d_mem:mips_d_mem\|memory~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776735 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~44 " "Latch d_mem:mips_d_mem\|memory~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~172 " "Latch d_mem:mips_d_mem\|memory~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~300 " "Latch d_mem:mips_d_mem\|memory~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~428 " "Latch d_mem:mips_d_mem\|memory~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~76 " "Latch d_mem:mips_d_mem\|memory~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~204 " "Latch d_mem:mips_d_mem\|memory~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~332 " "Latch d_mem:mips_d_mem\|memory~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~460 " "Latch d_mem:mips_d_mem\|memory~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776736 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~108 " "Latch d_mem:mips_d_mem\|memory~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~236 " "Latch d_mem:mips_d_mem\|memory~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~364 " "Latch d_mem:mips_d_mem\|memory~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~492 " "Latch d_mem:mips_d_mem\|memory~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~524 " "Latch d_mem:mips_d_mem\|memory~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~652 " "Latch d_mem:mips_d_mem\|memory~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~780 " "Latch d_mem:mips_d_mem\|memory~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~908 " "Latch d_mem:mips_d_mem\|memory~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~556 " "Latch d_mem:mips_d_mem\|memory~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776737 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~684 " "Latch d_mem:mips_d_mem\|memory~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~812 " "Latch d_mem:mips_d_mem\|memory~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~940 " "Latch d_mem:mips_d_mem\|memory~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~588 " "Latch d_mem:mips_d_mem\|memory~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~716 " "Latch d_mem:mips_d_mem\|memory~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~844 " "Latch d_mem:mips_d_mem\|memory~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~972 " "Latch d_mem:mips_d_mem\|memory~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~620 " "Latch d_mem:mips_d_mem\|memory~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~748 " "Latch d_mem:mips_d_mem\|memory~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776738 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~876 " "Latch d_mem:mips_d_mem\|memory~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1004 " "Latch d_mem:mips_d_mem\|memory~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1036 " "Latch d_mem:mips_d_mem\|memory~1036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1068 " "Latch d_mem:mips_d_mem\|memory~1068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1100 " "Latch d_mem:mips_d_mem\|memory~1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1132 " "Latch d_mem:mips_d_mem\|memory~1132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1164 " "Latch d_mem:mips_d_mem\|memory~1164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1196 " "Latch d_mem:mips_d_mem\|memory~1196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1228 " "Latch d_mem:mips_d_mem\|memory~1228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1260 " "Latch d_mem:mips_d_mem\|memory~1260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776739 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1292 " "Latch d_mem:mips_d_mem\|memory~1292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1324 " "Latch d_mem:mips_d_mem\|memory~1324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1356 " "Latch d_mem:mips_d_mem\|memory~1356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1388 " "Latch d_mem:mips_d_mem\|memory~1388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1420 " "Latch d_mem:mips_d_mem\|memory~1420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1452 " "Latch d_mem:mips_d_mem\|memory~1452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1484 " "Latch d_mem:mips_d_mem\|memory~1484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1516 " "Latch d_mem:mips_d_mem\|memory~1516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1548 " "Latch d_mem:mips_d_mem\|memory~1548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1676 " "Latch d_mem:mips_d_mem\|memory~1676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1804 " "Latch d_mem:mips_d_mem\|memory~1804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776740 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1932 " "Latch d_mem:mips_d_mem\|memory~1932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1580 " "Latch d_mem:mips_d_mem\|memory~1580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1708 " "Latch d_mem:mips_d_mem\|memory~1708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1836 " "Latch d_mem:mips_d_mem\|memory~1836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1964 " "Latch d_mem:mips_d_mem\|memory~1964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1612 " "Latch d_mem:mips_d_mem\|memory~1612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1740 " "Latch d_mem:mips_d_mem\|memory~1740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1868 " "Latch d_mem:mips_d_mem\|memory~1868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1996 " "Latch d_mem:mips_d_mem\|memory~1996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776741 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1644 " "Latch d_mem:mips_d_mem\|memory~1644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1772 " "Latch d_mem:mips_d_mem\|memory~1772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1900 " "Latch d_mem:mips_d_mem\|memory~1900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2028 " "Latch d_mem:mips_d_mem\|memory~2028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~13 " "Latch d_mem:mips_d_mem\|memory~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~525 " "Latch d_mem:mips_d_mem\|memory~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1037 " "Latch d_mem:mips_d_mem\|memory~1037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1549 " "Latch d_mem:mips_d_mem\|memory~1549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~141 " "Latch d_mem:mips_d_mem\|memory~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~653 " "Latch d_mem:mips_d_mem\|memory~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1165 " "Latch d_mem:mips_d_mem\|memory~1165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776742 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1677 " "Latch d_mem:mips_d_mem\|memory~1677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~269 " "Latch d_mem:mips_d_mem\|memory~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~781 " "Latch d_mem:mips_d_mem\|memory~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1293 " "Latch d_mem:mips_d_mem\|memory~1293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1805 " "Latch d_mem:mips_d_mem\|memory~1805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~397 " "Latch d_mem:mips_d_mem\|memory~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~909 " "Latch d_mem:mips_d_mem\|memory~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1421 " "Latch d_mem:mips_d_mem\|memory~1421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1933 " "Latch d_mem:mips_d_mem\|memory~1933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776743 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~45 " "Latch d_mem:mips_d_mem\|memory~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~557 " "Latch d_mem:mips_d_mem\|memory~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1069 " "Latch d_mem:mips_d_mem\|memory~1069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1581 " "Latch d_mem:mips_d_mem\|memory~1581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~173 " "Latch d_mem:mips_d_mem\|memory~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~685 " "Latch d_mem:mips_d_mem\|memory~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1197 " "Latch d_mem:mips_d_mem\|memory~1197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1709 " "Latch d_mem:mips_d_mem\|memory~1709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~301 " "Latch d_mem:mips_d_mem\|memory~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~813 " "Latch d_mem:mips_d_mem\|memory~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1325 " "Latch d_mem:mips_d_mem\|memory~1325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776744 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1837 " "Latch d_mem:mips_d_mem\|memory~1837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~429 " "Latch d_mem:mips_d_mem\|memory~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~941 " "Latch d_mem:mips_d_mem\|memory~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1453 " "Latch d_mem:mips_d_mem\|memory~1453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1965 " "Latch d_mem:mips_d_mem\|memory~1965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~77 " "Latch d_mem:mips_d_mem\|memory~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~589 " "Latch d_mem:mips_d_mem\|memory~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1101 " "Latch d_mem:mips_d_mem\|memory~1101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1613 " "Latch d_mem:mips_d_mem\|memory~1613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~205 " "Latch d_mem:mips_d_mem\|memory~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~717 " "Latch d_mem:mips_d_mem\|memory~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776745 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1229 " "Latch d_mem:mips_d_mem\|memory~1229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1741 " "Latch d_mem:mips_d_mem\|memory~1741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~333 " "Latch d_mem:mips_d_mem\|memory~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~845 " "Latch d_mem:mips_d_mem\|memory~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1357 " "Latch d_mem:mips_d_mem\|memory~1357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1869 " "Latch d_mem:mips_d_mem\|memory~1869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~461 " "Latch d_mem:mips_d_mem\|memory~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~973 " "Latch d_mem:mips_d_mem\|memory~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1485 " "Latch d_mem:mips_d_mem\|memory~1485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1997 " "Latch d_mem:mips_d_mem\|memory~1997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~109 " "Latch d_mem:mips_d_mem\|memory~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776746 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~237 " "Latch d_mem:mips_d_mem\|memory~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~365 " "Latch d_mem:mips_d_mem\|memory~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~493 " "Latch d_mem:mips_d_mem\|memory~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~621 " "Latch d_mem:mips_d_mem\|memory~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~749 " "Latch d_mem:mips_d_mem\|memory~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~877 " "Latch d_mem:mips_d_mem\|memory~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1005 " "Latch d_mem:mips_d_mem\|memory~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776747 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1133 " "Latch d_mem:mips_d_mem\|memory~1133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1261 " "Latch d_mem:mips_d_mem\|memory~1261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1389 " "Latch d_mem:mips_d_mem\|memory~1389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1517 " "Latch d_mem:mips_d_mem\|memory~1517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1645 " "Latch d_mem:mips_d_mem\|memory~1645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1773 " "Latch d_mem:mips_d_mem\|memory~1773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1901 " "Latch d_mem:mips_d_mem\|memory~1901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776748 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2029 " "Latch d_mem:mips_d_mem\|memory~2029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~14 " "Latch d_mem:mips_d_mem\|memory~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~46 " "Latch d_mem:mips_d_mem\|memory~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~78 " "Latch d_mem:mips_d_mem\|memory~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~110 " "Latch d_mem:mips_d_mem\|memory~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~526 " "Latch d_mem:mips_d_mem\|memory~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~558 " "Latch d_mem:mips_d_mem\|memory~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776749 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~590 " "Latch d_mem:mips_d_mem\|memory~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~622 " "Latch d_mem:mips_d_mem\|memory~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1038 " "Latch d_mem:mips_d_mem\|memory~1038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1070 " "Latch d_mem:mips_d_mem\|memory~1070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1102 " "Latch d_mem:mips_d_mem\|memory~1102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1134 " "Latch d_mem:mips_d_mem\|memory~1134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1550 " "Latch d_mem:mips_d_mem\|memory~1550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1582 " "Latch d_mem:mips_d_mem\|memory~1582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1614 " "Latch d_mem:mips_d_mem\|memory~1614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1646 " "Latch d_mem:mips_d_mem\|memory~1646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776750 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~142 " "Latch d_mem:mips_d_mem\|memory~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~174 " "Latch d_mem:mips_d_mem\|memory~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~206 " "Latch d_mem:mips_d_mem\|memory~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~238 " "Latch d_mem:mips_d_mem\|memory~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~654 " "Latch d_mem:mips_d_mem\|memory~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~686 " "Latch d_mem:mips_d_mem\|memory~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~718 " "Latch d_mem:mips_d_mem\|memory~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~750 " "Latch d_mem:mips_d_mem\|memory~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1166 " "Latch d_mem:mips_d_mem\|memory~1166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1198 " "Latch d_mem:mips_d_mem\|memory~1198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776751 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1230 " "Latch d_mem:mips_d_mem\|memory~1230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1262 " "Latch d_mem:mips_d_mem\|memory~1262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1678 " "Latch d_mem:mips_d_mem\|memory~1678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1710 " "Latch d_mem:mips_d_mem\|memory~1710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1742 " "Latch d_mem:mips_d_mem\|memory~1742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1774 " "Latch d_mem:mips_d_mem\|memory~1774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~270 " "Latch d_mem:mips_d_mem\|memory~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~302 " "Latch d_mem:mips_d_mem\|memory~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~334 " "Latch d_mem:mips_d_mem\|memory~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~366 " "Latch d_mem:mips_d_mem\|memory~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~782 " "Latch d_mem:mips_d_mem\|memory~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776752 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~814 " "Latch d_mem:mips_d_mem\|memory~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~846 " "Latch d_mem:mips_d_mem\|memory~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~878 " "Latch d_mem:mips_d_mem\|memory~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1294 " "Latch d_mem:mips_d_mem\|memory~1294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1326 " "Latch d_mem:mips_d_mem\|memory~1326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1358 " "Latch d_mem:mips_d_mem\|memory~1358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1390 " "Latch d_mem:mips_d_mem\|memory~1390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1806 " "Latch d_mem:mips_d_mem\|memory~1806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1838 " "Latch d_mem:mips_d_mem\|memory~1838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1870 " "Latch d_mem:mips_d_mem\|memory~1870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1902 " "Latch d_mem:mips_d_mem\|memory~1902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776753 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~398 " "Latch d_mem:mips_d_mem\|memory~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~910 " "Latch d_mem:mips_d_mem\|memory~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1422 " "Latch d_mem:mips_d_mem\|memory~1422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1934 " "Latch d_mem:mips_d_mem\|memory~1934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~430 " "Latch d_mem:mips_d_mem\|memory~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~942 " "Latch d_mem:mips_d_mem\|memory~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1454 " "Latch d_mem:mips_d_mem\|memory~1454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1966 " "Latch d_mem:mips_d_mem\|memory~1966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~462 " "Latch d_mem:mips_d_mem\|memory~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~974 " "Latch d_mem:mips_d_mem\|memory~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776754 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1486 " "Latch d_mem:mips_d_mem\|memory~1486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1998 " "Latch d_mem:mips_d_mem\|memory~1998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~494 " "Latch d_mem:mips_d_mem\|memory~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1006 " "Latch d_mem:mips_d_mem\|memory~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1518 " "Latch d_mem:mips_d_mem\|memory~1518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2030 " "Latch d_mem:mips_d_mem\|memory~2030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~15 " "Latch d_mem:mips_d_mem\|memory~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776755 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~143 " "Latch d_mem:mips_d_mem\|memory~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~271 " "Latch d_mem:mips_d_mem\|memory~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~399 " "Latch d_mem:mips_d_mem\|memory~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~47 " "Latch d_mem:mips_d_mem\|memory~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~175 " "Latch d_mem:mips_d_mem\|memory~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~303 " "Latch d_mem:mips_d_mem\|memory~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~431 " "Latch d_mem:mips_d_mem\|memory~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776756 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~79 " "Latch d_mem:mips_d_mem\|memory~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~207 " "Latch d_mem:mips_d_mem\|memory~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~335 " "Latch d_mem:mips_d_mem\|memory~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~463 " "Latch d_mem:mips_d_mem\|memory~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~111 " "Latch d_mem:mips_d_mem\|memory~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~239 " "Latch d_mem:mips_d_mem\|memory~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~367 " "Latch d_mem:mips_d_mem\|memory~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~495 " "Latch d_mem:mips_d_mem\|memory~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~527 " "Latch d_mem:mips_d_mem\|memory~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~655 " "Latch d_mem:mips_d_mem\|memory~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~783 " "Latch d_mem:mips_d_mem\|memory~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776757 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~911 " "Latch d_mem:mips_d_mem\|memory~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~559 " "Latch d_mem:mips_d_mem\|memory~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~687 " "Latch d_mem:mips_d_mem\|memory~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~815 " "Latch d_mem:mips_d_mem\|memory~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~943 " "Latch d_mem:mips_d_mem\|memory~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~591 " "Latch d_mem:mips_d_mem\|memory~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~719 " "Latch d_mem:mips_d_mem\|memory~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~847 " "Latch d_mem:mips_d_mem\|memory~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~975 " "Latch d_mem:mips_d_mem\|memory~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776758 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~623 " "Latch d_mem:mips_d_mem\|memory~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~751 " "Latch d_mem:mips_d_mem\|memory~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~879 " "Latch d_mem:mips_d_mem\|memory~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1007 " "Latch d_mem:mips_d_mem\|memory~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1039 " "Latch d_mem:mips_d_mem\|memory~1039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1071 " "Latch d_mem:mips_d_mem\|memory~1071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1103 " "Latch d_mem:mips_d_mem\|memory~1103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1135 " "Latch d_mem:mips_d_mem\|memory~1135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1167 " "Latch d_mem:mips_d_mem\|memory~1167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776759 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1199 " "Latch d_mem:mips_d_mem\|memory~1199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1231 " "Latch d_mem:mips_d_mem\|memory~1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1263 " "Latch d_mem:mips_d_mem\|memory~1263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1295 " "Latch d_mem:mips_d_mem\|memory~1295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1327 " "Latch d_mem:mips_d_mem\|memory~1327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1359 " "Latch d_mem:mips_d_mem\|memory~1359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1391 " "Latch d_mem:mips_d_mem\|memory~1391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1423 " "Latch d_mem:mips_d_mem\|memory~1423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776760 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1455 " "Latch d_mem:mips_d_mem\|memory~1455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1487 " "Latch d_mem:mips_d_mem\|memory~1487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1519 " "Latch d_mem:mips_d_mem\|memory~1519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1551 " "Latch d_mem:mips_d_mem\|memory~1551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1679 " "Latch d_mem:mips_d_mem\|memory~1679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1807 " "Latch d_mem:mips_d_mem\|memory~1807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1935 " "Latch d_mem:mips_d_mem\|memory~1935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1583 " "Latch d_mem:mips_d_mem\|memory~1583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776761 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1711 " "Latch d_mem:mips_d_mem\|memory~1711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1839 " "Latch d_mem:mips_d_mem\|memory~1839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1967 " "Latch d_mem:mips_d_mem\|memory~1967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1615 " "Latch d_mem:mips_d_mem\|memory~1615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1743 " "Latch d_mem:mips_d_mem\|memory~1743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1871 " "Latch d_mem:mips_d_mem\|memory~1871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1999 " "Latch d_mem:mips_d_mem\|memory~1999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1647 " "Latch d_mem:mips_d_mem\|memory~1647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1775 " "Latch d_mem:mips_d_mem\|memory~1775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776762 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1903 " "Latch d_mem:mips_d_mem\|memory~1903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776763 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2031 " "Latch d_mem:mips_d_mem\|memory~2031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776763 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~16 " "Latch d_mem:mips_d_mem\|memory~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776763 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~528 " "Latch d_mem:mips_d_mem\|memory~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776763 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1040 " "Latch d_mem:mips_d_mem\|memory~1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776763 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1552 " "Latch d_mem:mips_d_mem\|memory~1552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~144 " "Latch d_mem:mips_d_mem\|memory~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~656 " "Latch d_mem:mips_d_mem\|memory~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1168 " "Latch d_mem:mips_d_mem\|memory~1168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1680 " "Latch d_mem:mips_d_mem\|memory~1680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~272 " "Latch d_mem:mips_d_mem\|memory~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~784 " "Latch d_mem:mips_d_mem\|memory~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1296 " "Latch d_mem:mips_d_mem\|memory~1296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1808 " "Latch d_mem:mips_d_mem\|memory~1808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~400 " "Latch d_mem:mips_d_mem\|memory~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~912 " "Latch d_mem:mips_d_mem\|memory~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776764 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1424 " "Latch d_mem:mips_d_mem\|memory~1424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1936 " "Latch d_mem:mips_d_mem\|memory~1936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~48 " "Latch d_mem:mips_d_mem\|memory~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~560 " "Latch d_mem:mips_d_mem\|memory~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1072 " "Latch d_mem:mips_d_mem\|memory~1072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1584 " "Latch d_mem:mips_d_mem\|memory~1584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~176 " "Latch d_mem:mips_d_mem\|memory~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~688 " "Latch d_mem:mips_d_mem\|memory~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1200 " "Latch d_mem:mips_d_mem\|memory~1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1712 " "Latch d_mem:mips_d_mem\|memory~1712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776765 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~304 " "Latch d_mem:mips_d_mem\|memory~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~816 " "Latch d_mem:mips_d_mem\|memory~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1328 " "Latch d_mem:mips_d_mem\|memory~1328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1840 " "Latch d_mem:mips_d_mem\|memory~1840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~432 " "Latch d_mem:mips_d_mem\|memory~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~944 " "Latch d_mem:mips_d_mem\|memory~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1456 " "Latch d_mem:mips_d_mem\|memory~1456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1968 " "Latch d_mem:mips_d_mem\|memory~1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~80 " "Latch d_mem:mips_d_mem\|memory~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776766 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~592 " "Latch d_mem:mips_d_mem\|memory~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1104 " "Latch d_mem:mips_d_mem\|memory~1104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1616 " "Latch d_mem:mips_d_mem\|memory~1616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~208 " "Latch d_mem:mips_d_mem\|memory~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~720 " "Latch d_mem:mips_d_mem\|memory~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1232 " "Latch d_mem:mips_d_mem\|memory~1232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1744 " "Latch d_mem:mips_d_mem\|memory~1744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~336 " "Latch d_mem:mips_d_mem\|memory~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~848 " "Latch d_mem:mips_d_mem\|memory~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1360 " "Latch d_mem:mips_d_mem\|memory~1360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1872 " "Latch d_mem:mips_d_mem\|memory~1872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776767 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~464 " "Latch d_mem:mips_d_mem\|memory~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~976 " "Latch d_mem:mips_d_mem\|memory~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1488 " "Latch d_mem:mips_d_mem\|memory~1488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2000 " "Latch d_mem:mips_d_mem\|memory~2000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~112 " "Latch d_mem:mips_d_mem\|memory~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~240 " "Latch d_mem:mips_d_mem\|memory~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~368 " "Latch d_mem:mips_d_mem\|memory~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~496 " "Latch d_mem:mips_d_mem\|memory~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~624 " "Latch d_mem:mips_d_mem\|memory~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776768 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~752 " "Latch d_mem:mips_d_mem\|memory~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~880 " "Latch d_mem:mips_d_mem\|memory~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1008 " "Latch d_mem:mips_d_mem\|memory~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1136 " "Latch d_mem:mips_d_mem\|memory~1136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1264 " "Latch d_mem:mips_d_mem\|memory~1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1392 " "Latch d_mem:mips_d_mem\|memory~1392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1520 " "Latch d_mem:mips_d_mem\|memory~1520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1648 " "Latch d_mem:mips_d_mem\|memory~1648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1776 " "Latch d_mem:mips_d_mem\|memory~1776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1904 " "Latch d_mem:mips_d_mem\|memory~1904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2032 " "Latch d_mem:mips_d_mem\|memory~2032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776769 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~17 " "Latch d_mem:mips_d_mem\|memory~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~49 " "Latch d_mem:mips_d_mem\|memory~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~81 " "Latch d_mem:mips_d_mem\|memory~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~113 " "Latch d_mem:mips_d_mem\|memory~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~529 " "Latch d_mem:mips_d_mem\|memory~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~561 " "Latch d_mem:mips_d_mem\|memory~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~593 " "Latch d_mem:mips_d_mem\|memory~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776770 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~625 " "Latch d_mem:mips_d_mem\|memory~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1041 " "Latch d_mem:mips_d_mem\|memory~1041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1073 " "Latch d_mem:mips_d_mem\|memory~1073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1105 " "Latch d_mem:mips_d_mem\|memory~1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1137 " "Latch d_mem:mips_d_mem\|memory~1137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1553 " "Latch d_mem:mips_d_mem\|memory~1553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1585 " "Latch d_mem:mips_d_mem\|memory~1585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1617 " "Latch d_mem:mips_d_mem\|memory~1617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1649 " "Latch d_mem:mips_d_mem\|memory~1649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~145 " "Latch d_mem:mips_d_mem\|memory~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~177 " "Latch d_mem:mips_d_mem\|memory~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776771 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~209 " "Latch d_mem:mips_d_mem\|memory~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~241 " "Latch d_mem:mips_d_mem\|memory~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~657 " "Latch d_mem:mips_d_mem\|memory~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~689 " "Latch d_mem:mips_d_mem\|memory~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~721 " "Latch d_mem:mips_d_mem\|memory~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~753 " "Latch d_mem:mips_d_mem\|memory~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1169 " "Latch d_mem:mips_d_mem\|memory~1169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1201 " "Latch d_mem:mips_d_mem\|memory~1201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1233 " "Latch d_mem:mips_d_mem\|memory~1233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1265 " "Latch d_mem:mips_d_mem\|memory~1265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1681 " "Latch d_mem:mips_d_mem\|memory~1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1713 " "Latch d_mem:mips_d_mem\|memory~1713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776772 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1745 " "Latch d_mem:mips_d_mem\|memory~1745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1777 " "Latch d_mem:mips_d_mem\|memory~1777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~273 " "Latch d_mem:mips_d_mem\|memory~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~305 " "Latch d_mem:mips_d_mem\|memory~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~337 " "Latch d_mem:mips_d_mem\|memory~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~369 " "Latch d_mem:mips_d_mem\|memory~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~785 " "Latch d_mem:mips_d_mem\|memory~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~817 " "Latch d_mem:mips_d_mem\|memory~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~849 " "Latch d_mem:mips_d_mem\|memory~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~881 " "Latch d_mem:mips_d_mem\|memory~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1297 " "Latch d_mem:mips_d_mem\|memory~1297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776773 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1329 " "Latch d_mem:mips_d_mem\|memory~1329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1361 " "Latch d_mem:mips_d_mem\|memory~1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1393 " "Latch d_mem:mips_d_mem\|memory~1393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1809 " "Latch d_mem:mips_d_mem\|memory~1809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1841 " "Latch d_mem:mips_d_mem\|memory~1841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1873 " "Latch d_mem:mips_d_mem\|memory~1873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1905 " "Latch d_mem:mips_d_mem\|memory~1905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~401 " "Latch d_mem:mips_d_mem\|memory~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~913 " "Latch d_mem:mips_d_mem\|memory~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1425 " "Latch d_mem:mips_d_mem\|memory~1425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1937 " "Latch d_mem:mips_d_mem\|memory~1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776774 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~433 " "Latch d_mem:mips_d_mem\|memory~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~945 " "Latch d_mem:mips_d_mem\|memory~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1457 " "Latch d_mem:mips_d_mem\|memory~1457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1969 " "Latch d_mem:mips_d_mem\|memory~1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~465 " "Latch d_mem:mips_d_mem\|memory~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~977 " "Latch d_mem:mips_d_mem\|memory~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1489 " "Latch d_mem:mips_d_mem\|memory~1489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2001 " "Latch d_mem:mips_d_mem\|memory~2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~497 " "Latch d_mem:mips_d_mem\|memory~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776775 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1009 " "Latch d_mem:mips_d_mem\|memory~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1521 " "Latch d_mem:mips_d_mem\|memory~1521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2033 " "Latch d_mem:mips_d_mem\|memory~2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~18 " "Latch d_mem:mips_d_mem\|memory~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~146 " "Latch d_mem:mips_d_mem\|memory~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~274 " "Latch d_mem:mips_d_mem\|memory~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~402 " "Latch d_mem:mips_d_mem\|memory~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~50 " "Latch d_mem:mips_d_mem\|memory~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~178 " "Latch d_mem:mips_d_mem\|memory~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~306 " "Latch d_mem:mips_d_mem\|memory~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776776 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~434 " "Latch d_mem:mips_d_mem\|memory~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~82 " "Latch d_mem:mips_d_mem\|memory~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~210 " "Latch d_mem:mips_d_mem\|memory~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~338 " "Latch d_mem:mips_d_mem\|memory~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~466 " "Latch d_mem:mips_d_mem\|memory~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~114 " "Latch d_mem:mips_d_mem\|memory~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~242 " "Latch d_mem:mips_d_mem\|memory~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~370 " "Latch d_mem:mips_d_mem\|memory~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~498 " "Latch d_mem:mips_d_mem\|memory~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776777 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~530 " "Latch d_mem:mips_d_mem\|memory~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~658 " "Latch d_mem:mips_d_mem\|memory~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~786 " "Latch d_mem:mips_d_mem\|memory~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~914 " "Latch d_mem:mips_d_mem\|memory~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~562 " "Latch d_mem:mips_d_mem\|memory~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~690 " "Latch d_mem:mips_d_mem\|memory~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~818 " "Latch d_mem:mips_d_mem\|memory~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~946 " "Latch d_mem:mips_d_mem\|memory~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~594 " "Latch d_mem:mips_d_mem\|memory~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776778 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~722 " "Latch d_mem:mips_d_mem\|memory~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~850 " "Latch d_mem:mips_d_mem\|memory~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~978 " "Latch d_mem:mips_d_mem\|memory~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~626 " "Latch d_mem:mips_d_mem\|memory~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~754 " "Latch d_mem:mips_d_mem\|memory~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~882 " "Latch d_mem:mips_d_mem\|memory~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1010 " "Latch d_mem:mips_d_mem\|memory~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1042 " "Latch d_mem:mips_d_mem\|memory~1042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1074 " "Latch d_mem:mips_d_mem\|memory~1074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1106 " "Latch d_mem:mips_d_mem\|memory~1106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776779 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1138 " "Latch d_mem:mips_d_mem\|memory~1138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1170 " "Latch d_mem:mips_d_mem\|memory~1170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1202 " "Latch d_mem:mips_d_mem\|memory~1202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1234 " "Latch d_mem:mips_d_mem\|memory~1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1266 " "Latch d_mem:mips_d_mem\|memory~1266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1298 " "Latch d_mem:mips_d_mem\|memory~1298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1330 " "Latch d_mem:mips_d_mem\|memory~1330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1362 " "Latch d_mem:mips_d_mem\|memory~1362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1394 " "Latch d_mem:mips_d_mem\|memory~1394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1426 " "Latch d_mem:mips_d_mem\|memory~1426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776780 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1458 " "Latch d_mem:mips_d_mem\|memory~1458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1490 " "Latch d_mem:mips_d_mem\|memory~1490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1522 " "Latch d_mem:mips_d_mem\|memory~1522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1554 " "Latch d_mem:mips_d_mem\|memory~1554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1682 " "Latch d_mem:mips_d_mem\|memory~1682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1810 " "Latch d_mem:mips_d_mem\|memory~1810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1938 " "Latch d_mem:mips_d_mem\|memory~1938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1586 " "Latch d_mem:mips_d_mem\|memory~1586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1714 " "Latch d_mem:mips_d_mem\|memory~1714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1842 " "Latch d_mem:mips_d_mem\|memory~1842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1970 " "Latch d_mem:mips_d_mem\|memory~1970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776781 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1618 " "Latch d_mem:mips_d_mem\|memory~1618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1746 " "Latch d_mem:mips_d_mem\|memory~1746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1874 " "Latch d_mem:mips_d_mem\|memory~1874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2002 " "Latch d_mem:mips_d_mem\|memory~2002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1650 " "Latch d_mem:mips_d_mem\|memory~1650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1778 " "Latch d_mem:mips_d_mem\|memory~1778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1906 " "Latch d_mem:mips_d_mem\|memory~1906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2034 " "Latch d_mem:mips_d_mem\|memory~2034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~19 " "Latch d_mem:mips_d_mem\|memory~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776782 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~531 " "Latch d_mem:mips_d_mem\|memory~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1043 " "Latch d_mem:mips_d_mem\|memory~1043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1555 " "Latch d_mem:mips_d_mem\|memory~1555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~147 " "Latch d_mem:mips_d_mem\|memory~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~659 " "Latch d_mem:mips_d_mem\|memory~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1171 " "Latch d_mem:mips_d_mem\|memory~1171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1683 " "Latch d_mem:mips_d_mem\|memory~1683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~275 " "Latch d_mem:mips_d_mem\|memory~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~787 " "Latch d_mem:mips_d_mem\|memory~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1299 " "Latch d_mem:mips_d_mem\|memory~1299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776783 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1811 " "Latch d_mem:mips_d_mem\|memory~1811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~403 " "Latch d_mem:mips_d_mem\|memory~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~915 " "Latch d_mem:mips_d_mem\|memory~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1427 " "Latch d_mem:mips_d_mem\|memory~1427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1939 " "Latch d_mem:mips_d_mem\|memory~1939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~51 " "Latch d_mem:mips_d_mem\|memory~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~563 " "Latch d_mem:mips_d_mem\|memory~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1075 " "Latch d_mem:mips_d_mem\|memory~1075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1587 " "Latch d_mem:mips_d_mem\|memory~1587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~179 " "Latch d_mem:mips_d_mem\|memory~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~691 " "Latch d_mem:mips_d_mem\|memory~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776784 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1203 " "Latch d_mem:mips_d_mem\|memory~1203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1715 " "Latch d_mem:mips_d_mem\|memory~1715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~307 " "Latch d_mem:mips_d_mem\|memory~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~819 " "Latch d_mem:mips_d_mem\|memory~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1331 " "Latch d_mem:mips_d_mem\|memory~1331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1843 " "Latch d_mem:mips_d_mem\|memory~1843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~435 " "Latch d_mem:mips_d_mem\|memory~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~947 " "Latch d_mem:mips_d_mem\|memory~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1459 " "Latch d_mem:mips_d_mem\|memory~1459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1971 " "Latch d_mem:mips_d_mem\|memory~1971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776785 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~83 " "Latch d_mem:mips_d_mem\|memory~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~595 " "Latch d_mem:mips_d_mem\|memory~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1107 " "Latch d_mem:mips_d_mem\|memory~1107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1619 " "Latch d_mem:mips_d_mem\|memory~1619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~211 " "Latch d_mem:mips_d_mem\|memory~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~723 " "Latch d_mem:mips_d_mem\|memory~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1235 " "Latch d_mem:mips_d_mem\|memory~1235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1747 " "Latch d_mem:mips_d_mem\|memory~1747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~339 " "Latch d_mem:mips_d_mem\|memory~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~851 " "Latch d_mem:mips_d_mem\|memory~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776786 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1363 " "Latch d_mem:mips_d_mem\|memory~1363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1875 " "Latch d_mem:mips_d_mem\|memory~1875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~467 " "Latch d_mem:mips_d_mem\|memory~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~979 " "Latch d_mem:mips_d_mem\|memory~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1491 " "Latch d_mem:mips_d_mem\|memory~1491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2003 " "Latch d_mem:mips_d_mem\|memory~2003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~115 " "Latch d_mem:mips_d_mem\|memory~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~243 " "Latch d_mem:mips_d_mem\|memory~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~371 " "Latch d_mem:mips_d_mem\|memory~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~499 " "Latch d_mem:mips_d_mem\|memory~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~627 " "Latch d_mem:mips_d_mem\|memory~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776787 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~755 " "Latch d_mem:mips_d_mem\|memory~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~883 " "Latch d_mem:mips_d_mem\|memory~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1011 " "Latch d_mem:mips_d_mem\|memory~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1139 " "Latch d_mem:mips_d_mem\|memory~1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1267 " "Latch d_mem:mips_d_mem\|memory~1267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1395 " "Latch d_mem:mips_d_mem\|memory~1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1523 " "Latch d_mem:mips_d_mem\|memory~1523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1651 " "Latch d_mem:mips_d_mem\|memory~1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1779 " "Latch d_mem:mips_d_mem\|memory~1779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1907 " "Latch d_mem:mips_d_mem\|memory~1907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776788 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2035 " "Latch d_mem:mips_d_mem\|memory~2035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~20 " "Latch d_mem:mips_d_mem\|memory~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~52 " "Latch d_mem:mips_d_mem\|memory~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~84 " "Latch d_mem:mips_d_mem\|memory~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~116 " "Latch d_mem:mips_d_mem\|memory~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~532 " "Latch d_mem:mips_d_mem\|memory~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~564 " "Latch d_mem:mips_d_mem\|memory~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~596 " "Latch d_mem:mips_d_mem\|memory~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~628 " "Latch d_mem:mips_d_mem\|memory~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776789 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1044 " "Latch d_mem:mips_d_mem\|memory~1044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1076 " "Latch d_mem:mips_d_mem\|memory~1076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1108 " "Latch d_mem:mips_d_mem\|memory~1108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1140 " "Latch d_mem:mips_d_mem\|memory~1140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1556 " "Latch d_mem:mips_d_mem\|memory~1556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1588 " "Latch d_mem:mips_d_mem\|memory~1588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1620 " "Latch d_mem:mips_d_mem\|memory~1620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1652 " "Latch d_mem:mips_d_mem\|memory~1652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776790 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~148 " "Latch d_mem:mips_d_mem\|memory~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~180 " "Latch d_mem:mips_d_mem\|memory~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~212 " "Latch d_mem:mips_d_mem\|memory~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~244 " "Latch d_mem:mips_d_mem\|memory~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~660 " "Latch d_mem:mips_d_mem\|memory~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~692 " "Latch d_mem:mips_d_mem\|memory~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~724 " "Latch d_mem:mips_d_mem\|memory~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~756 " "Latch d_mem:mips_d_mem\|memory~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1172 " "Latch d_mem:mips_d_mem\|memory~1172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776791 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1204 " "Latch d_mem:mips_d_mem\|memory~1204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1236 " "Latch d_mem:mips_d_mem\|memory~1236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1268 " "Latch d_mem:mips_d_mem\|memory~1268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1684 " "Latch d_mem:mips_d_mem\|memory~1684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1716 " "Latch d_mem:mips_d_mem\|memory~1716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1748 " "Latch d_mem:mips_d_mem\|memory~1748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1780 " "Latch d_mem:mips_d_mem\|memory~1780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~276 " "Latch d_mem:mips_d_mem\|memory~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~308 " "Latch d_mem:mips_d_mem\|memory~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~340 " "Latch d_mem:mips_d_mem\|memory~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776792 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~372 " "Latch d_mem:mips_d_mem\|memory~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~788 " "Latch d_mem:mips_d_mem\|memory~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~820 " "Latch d_mem:mips_d_mem\|memory~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~852 " "Latch d_mem:mips_d_mem\|memory~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~884 " "Latch d_mem:mips_d_mem\|memory~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1300 " "Latch d_mem:mips_d_mem\|memory~1300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1332 " "Latch d_mem:mips_d_mem\|memory~1332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1364 " "Latch d_mem:mips_d_mem\|memory~1364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1396 " "Latch d_mem:mips_d_mem\|memory~1396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776793 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1812 " "Latch d_mem:mips_d_mem\|memory~1812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1844 " "Latch d_mem:mips_d_mem\|memory~1844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1876 " "Latch d_mem:mips_d_mem\|memory~1876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1908 " "Latch d_mem:mips_d_mem\|memory~1908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~404 " "Latch d_mem:mips_d_mem\|memory~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~916 " "Latch d_mem:mips_d_mem\|memory~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1428 " "Latch d_mem:mips_d_mem\|memory~1428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1940 " "Latch d_mem:mips_d_mem\|memory~1940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~436 " "Latch d_mem:mips_d_mem\|memory~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~948 " "Latch d_mem:mips_d_mem\|memory~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776794 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1460 " "Latch d_mem:mips_d_mem\|memory~1460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1972 " "Latch d_mem:mips_d_mem\|memory~1972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~468 " "Latch d_mem:mips_d_mem\|memory~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~980 " "Latch d_mem:mips_d_mem\|memory~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1492 " "Latch d_mem:mips_d_mem\|memory~1492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2004 " "Latch d_mem:mips_d_mem\|memory~2004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~500 " "Latch d_mem:mips_d_mem\|memory~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1012 " "Latch d_mem:mips_d_mem\|memory~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1524 " "Latch d_mem:mips_d_mem\|memory~1524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2036 " "Latch d_mem:mips_d_mem\|memory~2036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~21 " "Latch d_mem:mips_d_mem\|memory~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776795 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~149 " "Latch d_mem:mips_d_mem\|memory~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~277 " "Latch d_mem:mips_d_mem\|memory~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~405 " "Latch d_mem:mips_d_mem\|memory~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~53 " "Latch d_mem:mips_d_mem\|memory~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~181 " "Latch d_mem:mips_d_mem\|memory~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~309 " "Latch d_mem:mips_d_mem\|memory~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~437 " "Latch d_mem:mips_d_mem\|memory~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776796 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~85 " "Latch d_mem:mips_d_mem\|memory~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~213 " "Latch d_mem:mips_d_mem\|memory~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~341 " "Latch d_mem:mips_d_mem\|memory~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~469 " "Latch d_mem:mips_d_mem\|memory~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~117 " "Latch d_mem:mips_d_mem\|memory~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~245 " "Latch d_mem:mips_d_mem\|memory~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~373 " "Latch d_mem:mips_d_mem\|memory~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~501 " "Latch d_mem:mips_d_mem\|memory~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~533 " "Latch d_mem:mips_d_mem\|memory~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~661 " "Latch d_mem:mips_d_mem\|memory~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~789 " "Latch d_mem:mips_d_mem\|memory~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776797 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~917 " "Latch d_mem:mips_d_mem\|memory~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~565 " "Latch d_mem:mips_d_mem\|memory~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~693 " "Latch d_mem:mips_d_mem\|memory~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~821 " "Latch d_mem:mips_d_mem\|memory~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~949 " "Latch d_mem:mips_d_mem\|memory~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~597 " "Latch d_mem:mips_d_mem\|memory~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~725 " "Latch d_mem:mips_d_mem\|memory~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~853 " "Latch d_mem:mips_d_mem\|memory~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~981 " "Latch d_mem:mips_d_mem\|memory~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~629 " "Latch d_mem:mips_d_mem\|memory~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776798 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~757 " "Latch d_mem:mips_d_mem\|memory~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~885 " "Latch d_mem:mips_d_mem\|memory~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1013 " "Latch d_mem:mips_d_mem\|memory~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1045 " "Latch d_mem:mips_d_mem\|memory~1045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1077 " "Latch d_mem:mips_d_mem\|memory~1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1109 " "Latch d_mem:mips_d_mem\|memory~1109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1141 " "Latch d_mem:mips_d_mem\|memory~1141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1173 " "Latch d_mem:mips_d_mem\|memory~1173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1205 " "Latch d_mem:mips_d_mem\|memory~1205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1237 " "Latch d_mem:mips_d_mem\|memory~1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1269 " "Latch d_mem:mips_d_mem\|memory~1269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776799 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1301 " "Latch d_mem:mips_d_mem\|memory~1301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1333 " "Latch d_mem:mips_d_mem\|memory~1333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1365 " "Latch d_mem:mips_d_mem\|memory~1365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1397 " "Latch d_mem:mips_d_mem\|memory~1397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1429 " "Latch d_mem:mips_d_mem\|memory~1429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1461 " "Latch d_mem:mips_d_mem\|memory~1461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1493 " "Latch d_mem:mips_d_mem\|memory~1493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1525 " "Latch d_mem:mips_d_mem\|memory~1525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1557 " "Latch d_mem:mips_d_mem\|memory~1557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776800 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1685 " "Latch d_mem:mips_d_mem\|memory~1685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1813 " "Latch d_mem:mips_d_mem\|memory~1813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1941 " "Latch d_mem:mips_d_mem\|memory~1941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1589 " "Latch d_mem:mips_d_mem\|memory~1589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1717 " "Latch d_mem:mips_d_mem\|memory~1717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1845 " "Latch d_mem:mips_d_mem\|memory~1845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1973 " "Latch d_mem:mips_d_mem\|memory~1973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1621 " "Latch d_mem:mips_d_mem\|memory~1621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1749 " "Latch d_mem:mips_d_mem\|memory~1749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1877 " "Latch d_mem:mips_d_mem\|memory~1877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2005 " "Latch d_mem:mips_d_mem\|memory~2005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1653 " "Latch d_mem:mips_d_mem\|memory~1653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776801 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1781 " "Latch d_mem:mips_d_mem\|memory~1781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1909 " "Latch d_mem:mips_d_mem\|memory~1909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2037 " "Latch d_mem:mips_d_mem\|memory~2037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~22 " "Latch d_mem:mips_d_mem\|memory~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~534 " "Latch d_mem:mips_d_mem\|memory~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1046 " "Latch d_mem:mips_d_mem\|memory~1046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1558 " "Latch d_mem:mips_d_mem\|memory~1558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~150 " "Latch d_mem:mips_d_mem\|memory~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~662 " "Latch d_mem:mips_d_mem\|memory~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1174 " "Latch d_mem:mips_d_mem\|memory~1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1686 " "Latch d_mem:mips_d_mem\|memory~1686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776802 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~278 " "Latch d_mem:mips_d_mem\|memory~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~790 " "Latch d_mem:mips_d_mem\|memory~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1302 " "Latch d_mem:mips_d_mem\|memory~1302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1814 " "Latch d_mem:mips_d_mem\|memory~1814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~406 " "Latch d_mem:mips_d_mem\|memory~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~918 " "Latch d_mem:mips_d_mem\|memory~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1430 " "Latch d_mem:mips_d_mem\|memory~1430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1942 " "Latch d_mem:mips_d_mem\|memory~1942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~54 " "Latch d_mem:mips_d_mem\|memory~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~566 " "Latch d_mem:mips_d_mem\|memory~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1078 " "Latch d_mem:mips_d_mem\|memory~1078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776803 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1590 " "Latch d_mem:mips_d_mem\|memory~1590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~182 " "Latch d_mem:mips_d_mem\|memory~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~694 " "Latch d_mem:mips_d_mem\|memory~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1206 " "Latch d_mem:mips_d_mem\|memory~1206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1718 " "Latch d_mem:mips_d_mem\|memory~1718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~310 " "Latch d_mem:mips_d_mem\|memory~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~822 " "Latch d_mem:mips_d_mem\|memory~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1334 " "Latch d_mem:mips_d_mem\|memory~1334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1846 " "Latch d_mem:mips_d_mem\|memory~1846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776804 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~438 " "Latch d_mem:mips_d_mem\|memory~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776805 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~950 " "Latch d_mem:mips_d_mem\|memory~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1462 " "Latch d_mem:mips_d_mem\|memory~1462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1974 " "Latch d_mem:mips_d_mem\|memory~1974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~86 " "Latch d_mem:mips_d_mem\|memory~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~598 " "Latch d_mem:mips_d_mem\|memory~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1110 " "Latch d_mem:mips_d_mem\|memory~1110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1622 " "Latch d_mem:mips_d_mem\|memory~1622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776814 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~214 " "Latch d_mem:mips_d_mem\|memory~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~726 " "Latch d_mem:mips_d_mem\|memory~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1238 " "Latch d_mem:mips_d_mem\|memory~1238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1750 " "Latch d_mem:mips_d_mem\|memory~1750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~342 " "Latch d_mem:mips_d_mem\|memory~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~854 " "Latch d_mem:mips_d_mem\|memory~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1366 " "Latch d_mem:mips_d_mem\|memory~1366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1878 " "Latch d_mem:mips_d_mem\|memory~1878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~470 " "Latch d_mem:mips_d_mem\|memory~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~982 " "Latch d_mem:mips_d_mem\|memory~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1494 " "Latch d_mem:mips_d_mem\|memory~1494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776815 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2006 " "Latch d_mem:mips_d_mem\|memory~2006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~118 " "Latch d_mem:mips_d_mem\|memory~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~246 " "Latch d_mem:mips_d_mem\|memory~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~374 " "Latch d_mem:mips_d_mem\|memory~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~502 " "Latch d_mem:mips_d_mem\|memory~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~630 " "Latch d_mem:mips_d_mem\|memory~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~758 " "Latch d_mem:mips_d_mem\|memory~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~886 " "Latch d_mem:mips_d_mem\|memory~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1014 " "Latch d_mem:mips_d_mem\|memory~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1142 " "Latch d_mem:mips_d_mem\|memory~1142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1270 " "Latch d_mem:mips_d_mem\|memory~1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776816 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1398 " "Latch d_mem:mips_d_mem\|memory~1398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1526 " "Latch d_mem:mips_d_mem\|memory~1526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1654 " "Latch d_mem:mips_d_mem\|memory~1654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1782 " "Latch d_mem:mips_d_mem\|memory~1782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1910 " "Latch d_mem:mips_d_mem\|memory~1910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2038 " "Latch d_mem:mips_d_mem\|memory~2038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~23 " "Latch d_mem:mips_d_mem\|memory~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~55 " "Latch d_mem:mips_d_mem\|memory~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776817 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~87 " "Latch d_mem:mips_d_mem\|memory~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~119 " "Latch d_mem:mips_d_mem\|memory~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~535 " "Latch d_mem:mips_d_mem\|memory~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~567 " "Latch d_mem:mips_d_mem\|memory~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~599 " "Latch d_mem:mips_d_mem\|memory~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~631 " "Latch d_mem:mips_d_mem\|memory~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1047 " "Latch d_mem:mips_d_mem\|memory~1047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1079 " "Latch d_mem:mips_d_mem\|memory~1079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1111 " "Latch d_mem:mips_d_mem\|memory~1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1143 " "Latch d_mem:mips_d_mem\|memory~1143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776818 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1559 " "Latch d_mem:mips_d_mem\|memory~1559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1591 " "Latch d_mem:mips_d_mem\|memory~1591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1623 " "Latch d_mem:mips_d_mem\|memory~1623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1655 " "Latch d_mem:mips_d_mem\|memory~1655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~151 " "Latch d_mem:mips_d_mem\|memory~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~183 " "Latch d_mem:mips_d_mem\|memory~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~215 " "Latch d_mem:mips_d_mem\|memory~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~247 " "Latch d_mem:mips_d_mem\|memory~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~663 " "Latch d_mem:mips_d_mem\|memory~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~695 " "Latch d_mem:mips_d_mem\|memory~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776819 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~727 " "Latch d_mem:mips_d_mem\|memory~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~759 " "Latch d_mem:mips_d_mem\|memory~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1175 " "Latch d_mem:mips_d_mem\|memory~1175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1207 " "Latch d_mem:mips_d_mem\|memory~1207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1239 " "Latch d_mem:mips_d_mem\|memory~1239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1271 " "Latch d_mem:mips_d_mem\|memory~1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1687 " "Latch d_mem:mips_d_mem\|memory~1687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1719 " "Latch d_mem:mips_d_mem\|memory~1719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1751 " "Latch d_mem:mips_d_mem\|memory~1751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1783 " "Latch d_mem:mips_d_mem\|memory~1783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~279 " "Latch d_mem:mips_d_mem\|memory~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776820 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~311 " "Latch d_mem:mips_d_mem\|memory~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~343 " "Latch d_mem:mips_d_mem\|memory~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~375 " "Latch d_mem:mips_d_mem\|memory~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~791 " "Latch d_mem:mips_d_mem\|memory~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~823 " "Latch d_mem:mips_d_mem\|memory~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~855 " "Latch d_mem:mips_d_mem\|memory~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~887 " "Latch d_mem:mips_d_mem\|memory~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1303 " "Latch d_mem:mips_d_mem\|memory~1303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1335 " "Latch d_mem:mips_d_mem\|memory~1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1367 " "Latch d_mem:mips_d_mem\|memory~1367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1399 " "Latch d_mem:mips_d_mem\|memory~1399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776821 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1815 " "Latch d_mem:mips_d_mem\|memory~1815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1847 " "Latch d_mem:mips_d_mem\|memory~1847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1879 " "Latch d_mem:mips_d_mem\|memory~1879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1911 " "Latch d_mem:mips_d_mem\|memory~1911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~407 " "Latch d_mem:mips_d_mem\|memory~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~919 " "Latch d_mem:mips_d_mem\|memory~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1431 " "Latch d_mem:mips_d_mem\|memory~1431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1943 " "Latch d_mem:mips_d_mem\|memory~1943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~439 " "Latch d_mem:mips_d_mem\|memory~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~951 " "Latch d_mem:mips_d_mem\|memory~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1463 " "Latch d_mem:mips_d_mem\|memory~1463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776822 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1975 " "Latch d_mem:mips_d_mem\|memory~1975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~471 " "Latch d_mem:mips_d_mem\|memory~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~983 " "Latch d_mem:mips_d_mem\|memory~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1495 " "Latch d_mem:mips_d_mem\|memory~1495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2007 " "Latch d_mem:mips_d_mem\|memory~2007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~503 " "Latch d_mem:mips_d_mem\|memory~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1015 " "Latch d_mem:mips_d_mem\|memory~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1527 " "Latch d_mem:mips_d_mem\|memory~1527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2039 " "Latch d_mem:mips_d_mem\|memory~2039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~24 " "Latch d_mem:mips_d_mem\|memory~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776823 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~152 " "Latch d_mem:mips_d_mem\|memory~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~280 " "Latch d_mem:mips_d_mem\|memory~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~408 " "Latch d_mem:mips_d_mem\|memory~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~56 " "Latch d_mem:mips_d_mem\|memory~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~184 " "Latch d_mem:mips_d_mem\|memory~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~312 " "Latch d_mem:mips_d_mem\|memory~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~440 " "Latch d_mem:mips_d_mem\|memory~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~88 " "Latch d_mem:mips_d_mem\|memory~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~216 " "Latch d_mem:mips_d_mem\|memory~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~344 " "Latch d_mem:mips_d_mem\|memory~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~472 " "Latch d_mem:mips_d_mem\|memory~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776824 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~120 " "Latch d_mem:mips_d_mem\|memory~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776825 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~248 " "Latch d_mem:mips_d_mem\|memory~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776825 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~376 " "Latch d_mem:mips_d_mem\|memory~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776825 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~504 " "Latch d_mem:mips_d_mem\|memory~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776825 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~536 " "Latch d_mem:mips_d_mem\|memory~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~664 " "Latch d_mem:mips_d_mem\|memory~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~792 " "Latch d_mem:mips_d_mem\|memory~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~920 " "Latch d_mem:mips_d_mem\|memory~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~568 " "Latch d_mem:mips_d_mem\|memory~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~696 " "Latch d_mem:mips_d_mem\|memory~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~824 " "Latch d_mem:mips_d_mem\|memory~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776826 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~952 " "Latch d_mem:mips_d_mem\|memory~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~600 " "Latch d_mem:mips_d_mem\|memory~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~728 " "Latch d_mem:mips_d_mem\|memory~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~856 " "Latch d_mem:mips_d_mem\|memory~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~984 " "Latch d_mem:mips_d_mem\|memory~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~632 " "Latch d_mem:mips_d_mem\|memory~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~760 " "Latch d_mem:mips_d_mem\|memory~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~888 " "Latch d_mem:mips_d_mem\|memory~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1016 " "Latch d_mem:mips_d_mem\|memory~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1048 " "Latch d_mem:mips_d_mem\|memory~1048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1080 " "Latch d_mem:mips_d_mem\|memory~1080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776827 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1112 " "Latch d_mem:mips_d_mem\|memory~1112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1144 " "Latch d_mem:mips_d_mem\|memory~1144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1176 " "Latch d_mem:mips_d_mem\|memory~1176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1208 " "Latch d_mem:mips_d_mem\|memory~1208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1240 " "Latch d_mem:mips_d_mem\|memory~1240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1272 " "Latch d_mem:mips_d_mem\|memory~1272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1304 " "Latch d_mem:mips_d_mem\|memory~1304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1336 " "Latch d_mem:mips_d_mem\|memory~1336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1368 " "Latch d_mem:mips_d_mem\|memory~1368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1400 " "Latch d_mem:mips_d_mem\|memory~1400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1432 " "Latch d_mem:mips_d_mem\|memory~1432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776828 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1464 " "Latch d_mem:mips_d_mem\|memory~1464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1496 " "Latch d_mem:mips_d_mem\|memory~1496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1528 " "Latch d_mem:mips_d_mem\|memory~1528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1560 " "Latch d_mem:mips_d_mem\|memory~1560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1688 " "Latch d_mem:mips_d_mem\|memory~1688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1816 " "Latch d_mem:mips_d_mem\|memory~1816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1944 " "Latch d_mem:mips_d_mem\|memory~1944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1592 " "Latch d_mem:mips_d_mem\|memory~1592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1720 " "Latch d_mem:mips_d_mem\|memory~1720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1848 " "Latch d_mem:mips_d_mem\|memory~1848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1976 " "Latch d_mem:mips_d_mem\|memory~1976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776829 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1624 " "Latch d_mem:mips_d_mem\|memory~1624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1752 " "Latch d_mem:mips_d_mem\|memory~1752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1880 " "Latch d_mem:mips_d_mem\|memory~1880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2008 " "Latch d_mem:mips_d_mem\|memory~2008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1656 " "Latch d_mem:mips_d_mem\|memory~1656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1784 " "Latch d_mem:mips_d_mem\|memory~1784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1912 " "Latch d_mem:mips_d_mem\|memory~1912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2040 " "Latch d_mem:mips_d_mem\|memory~2040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~25 " "Latch d_mem:mips_d_mem\|memory~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~537 " "Latch d_mem:mips_d_mem\|memory~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776830 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1049 " "Latch d_mem:mips_d_mem\|memory~1049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1561 " "Latch d_mem:mips_d_mem\|memory~1561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~153 " "Latch d_mem:mips_d_mem\|memory~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~665 " "Latch d_mem:mips_d_mem\|memory~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1177 " "Latch d_mem:mips_d_mem\|memory~1177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1689 " "Latch d_mem:mips_d_mem\|memory~1689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~281 " "Latch d_mem:mips_d_mem\|memory~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~793 " "Latch d_mem:mips_d_mem\|memory~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776831 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1305 " "Latch d_mem:mips_d_mem\|memory~1305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1817 " "Latch d_mem:mips_d_mem\|memory~1817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~409 " "Latch d_mem:mips_d_mem\|memory~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~921 " "Latch d_mem:mips_d_mem\|memory~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1433 " "Latch d_mem:mips_d_mem\|memory~1433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1945 " "Latch d_mem:mips_d_mem\|memory~1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~57 " "Latch d_mem:mips_d_mem\|memory~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~569 " "Latch d_mem:mips_d_mem\|memory~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1081 " "Latch d_mem:mips_d_mem\|memory~1081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776832 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1593 " "Latch d_mem:mips_d_mem\|memory~1593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~185 " "Latch d_mem:mips_d_mem\|memory~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~697 " "Latch d_mem:mips_d_mem\|memory~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1209 " "Latch d_mem:mips_d_mem\|memory~1209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1721 " "Latch d_mem:mips_d_mem\|memory~1721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~313 " "Latch d_mem:mips_d_mem\|memory~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~825 " "Latch d_mem:mips_d_mem\|memory~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1337 " "Latch d_mem:mips_d_mem\|memory~1337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1849 " "Latch d_mem:mips_d_mem\|memory~1849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~441 " "Latch d_mem:mips_d_mem\|memory~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776833 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~953 " "Latch d_mem:mips_d_mem\|memory~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1465 " "Latch d_mem:mips_d_mem\|memory~1465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1977 " "Latch d_mem:mips_d_mem\|memory~1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~89 " "Latch d_mem:mips_d_mem\|memory~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~601 " "Latch d_mem:mips_d_mem\|memory~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1113 " "Latch d_mem:mips_d_mem\|memory~1113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1625 " "Latch d_mem:mips_d_mem\|memory~1625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~217 " "Latch d_mem:mips_d_mem\|memory~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~729 " "Latch d_mem:mips_d_mem\|memory~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1241 " "Latch d_mem:mips_d_mem\|memory~1241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776834 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1753 " "Latch d_mem:mips_d_mem\|memory~1753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~345 " "Latch d_mem:mips_d_mem\|memory~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~857 " "Latch d_mem:mips_d_mem\|memory~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1369 " "Latch d_mem:mips_d_mem\|memory~1369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1881 " "Latch d_mem:mips_d_mem\|memory~1881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~473 " "Latch d_mem:mips_d_mem\|memory~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~985 " "Latch d_mem:mips_d_mem\|memory~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1497 " "Latch d_mem:mips_d_mem\|memory~1497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2009 " "Latch d_mem:mips_d_mem\|memory~2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~121 " "Latch d_mem:mips_d_mem\|memory~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776835 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~249 " "Latch d_mem:mips_d_mem\|memory~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~377 " "Latch d_mem:mips_d_mem\|memory~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~505 " "Latch d_mem:mips_d_mem\|memory~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~633 " "Latch d_mem:mips_d_mem\|memory~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~761 " "Latch d_mem:mips_d_mem\|memory~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~889 " "Latch d_mem:mips_d_mem\|memory~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1017 " "Latch d_mem:mips_d_mem\|memory~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1145 " "Latch d_mem:mips_d_mem\|memory~1145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1273 " "Latch d_mem:mips_d_mem\|memory~1273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1401 " "Latch d_mem:mips_d_mem\|memory~1401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1529 " "Latch d_mem:mips_d_mem\|memory~1529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776836 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1657 " "Latch d_mem:mips_d_mem\|memory~1657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1785 " "Latch d_mem:mips_d_mem\|memory~1785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1913 " "Latch d_mem:mips_d_mem\|memory~1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2041 " "Latch d_mem:mips_d_mem\|memory~2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~26 " "Latch d_mem:mips_d_mem\|memory~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~58 " "Latch d_mem:mips_d_mem\|memory~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~90 " "Latch d_mem:mips_d_mem\|memory~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~122 " "Latch d_mem:mips_d_mem\|memory~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~538 " "Latch d_mem:mips_d_mem\|memory~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~570 " "Latch d_mem:mips_d_mem\|memory~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~602 " "Latch d_mem:mips_d_mem\|memory~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776837 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~634 " "Latch d_mem:mips_d_mem\|memory~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1050 " "Latch d_mem:mips_d_mem\|memory~1050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1082 " "Latch d_mem:mips_d_mem\|memory~1082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1114 " "Latch d_mem:mips_d_mem\|memory~1114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1146 " "Latch d_mem:mips_d_mem\|memory~1146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1562 " "Latch d_mem:mips_d_mem\|memory~1562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1594 " "Latch d_mem:mips_d_mem\|memory~1594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1626 " "Latch d_mem:mips_d_mem\|memory~1626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1658 " "Latch d_mem:mips_d_mem\|memory~1658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~154 " "Latch d_mem:mips_d_mem\|memory~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776838 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~186 " "Latch d_mem:mips_d_mem\|memory~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~218 " "Latch d_mem:mips_d_mem\|memory~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~250 " "Latch d_mem:mips_d_mem\|memory~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~666 " "Latch d_mem:mips_d_mem\|memory~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~698 " "Latch d_mem:mips_d_mem\|memory~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~730 " "Latch d_mem:mips_d_mem\|memory~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~762 " "Latch d_mem:mips_d_mem\|memory~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1178 " "Latch d_mem:mips_d_mem\|memory~1178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1210 " "Latch d_mem:mips_d_mem\|memory~1210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1242 " "Latch d_mem:mips_d_mem\|memory~1242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776839 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1274 " "Latch d_mem:mips_d_mem\|memory~1274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1690 " "Latch d_mem:mips_d_mem\|memory~1690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1722 " "Latch d_mem:mips_d_mem\|memory~1722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1754 " "Latch d_mem:mips_d_mem\|memory~1754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1786 " "Latch d_mem:mips_d_mem\|memory~1786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~282 " "Latch d_mem:mips_d_mem\|memory~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~314 " "Latch d_mem:mips_d_mem\|memory~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~346 " "Latch d_mem:mips_d_mem\|memory~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~378 " "Latch d_mem:mips_d_mem\|memory~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~794 " "Latch d_mem:mips_d_mem\|memory~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~826 " "Latch d_mem:mips_d_mem\|memory~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776840 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~858 " "Latch d_mem:mips_d_mem\|memory~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~890 " "Latch d_mem:mips_d_mem\|memory~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1306 " "Latch d_mem:mips_d_mem\|memory~1306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1338 " "Latch d_mem:mips_d_mem\|memory~1338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1370 " "Latch d_mem:mips_d_mem\|memory~1370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1402 " "Latch d_mem:mips_d_mem\|memory~1402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1818 " "Latch d_mem:mips_d_mem\|memory~1818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1850 " "Latch d_mem:mips_d_mem\|memory~1850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1882 " "Latch d_mem:mips_d_mem\|memory~1882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776841 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1914 " "Latch d_mem:mips_d_mem\|memory~1914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~410 " "Latch d_mem:mips_d_mem\|memory~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~922 " "Latch d_mem:mips_d_mem\|memory~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1434 " "Latch d_mem:mips_d_mem\|memory~1434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1946 " "Latch d_mem:mips_d_mem\|memory~1946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~442 " "Latch d_mem:mips_d_mem\|memory~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~954 " "Latch d_mem:mips_d_mem\|memory~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1466 " "Latch d_mem:mips_d_mem\|memory~1466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1978 " "Latch d_mem:mips_d_mem\|memory~1978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~474 " "Latch d_mem:mips_d_mem\|memory~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~986 " "Latch d_mem:mips_d_mem\|memory~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776842 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1498 " "Latch d_mem:mips_d_mem\|memory~1498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2010 " "Latch d_mem:mips_d_mem\|memory~2010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~506 " "Latch d_mem:mips_d_mem\|memory~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1018 " "Latch d_mem:mips_d_mem\|memory~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1530 " "Latch d_mem:mips_d_mem\|memory~1530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2042 " "Latch d_mem:mips_d_mem\|memory~2042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~27 " "Latch d_mem:mips_d_mem\|memory~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~155 " "Latch d_mem:mips_d_mem\|memory~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~283 " "Latch d_mem:mips_d_mem\|memory~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~411 " "Latch d_mem:mips_d_mem\|memory~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~59 " "Latch d_mem:mips_d_mem\|memory~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776843 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~187 " "Latch d_mem:mips_d_mem\|memory~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~315 " "Latch d_mem:mips_d_mem\|memory~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~443 " "Latch d_mem:mips_d_mem\|memory~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~91 " "Latch d_mem:mips_d_mem\|memory~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~219 " "Latch d_mem:mips_d_mem\|memory~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~347 " "Latch d_mem:mips_d_mem\|memory~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~475 " "Latch d_mem:mips_d_mem\|memory~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~123 " "Latch d_mem:mips_d_mem\|memory~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~251 " "Latch d_mem:mips_d_mem\|memory~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~379 " "Latch d_mem:mips_d_mem\|memory~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~507 " "Latch d_mem:mips_d_mem\|memory~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776844 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~539 " "Latch d_mem:mips_d_mem\|memory~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~667 " "Latch d_mem:mips_d_mem\|memory~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~795 " "Latch d_mem:mips_d_mem\|memory~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~923 " "Latch d_mem:mips_d_mem\|memory~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~571 " "Latch d_mem:mips_d_mem\|memory~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~699 " "Latch d_mem:mips_d_mem\|memory~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~827 " "Latch d_mem:mips_d_mem\|memory~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~955 " "Latch d_mem:mips_d_mem\|memory~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~603 " "Latch d_mem:mips_d_mem\|memory~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~731 " "Latch d_mem:mips_d_mem\|memory~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~859 " "Latch d_mem:mips_d_mem\|memory~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776845 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~987 " "Latch d_mem:mips_d_mem\|memory~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~635 " "Latch d_mem:mips_d_mem\|memory~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~763 " "Latch d_mem:mips_d_mem\|memory~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~891 " "Latch d_mem:mips_d_mem\|memory~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1019 " "Latch d_mem:mips_d_mem\|memory~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1051 " "Latch d_mem:mips_d_mem\|memory~1051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1083 " "Latch d_mem:mips_d_mem\|memory~1083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1115 " "Latch d_mem:mips_d_mem\|memory~1115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776846 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1147 " "Latch d_mem:mips_d_mem\|memory~1147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1179 " "Latch d_mem:mips_d_mem\|memory~1179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1211 " "Latch d_mem:mips_d_mem\|memory~1211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1243 " "Latch d_mem:mips_d_mem\|memory~1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1275 " "Latch d_mem:mips_d_mem\|memory~1275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1307 " "Latch d_mem:mips_d_mem\|memory~1307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1339 " "Latch d_mem:mips_d_mem\|memory~1339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1371 " "Latch d_mem:mips_d_mem\|memory~1371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1403 " "Latch d_mem:mips_d_mem\|memory~1403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1435 " "Latch d_mem:mips_d_mem\|memory~1435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1467 " "Latch d_mem:mips_d_mem\|memory~1467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776847 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1499 " "Latch d_mem:mips_d_mem\|memory~1499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1531 " "Latch d_mem:mips_d_mem\|memory~1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1563 " "Latch d_mem:mips_d_mem\|memory~1563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1691 " "Latch d_mem:mips_d_mem\|memory~1691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1819 " "Latch d_mem:mips_d_mem\|memory~1819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1947 " "Latch d_mem:mips_d_mem\|memory~1947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1595 " "Latch d_mem:mips_d_mem\|memory~1595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1723 " "Latch d_mem:mips_d_mem\|memory~1723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1851 " "Latch d_mem:mips_d_mem\|memory~1851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1979 " "Latch d_mem:mips_d_mem\|memory~1979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1627 " "Latch d_mem:mips_d_mem\|memory~1627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1755 " "Latch d_mem:mips_d_mem\|memory~1755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776848 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1883 " "Latch d_mem:mips_d_mem\|memory~1883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2011 " "Latch d_mem:mips_d_mem\|memory~2011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1659 " "Latch d_mem:mips_d_mem\|memory~1659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1787 " "Latch d_mem:mips_d_mem\|memory~1787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1915 " "Latch d_mem:mips_d_mem\|memory~1915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2043 " "Latch d_mem:mips_d_mem\|memory~2043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~28 " "Latch d_mem:mips_d_mem\|memory~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~540 " "Latch d_mem:mips_d_mem\|memory~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1052 " "Latch d_mem:mips_d_mem\|memory~1052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1564 " "Latch d_mem:mips_d_mem\|memory~1564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776849 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~156 " "Latch d_mem:mips_d_mem\|memory~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~668 " "Latch d_mem:mips_d_mem\|memory~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1180 " "Latch d_mem:mips_d_mem\|memory~1180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1692 " "Latch d_mem:mips_d_mem\|memory~1692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~284 " "Latch d_mem:mips_d_mem\|memory~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~796 " "Latch d_mem:mips_d_mem\|memory~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1308 " "Latch d_mem:mips_d_mem\|memory~1308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1820 " "Latch d_mem:mips_d_mem\|memory~1820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~412 " "Latch d_mem:mips_d_mem\|memory~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~924 " "Latch d_mem:mips_d_mem\|memory~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1436 " "Latch d_mem:mips_d_mem\|memory~1436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776850 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1948 " "Latch d_mem:mips_d_mem\|memory~1948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~60 " "Latch d_mem:mips_d_mem\|memory~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~572 " "Latch d_mem:mips_d_mem\|memory~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1084 " "Latch d_mem:mips_d_mem\|memory~1084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1596 " "Latch d_mem:mips_d_mem\|memory~1596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~188 " "Latch d_mem:mips_d_mem\|memory~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~700 " "Latch d_mem:mips_d_mem\|memory~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1212 " "Latch d_mem:mips_d_mem\|memory~1212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1724 " "Latch d_mem:mips_d_mem\|memory~1724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776851 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~316 " "Latch d_mem:mips_d_mem\|memory~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~828 " "Latch d_mem:mips_d_mem\|memory~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1340 " "Latch d_mem:mips_d_mem\|memory~1340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1852 " "Latch d_mem:mips_d_mem\|memory~1852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~444 " "Latch d_mem:mips_d_mem\|memory~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~956 " "Latch d_mem:mips_d_mem\|memory~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1468 " "Latch d_mem:mips_d_mem\|memory~1468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1980 " "Latch d_mem:mips_d_mem\|memory~1980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~92 " "Latch d_mem:mips_d_mem\|memory~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~604 " "Latch d_mem:mips_d_mem\|memory~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776852 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1116 " "Latch d_mem:mips_d_mem\|memory~1116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1628 " "Latch d_mem:mips_d_mem\|memory~1628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~220 " "Latch d_mem:mips_d_mem\|memory~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~732 " "Latch d_mem:mips_d_mem\|memory~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1244 " "Latch d_mem:mips_d_mem\|memory~1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1756 " "Latch d_mem:mips_d_mem\|memory~1756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~348 " "Latch d_mem:mips_d_mem\|memory~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~860 " "Latch d_mem:mips_d_mem\|memory~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1372 " "Latch d_mem:mips_d_mem\|memory~1372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1884 " "Latch d_mem:mips_d_mem\|memory~1884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776853 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~476 " "Latch d_mem:mips_d_mem\|memory~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~988 " "Latch d_mem:mips_d_mem\|memory~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1500 " "Latch d_mem:mips_d_mem\|memory~1500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2012 " "Latch d_mem:mips_d_mem\|memory~2012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~124 " "Latch d_mem:mips_d_mem\|memory~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~252 " "Latch d_mem:mips_d_mem\|memory~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~380 " "Latch d_mem:mips_d_mem\|memory~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~508 " "Latch d_mem:mips_d_mem\|memory~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~636 " "Latch d_mem:mips_d_mem\|memory~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~764 " "Latch d_mem:mips_d_mem\|memory~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776854 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~892 " "Latch d_mem:mips_d_mem\|memory~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1020 " "Latch d_mem:mips_d_mem\|memory~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1148 " "Latch d_mem:mips_d_mem\|memory~1148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1276 " "Latch d_mem:mips_d_mem\|memory~1276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1404 " "Latch d_mem:mips_d_mem\|memory~1404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1532 " "Latch d_mem:mips_d_mem\|memory~1532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1660 " "Latch d_mem:mips_d_mem\|memory~1660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1788 " "Latch d_mem:mips_d_mem\|memory~1788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1916 " "Latch d_mem:mips_d_mem\|memory~1916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2044 " "Latch d_mem:mips_d_mem\|memory~2044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~29 " "Latch d_mem:mips_d_mem\|memory~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~61 " "Latch d_mem:mips_d_mem\|memory~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776855 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~93 " "Latch d_mem:mips_d_mem\|memory~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~125 " "Latch d_mem:mips_d_mem\|memory~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~541 " "Latch d_mem:mips_d_mem\|memory~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~573 " "Latch d_mem:mips_d_mem\|memory~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~605 " "Latch d_mem:mips_d_mem\|memory~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~637 " "Latch d_mem:mips_d_mem\|memory~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1053 " "Latch d_mem:mips_d_mem\|memory~1053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1085 " "Latch d_mem:mips_d_mem\|memory~1085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1117 " "Latch d_mem:mips_d_mem\|memory~1117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1149 " "Latch d_mem:mips_d_mem\|memory~1149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1565 " "Latch d_mem:mips_d_mem\|memory~1565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776856 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1597 " "Latch d_mem:mips_d_mem\|memory~1597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776857 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1629 " "Latch d_mem:mips_d_mem\|memory~1629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776857 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1661 " "Latch d_mem:mips_d_mem\|memory~1661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776857 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~157 " "Latch d_mem:mips_d_mem\|memory~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776857 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~189 " "Latch d_mem:mips_d_mem\|memory~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776857 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~221 " "Latch d_mem:mips_d_mem\|memory~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776857 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~253 " "Latch d_mem:mips_d_mem\|memory~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776858 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~669 " "Latch d_mem:mips_d_mem\|memory~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776858 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~701 " "Latch d_mem:mips_d_mem\|memory~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776858 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~733 " "Latch d_mem:mips_d_mem\|memory~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776858 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~765 " "Latch d_mem:mips_d_mem\|memory~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776858 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1181 " "Latch d_mem:mips_d_mem\|memory~1181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776859 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1213 " "Latch d_mem:mips_d_mem\|memory~1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776859 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1245 " "Latch d_mem:mips_d_mem\|memory~1245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776859 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1277 " "Latch d_mem:mips_d_mem\|memory~1277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776859 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1693 " "Latch d_mem:mips_d_mem\|memory~1693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776859 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1725 " "Latch d_mem:mips_d_mem\|memory~1725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776859 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1757 " "Latch d_mem:mips_d_mem\|memory~1757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776860 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1789 " "Latch d_mem:mips_d_mem\|memory~1789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776860 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~285 " "Latch d_mem:mips_d_mem\|memory~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776860 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~317 " "Latch d_mem:mips_d_mem\|memory~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776860 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~349 " "Latch d_mem:mips_d_mem\|memory~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776860 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~381 " "Latch d_mem:mips_d_mem\|memory~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776860 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~797 " "Latch d_mem:mips_d_mem\|memory~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~829 " "Latch d_mem:mips_d_mem\|memory~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~861 " "Latch d_mem:mips_d_mem\|memory~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~893 " "Latch d_mem:mips_d_mem\|memory~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1309 " "Latch d_mem:mips_d_mem\|memory~1309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1341 " "Latch d_mem:mips_d_mem\|memory~1341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1373 " "Latch d_mem:mips_d_mem\|memory~1373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1405 " "Latch d_mem:mips_d_mem\|memory~1405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776861 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1821 " "Latch d_mem:mips_d_mem\|memory~1821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1853 " "Latch d_mem:mips_d_mem\|memory~1853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1885 " "Latch d_mem:mips_d_mem\|memory~1885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1917 " "Latch d_mem:mips_d_mem\|memory~1917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~413 " "Latch d_mem:mips_d_mem\|memory~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~925 " "Latch d_mem:mips_d_mem\|memory~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1437 " "Latch d_mem:mips_d_mem\|memory~1437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1949 " "Latch d_mem:mips_d_mem\|memory~1949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~445 " "Latch d_mem:mips_d_mem\|memory~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~957 " "Latch d_mem:mips_d_mem\|memory~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776862 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1469 " "Latch d_mem:mips_d_mem\|memory~1469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1981 " "Latch d_mem:mips_d_mem\|memory~1981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~477 " "Latch d_mem:mips_d_mem\|memory~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~989 " "Latch d_mem:mips_d_mem\|memory~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1501 " "Latch d_mem:mips_d_mem\|memory~1501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2013 " "Latch d_mem:mips_d_mem\|memory~2013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~509 " "Latch d_mem:mips_d_mem\|memory~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1021 " "Latch d_mem:mips_d_mem\|memory~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1533 " "Latch d_mem:mips_d_mem\|memory~1533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2045 " "Latch d_mem:mips_d_mem\|memory~2045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~30 " "Latch d_mem:mips_d_mem\|memory~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~158 " "Latch d_mem:mips_d_mem\|memory~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776863 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~286 " "Latch d_mem:mips_d_mem\|memory~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~414 " "Latch d_mem:mips_d_mem\|memory~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~62 " "Latch d_mem:mips_d_mem\|memory~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~190 " "Latch d_mem:mips_d_mem\|memory~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~318 " "Latch d_mem:mips_d_mem\|memory~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~446 " "Latch d_mem:mips_d_mem\|memory~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~94 " "Latch d_mem:mips_d_mem\|memory~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~222 " "Latch d_mem:mips_d_mem\|memory~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~350 " "Latch d_mem:mips_d_mem\|memory~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~478 " "Latch d_mem:mips_d_mem\|memory~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~126 " "Latch d_mem:mips_d_mem\|memory~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776864 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~254 " "Latch d_mem:mips_d_mem\|memory~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~382 " "Latch d_mem:mips_d_mem\|memory~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~510 " "Latch d_mem:mips_d_mem\|memory~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~542 " "Latch d_mem:mips_d_mem\|memory~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~670 " "Latch d_mem:mips_d_mem\|memory~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~798 " "Latch d_mem:mips_d_mem\|memory~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~926 " "Latch d_mem:mips_d_mem\|memory~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~574 " "Latch d_mem:mips_d_mem\|memory~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~702 " "Latch d_mem:mips_d_mem\|memory~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~830 " "Latch d_mem:mips_d_mem\|memory~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~958 " "Latch d_mem:mips_d_mem\|memory~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776865 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~606 " "Latch d_mem:mips_d_mem\|memory~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~734 " "Latch d_mem:mips_d_mem\|memory~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~862 " "Latch d_mem:mips_d_mem\|memory~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~990 " "Latch d_mem:mips_d_mem\|memory~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~638 " "Latch d_mem:mips_d_mem\|memory~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~766 " "Latch d_mem:mips_d_mem\|memory~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~894 " "Latch d_mem:mips_d_mem\|memory~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1022 " "Latch d_mem:mips_d_mem\|memory~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1054 " "Latch d_mem:mips_d_mem\|memory~1054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776866 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1086 " "Latch d_mem:mips_d_mem\|memory~1086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776867 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1118 " "Latch d_mem:mips_d_mem\|memory~1118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776867 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1150 " "Latch d_mem:mips_d_mem\|memory~1150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776867 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1182 " "Latch d_mem:mips_d_mem\|memory~1182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776867 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1214 " "Latch d_mem:mips_d_mem\|memory~1214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776867 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1246 " "Latch d_mem:mips_d_mem\|memory~1246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776868 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1278 " "Latch d_mem:mips_d_mem\|memory~1278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776868 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1310 " "Latch d_mem:mips_d_mem\|memory~1310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776868 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1342 " "Latch d_mem:mips_d_mem\|memory~1342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776868 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1374 " "Latch d_mem:mips_d_mem\|memory~1374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776868 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1406 " "Latch d_mem:mips_d_mem\|memory~1406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776868 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1438 " "Latch d_mem:mips_d_mem\|memory~1438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776869 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1470 " "Latch d_mem:mips_d_mem\|memory~1470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776869 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1502 " "Latch d_mem:mips_d_mem\|memory~1502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776869 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1534 " "Latch d_mem:mips_d_mem\|memory~1534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776869 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1566 " "Latch d_mem:mips_d_mem\|memory~1566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776869 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1694 " "Latch d_mem:mips_d_mem\|memory~1694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776869 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1822 " "Latch d_mem:mips_d_mem\|memory~1822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776870 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1950 " "Latch d_mem:mips_d_mem\|memory~1950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776870 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1598 " "Latch d_mem:mips_d_mem\|memory~1598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776870 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1726 " "Latch d_mem:mips_d_mem\|memory~1726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776870 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1854 " "Latch d_mem:mips_d_mem\|memory~1854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776870 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1982 " "Latch d_mem:mips_d_mem\|memory~1982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776871 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1630 " "Latch d_mem:mips_d_mem\|memory~1630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776871 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1758 " "Latch d_mem:mips_d_mem\|memory~1758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776871 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1886 " "Latch d_mem:mips_d_mem\|memory~1886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776871 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2014 " "Latch d_mem:mips_d_mem\|memory~2014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776871 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1662 " "Latch d_mem:mips_d_mem\|memory~1662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776871 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1790 " "Latch d_mem:mips_d_mem\|memory~1790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1918 " "Latch d_mem:mips_d_mem\|memory~1918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2046 " "Latch d_mem:mips_d_mem\|memory~2046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~31 " "Latch d_mem:mips_d_mem\|memory~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~543 " "Latch d_mem:mips_d_mem\|memory~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1055 " "Latch d_mem:mips_d_mem\|memory~1055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1567 " "Latch d_mem:mips_d_mem\|memory~1567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~159 " "Latch d_mem:mips_d_mem\|memory~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776872 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~671 " "Latch d_mem:mips_d_mem\|memory~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1183 " "Latch d_mem:mips_d_mem\|memory~1183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1695 " "Latch d_mem:mips_d_mem\|memory~1695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~287 " "Latch d_mem:mips_d_mem\|memory~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~799 " "Latch d_mem:mips_d_mem\|memory~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1311 " "Latch d_mem:mips_d_mem\|memory~1311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1823 " "Latch d_mem:mips_d_mem\|memory~1823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~415 " "Latch d_mem:mips_d_mem\|memory~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~927 " "Latch d_mem:mips_d_mem\|memory~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1439 " "Latch d_mem:mips_d_mem\|memory~1439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776873 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1951 " "Latch d_mem:mips_d_mem\|memory~1951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~63 " "Latch d_mem:mips_d_mem\|memory~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~575 " "Latch d_mem:mips_d_mem\|memory~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1087 " "Latch d_mem:mips_d_mem\|memory~1087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1599 " "Latch d_mem:mips_d_mem\|memory~1599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~191 " "Latch d_mem:mips_d_mem\|memory~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~703 " "Latch d_mem:mips_d_mem\|memory~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1215 " "Latch d_mem:mips_d_mem\|memory~1215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1727 " "Latch d_mem:mips_d_mem\|memory~1727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~319 " "Latch d_mem:mips_d_mem\|memory~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~831 " "Latch d_mem:mips_d_mem\|memory~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776874 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1343 " "Latch d_mem:mips_d_mem\|memory~1343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1855 " "Latch d_mem:mips_d_mem\|memory~1855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~447 " "Latch d_mem:mips_d_mem\|memory~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~959 " "Latch d_mem:mips_d_mem\|memory~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1471 " "Latch d_mem:mips_d_mem\|memory~1471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1983 " "Latch d_mem:mips_d_mem\|memory~1983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~95 " "Latch d_mem:mips_d_mem\|memory~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~607 " "Latch d_mem:mips_d_mem\|memory~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1119 " "Latch d_mem:mips_d_mem\|memory~1119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1631 " "Latch d_mem:mips_d_mem\|memory~1631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776875 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~223 " "Latch d_mem:mips_d_mem\|memory~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~735 " "Latch d_mem:mips_d_mem\|memory~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1247 " "Latch d_mem:mips_d_mem\|memory~1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1759 " "Latch d_mem:mips_d_mem\|memory~1759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~351 " "Latch d_mem:mips_d_mem\|memory~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~863 " "Latch d_mem:mips_d_mem\|memory~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1375 " "Latch d_mem:mips_d_mem\|memory~1375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1887 " "Latch d_mem:mips_d_mem\|memory~1887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~479 " "Latch d_mem:mips_d_mem\|memory~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~991 " "Latch d_mem:mips_d_mem\|memory~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776876 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1503 " "Latch d_mem:mips_d_mem\|memory~1503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2015 " "Latch d_mem:mips_d_mem\|memory~2015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~127 " "Latch d_mem:mips_d_mem\|memory~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~255 " "Latch d_mem:mips_d_mem\|memory~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~383 " "Latch d_mem:mips_d_mem\|memory~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~511 " "Latch d_mem:mips_d_mem\|memory~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~639 " "Latch d_mem:mips_d_mem\|memory~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~767 " "Latch d_mem:mips_d_mem\|memory~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~895 " "Latch d_mem:mips_d_mem\|memory~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1023 " "Latch d_mem:mips_d_mem\|memory~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776877 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1151 " "Latch d_mem:mips_d_mem\|memory~1151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1279 " "Latch d_mem:mips_d_mem\|memory~1279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1407 " "Latch d_mem:mips_d_mem\|memory~1407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1535 " "Latch d_mem:mips_d_mem\|memory~1535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1663 " "Latch d_mem:mips_d_mem\|memory~1663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1791 " "Latch d_mem:mips_d_mem\|memory~1791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~1919 " "Latch d_mem:mips_d_mem\|memory~1919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:mips_d_mem\|memory~2047 " "Latch d_mem:mips_d_mem\|memory~2047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:mips_pc_counter\|current_pc\[6\] " "Ports D and ENA on the latch are fed by the same signal pc:mips_pc_counter\|current_pc\[6\]" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708373776878 ""}  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708373776878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708373781612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg " "Generated suppressed messages file C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373786088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708373786472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708373786472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5210 " "Implemented 5210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708373786716 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708373786716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5112 " "Implemented 5112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708373786716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708373786716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708373786843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 17:16:26 2024 " "Processing ended: Mon Feb 19 17:16:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708373786843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708373786843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708373786843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708373786843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708373811868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708373811868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 17:16:51 2024 " "Processing started: Mon Feb 19 17:16:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708373811868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708373811868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MIPS-Verilog -c MIPS-Verilog --netlist_type=sgate " "Command: quartus_npp MIPS-Verilog -c MIPS-Verilog --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708373811868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1708373812087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708373812228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 17:16:52 2024 " "Processing ended: Mon Feb 19 17:16:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708373812228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708373812228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708373812228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708373812228 ""}
