[2025-09-17 05:35:13] START suite=qualcomm_srv trace=srv654_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv654_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2818727 heartbeat IPC: 3.548 cumulative IPC: 3.548 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5437960 heartbeat IPC: 3.818 cumulative IPC: 3.678 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5437960 cumulative IPC: 3.678 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5437960 cumulative IPC: 3.678 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11160810 heartbeat IPC: 1.747 cumulative IPC: 1.747 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 16814240 heartbeat IPC: 1.769 cumulative IPC: 1.758 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 22418939 heartbeat IPC: 1.784 cumulative IPC: 1.767 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 28039872 heartbeat IPC: 1.779 cumulative IPC: 1.77 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 33585892 heartbeat IPC: 1.803 cumulative IPC: 1.776 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 39189328 heartbeat IPC: 1.785 cumulative IPC: 1.778 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 44736315 heartbeat IPC: 1.803 cumulative IPC: 1.781 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 50254956 heartbeat IPC: 1.812 cumulative IPC: 1.785 (Simulation time: 00 hr 08 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv654_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000015 cycles: 55933618 heartbeat IPC: 1.761 cumulative IPC: 1.782 (Simulation time: 00 hr 09 min 56 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 56195492 cumulative IPC: 1.78 (Simulation time: 00 hr 10 min 52 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56195492 cumulative IPC: 1.78 (Simulation time: 00 hr 10 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv654_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78 instructions: 100000003 cycles: 56195492
CPU 0 Branch Prediction Accuracy: 96.87% MPKI: 5.374 Average ROB Occupancy at Mispredict: 69.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00071
BRANCH_INDIRECT: 0.06082
BRANCH_CONDITIONAL: 4.984
BRANCH_DIRECT_CALL: 0.00195
BRANCH_INDIRECT_CALL: 0.3043
BRANCH_RETURN: 0.02168


====Backend Stall Breakdown====
ROB_STALL: 446810
LQ_STALL: 0
SQ_STALL: 70935


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 176.75987
REPLAY_LOAD: 52.27988
NON_REPLAY_LOAD: 22.812294

== Total ==
ADDR_TRANS: 53735
REPLAY_LOAD: 34557
NON_REPLAY_LOAD: 358518

== Counts ==
ADDR_TRANS: 304
REPLAY_LOAD: 661
NON_REPLAY_LOAD: 15716

cpu0->cpu0_STLB TOTAL        ACCESS:    2215199 HIT:    2203880 MISS:      11319 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2215199 HIT:    2203880 MISS:      11319 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 260.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9043787 HIT:    8697253 MISS:     346534 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8457501 HIT:    8184207 MISS:     273294 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     109776 HIT:      60520 MISS:      49256 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     451475 HIT:     450259 MISS:       1216 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25035 HIT:       2267 MISS:      22768 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17257983 HIT:    6330305 MISS:   10927678 MSHR_MERGE:    3210697
cpu0->cpu0_L1I LOAD         ACCESS:   17257983 HIT:    6330305 MISS:   10927678 MSHR_MERGE:    3210697
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26909069 HIT:   25423862 MISS:    1485207 MSHR_MERGE:     609876
cpu0->cpu0_L1D LOAD         ACCESS:   14680362 HIT:   13525371 MISS:    1154991 MSHR_MERGE:     414472
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12202168 HIT:   11897727 MISS:     304441 MSHR_MERGE:     194664
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26539 HIT:        764 MISS:      25775 MSHR_MERGE:        740
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 27.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13897676 HIT:   11189503 MISS:    2708173 MSHR_MERGE:    1498966
cpu0->cpu0_ITLB LOAD         ACCESS:   13897676 HIT:   11189503 MISS:    2708173 MSHR_MERGE:    1498966
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.037 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25163995 HIT:   23607406 MISS:    1556589 MSHR_MERGE:     550596
cpu0->cpu0_DTLB LOAD         ACCESS:   25163995 HIT:   23607406 MISS:    1556589 MSHR_MERGE:     550596
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.873 cycles
cpu0->LLC TOTAL        ACCESS:     537866 HIT:     482132 MISS:      55734 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     273294 HIT:     241623 MISS:      31671 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      49256 HIT:      37921 MISS:      11335 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     192548 HIT:     192058 MISS:        490 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22768 HIT:      10530 MISS:      12238 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.14 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1116
  ROW_BUFFER_MISS:      54105
  AVG DBUS CONGESTED CYCLE: 5.122
Channel 0 WQ ROW_BUFFER_HIT:       1096
  ROW_BUFFER_MISS:      13998
  FULL:          0
Channel 0 REFRESHES ISSUED:       4683

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1043478       160801        71485        13915
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          168          441          476
  STLB miss resolved @ L2C                0           44          181          865         2562
  STLB miss resolved @ LLC                0          134          764         2895         8072
  STLB miss resolved @ MEM                0            0          814         5726        11261

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             256205        41474      1801032         6918           96
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          101           38           26
  STLB miss resolved @ L2C                0           65          136           34            4
  STLB miss resolved @ LLC                0           13          109          151           24
  STLB miss resolved @ MEM                0            4           18           38           76
[2025-09-17 05:46:06] END   suite=qualcomm_srv trace=srv654_ap (rc=0)
