// Seed: 3236239029
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    output wire id_9
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2
);
  always @(posedge 1) #1;
  always @({$display,
    id_1
  } or 1'b0 & 1'b0)
  begin
    assert (id_1);
  end
  module_0(
      id_2, id_2, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_2
  );
endmodule
