<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1224pt" height="1034pt"
 viewBox="0.00 0.00 1224.00 1034.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1030)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1030 1220,-1030 1220,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1196,-8 1196,-8 1202,-8 1208,-14 1208,-20 1208,-20 1208,-1006 1208,-1006 1208,-1012 1202,-1018 1196,-1018 1196,-1018 20,-1018 20,-1018 14,-1018 8,-1012 8,-1006 8,-1006 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="608" y="-1002.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="608" y="-987.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1188,-16 1188,-16 1194,-16 1200,-22 1200,-28 1200,-28 1200,-960 1200,-960 1200,-966 1194,-972 1188,-972 1188,-972 28,-972 28,-972 22,-972 16,-966 16,-960 16,-960 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="608" y="-956.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="608" y="-941.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-566C284,-566 1180,-566 1180,-566 1186,-566 1192,-572 1192,-578 1192,-578 1192,-914 1192,-914 1192,-920 1186,-926 1180,-926 1180,-926 284,-926 284,-926 278,-926 272,-920 272,-914 272,-914 272,-578 272,-578 272,-572 278,-566 284,-566"/>
<text text-anchor="middle" x="732" y="-910.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="732" y="-895.8" font-family="Arial" font-size="14.00" fill="#000000">: MyOutOfOrderProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-574C292,-574 1172,-574 1172,-574 1178,-574 1184,-580 1184,-586 1184,-586 1184,-868 1184,-868 1184,-874 1178,-880 1172,-880 1172,-880 292,-880 292,-880 286,-880 280,-874 280,-868 280,-868 280,-586 280,-586 280,-580 286,-574 292,-574"/>
<text text-anchor="middle" x="732" y="-864.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="732" y="-849.8" font-family="Arial" font-size="14.00" fill="#000000">: MyOutOfOrderCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=128&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=128&#10;SSITAssoc=1&#10;SSITIndexingPolicy=board.processor.cores.core.SSITIndexingPolicy&#10;SSITReplPolicy=board.processor.cores.core.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;bacToFetchDelay=1&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;decoupledFrontEnd=false&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchTargetWidth=32&#10;fetchToBacDelay=1&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;instQueues=board.processor.cores.core.instQueues&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;maxFTPerCycle=4&#10;maxTakenPredPerCycle=1&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;minInstSize=1&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umFTQEntries=8&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-582C300,-582 1164,-582 1164,-582 1170,-582 1176,-588 1176,-594 1176,-594 1176,-822 1176,-822 1176,-828 1170,-834 1164,-834 1164,-834 300,-834 300,-834 294,-834 288,-828 288,-822 288,-822 288,-594 288,-594 288,-588 294,-582 300,-582"/>
<text text-anchor="middle" x="732" y="-818.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="732" y="-803.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M618,-590C618,-590 952,-590 952,-590 958,-590 964,-596 964,-602 964,-602 964,-776 964,-776 964,-782 958,-788 952,-788 952,-788 618,-788 618,-788 612,-788 606,-782 606,-776 606,-776 606,-602 606,-602 606,-596 612,-590 618,-590"/>
<text text-anchor="middle" x="785" y="-772.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="785" y="-757.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M626,-598C626,-598 769,-598 769,-598 775,-598 781,-604 781,-610 781,-610 781,-730 781,-730 781,-736 775,-742 769,-742 769,-742 626,-742 626,-742 620,-742 614,-736 614,-730 614,-730 614,-610 614,-610 614,-604 620,-598 626,-598"/>
<text text-anchor="middle" x="697.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="697.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M634,-606C634,-606 761,-606 761,-606 767,-606 773,-612 773,-618 773,-618 773,-684 773,-684 773,-690 767,-696 761,-696 761,-696 634,-696 634,-696 628,-696 622,-690 622,-684 622,-684 622,-618 622,-618 622,-612 628,-606 634,-606"/>
<text text-anchor="middle" x="697.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="697.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M801,-598C801,-598 944,-598 944,-598 950,-598 956,-604 956,-610 956,-610 956,-730 956,-730 956,-736 950,-742 944,-742 944,-742 801,-742 801,-742 795,-742 789,-736 789,-730 789,-730 789,-610 789,-610 789,-604 795,-598 801,-598"/>
<text text-anchor="middle" x="872.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="872.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M809,-606C809,-606 936,-606 936,-606 942,-606 948,-612 948,-618 948,-618 948,-684 948,-684 948,-690 942,-696 936,-696 936,-696 809,-696 809,-696 803,-696 797,-690 797,-684 797,-684 797,-618 797,-618 797,-612 803,-606 809,-606"/>
<text text-anchor="middle" x="872.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="872.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust148"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-606C308,-606 586,-606 586,-606 592,-606 598,-612 598,-618 598,-618 598,-684 598,-684 598,-690 592,-696 586,-696 586,-696 308,-696 308,-696 302,-696 296,-690 296,-684 296,-684 296,-618 296,-618 296,-612 302,-606 308,-606"/>
<text text-anchor="middle" x="447" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="447" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust150" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust150"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-598C136,-598 252,-598 252,-598 258,-598 264,-604 264,-610 264,-610 264,-730 264,-730 264,-736 258,-742 252,-742 252,-742 136,-742 136,-742 130,-742 124,-736 124,-730 124,-730 124,-610 124,-610 124,-604 130,-598 136,-598"/>
<text text-anchor="middle" x="194" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust151" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust151"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-606C191,-606 244,-606 244,-606 250,-606 256,-612 256,-618 256,-618 256,-684 256,-684 256,-690 250,-696 244,-696 244,-696 191,-696 191,-696 185,-696 179,-690 179,-684 179,-684 179,-618 179,-618 179,-612 185,-606 191,-606"/>
<text text-anchor="middle" x="217.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust155"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M218,-24C218,-24 740,-24 740,-24 746,-24 752,-30 752,-36 752,-36 752,-546 752,-546 752,-552 746,-558 740,-558 740,-558 218,-558 218,-558 212,-558 206,-552 206,-546 206,-546 206,-36 206,-36 206,-30 212,-24 218,-24"/>
<text text-anchor="middle" x="479" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="479" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1SharedL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust156" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust156"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M226,-284C226,-284 538,-284 538,-284 544,-284 550,-290 550,-296 550,-296 550,-500 550,-500 550,-506 544,-512 538,-512 538,-512 226,-512 226,-512 220,-512 214,-506 214,-500 214,-500 214,-296 214,-296 214,-290 220,-284 226,-284"/>
<text text-anchor="middle" x="382" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="382" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust159"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M234,-292C234,-292 348,-292 348,-292 354,-292 360,-298 360,-304 360,-304 360,-370 360,-370 360,-376 354,-382 348,-382 348,-382 234,-382 234,-382 228,-382 222,-376 222,-370 222,-370 222,-304 222,-304 222,-298 228,-292 234,-292"/>
<text text-anchor="middle" x="291" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="291" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M570,-32C570,-32 732,-32 732,-32 738,-32 744,-38 744,-44 744,-44 744,-110 744,-110 744,-116 738,-122 732,-122 732,-122 570,-122 570,-122 564,-122 558,-116 558,-110 558,-110 558,-44 558,-44 558,-38 564,-32 570,-32"/>
<text text-anchor="middle" x="651" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="651" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust171" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust171"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M376,-32C376,-32 538,-32 538,-32 544,-32 550,-38 550,-44 550,-44 550,-110 550,-110 550,-116 544,-122 538,-122 538,-122 376,-122 376,-122 370,-122 364,-116 364,-110 364,-110 364,-44 364,-44 364,-38 370,-32 376,-32"/>
<text text-anchor="middle" x="457" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="457" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_board_cache_hierarchy_l2bus</title>
<g id="a_clust181"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M496,-162C496,-162 732,-162 732,-162 738,-162 744,-168 744,-174 744,-174 744,-240 744,-240 744,-246 738,-252 732,-252 732,-252 496,-252 496,-252 490,-252 484,-246 484,-240 484,-240 484,-174 484,-174 484,-168 490,-162 496,-162"/>
<text text-anchor="middle" x="614" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="614" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust184" class="cluster">
<title>cluster_board_cache_hierarchy_l2cache</title>
<g id="a_clust184"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2cache.power_state&#10;prefetcher=board.cache_hierarchy.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M570,-292C570,-292 732,-292 732,-292 738,-292 744,-298 744,-304 744,-304 744,-370 744,-370 744,-376 738,-382 732,-382 732,-382 570,-382 570,-382 564,-382 558,-376 558,-370 558,-370 558,-304 558,-304 558,-298 564,-292 570,-292"/>
<text text-anchor="middle" x="651" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="651" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-650C103.5,-650 36.5,-650 36.5,-650 30.5,-650 24.5,-644 24.5,-638 24.5,-638 24.5,-626 24.5,-626 24.5,-620 30.5,-614 36.5,-614 36.5,-614 103.5,-614 103.5,-614 109.5,-614 115.5,-620 115.5,-626 115.5,-626 115.5,-638 115.5,-638 115.5,-644 109.5,-650 103.5,-650"/>
<text text-anchor="middle" x="70" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M394,-466C394,-466 310,-466 310,-466 304,-466 298,-460 298,-454 298,-454 298,-442 298,-442 298,-436 304,-430 310,-430 310,-430 394,-430 394,-430 400,-430 406,-436 406,-442 406,-442 406,-454 406,-454 406,-460 400,-466 394,-466"/>
<text text-anchor="middle" x="352" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.59,-613.99C110.73,-598.44 142.97,-576.34 175,-566 199.17,-558.2 267.46,-571.46 289,-558 318.62,-539.5 335.81,-501.63 344.54,-475.77"/>
<polygon fill="black" stroke="black" points="347.9,-476.78 347.59,-466.19 341.23,-474.66 347.9,-476.78"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1156,-650C1156,-650 1094,-650 1094,-650 1088,-650 1082,-644 1082,-638 1082,-638 1082,-626 1082,-626 1082,-620 1088,-614 1094,-614 1094,-614 1156,-614 1156,-614 1162,-614 1168,-620 1168,-626 1168,-626 1168,-638 1168,-638 1168,-644 1162,-650 1156,-650"/>
<text text-anchor="middle" x="1125" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M723.5,-76C723.5,-76 676.5,-76 676.5,-76 670.5,-76 664.5,-70 664.5,-64 664.5,-64 664.5,-52 664.5,-52 664.5,-46 670.5,-40 676.5,-40 676.5,-40 723.5,-40 723.5,-40 729.5,-40 735.5,-46 735.5,-52 735.5,-52 735.5,-64 735.5,-64 735.5,-70 729.5,-76 723.5,-76"/>
<text text-anchor="middle" x="700" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M1122.96,-613.99C1114.12,-547.25 1073.25,-300.25 939,-162 885.77,-107.19 798.58,-79.85 745.52,-67.6"/>
<polygon fill="black" stroke="black" points="746.23,-64.17 735.71,-65.42 744.71,-71 746.23,-64.17"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051.5,-650C1051.5,-650 984.5,-650 984.5,-650 978.5,-650 972.5,-644 972.5,-638 972.5,-638 972.5,-626 972.5,-626 972.5,-620 978.5,-614 984.5,-614 984.5,-614 1051.5,-614 1051.5,-614 1057.5,-614 1063.5,-620 1063.5,-626 1063.5,-626 1063.5,-638 1063.5,-638 1063.5,-644 1057.5,-650 1051.5,-650"/>
<text text-anchor="middle" x="1018" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M529.5,-76C529.5,-76 482.5,-76 482.5,-76 476.5,-76 470.5,-70 470.5,-64 470.5,-64 470.5,-52 470.5,-52 470.5,-46 476.5,-40 482.5,-40 482.5,-40 529.5,-40 529.5,-40 535.5,-40 541.5,-46 541.5,-52 541.5,-52 541.5,-64 541.5,-64 541.5,-70 535.5,-76 529.5,-76"/>
<text text-anchor="middle" x="506" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M1013.68,-613.92C995.23,-544.78 916.28,-283.64 748,-162 676.65,-110.43 628.52,-168.88 554,-122 539.63,-112.96 527.95,-97.98 519.71,-84.89"/>
<polygon fill="black" stroke="black" points="522.69,-83.04 514.57,-76.23 516.67,-86.62 522.69,-83.04"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M753,-650C753,-650 723,-650 723,-650 717,-650 711,-644 711,-638 711,-638 711,-626 711,-626 711,-620 717,-614 723,-614 723,-614 753,-614 753,-614 759,-614 765,-620 765,-626 765,-626 765,-638 765,-638 765,-644 759,-650 753,-650"/>
<text text-anchor="middle" x="738" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M724,-206C724,-206 640,-206 640,-206 634,-206 628,-200 628,-194 628,-194 628,-182 628,-182 628,-176 634,-170 640,-170 640,-170 724,-170 724,-170 730,-170 736,-176 736,-182 736,-182 736,-194 736,-194 736,-200 730,-206 724,-206"/>
<text text-anchor="middle" x="682" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M742.34,-613.85C754.57,-562.39 786.02,-405.35 748,-284 739.67,-257.41 720.98,-231.74 705.61,-213.8"/>
<polygon fill="black" stroke="black" points="708.07,-211.3 698.83,-206.12 702.83,-215.93 708.07,-211.3"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M847,-650C847,-650 817,-650 817,-650 811,-650 805,-644 805,-638 805,-638 805,-626 805,-626 805,-620 811,-614 817,-614 817,-614 847,-614 847,-614 853,-614 859,-620 859,-626 859,-626 859,-638 859,-638 859,-644 853,-650 847,-650"/>
<text text-anchor="middle" x="832" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M831.41,-613.82C829.04,-561.61 817.31,-401.23 761,-284 748,-256.93 725.59,-231.06 707.95,-213.17"/>
<polygon fill="black" stroke="black" points="710.29,-210.56 700.73,-206.01 705.37,-215.53 710.29,-210.56"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M387.5,-650C387.5,-650 316.5,-650 316.5,-650 310.5,-650 304.5,-644 304.5,-638 304.5,-638 304.5,-626 304.5,-626 304.5,-620 310.5,-614 316.5,-614 316.5,-614 387.5,-614 387.5,-614 393.5,-614 399.5,-620 399.5,-626 399.5,-626 399.5,-638 399.5,-638 399.5,-644 393.5,-650 387.5,-650"/>
<text text-anchor="middle" x="352" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M352,-613.88C352,-582.31 352,-514.67 352,-476.57"/>
<polygon fill="black" stroke="black" points="355.5,-476.21 352,-466.21 348.5,-476.21 355.5,-476.21"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M577.5,-650C577.5,-650 502.5,-650 502.5,-650 496.5,-650 490.5,-644 490.5,-638 490.5,-638 490.5,-626 490.5,-626 490.5,-620 496.5,-614 502.5,-614 502.5,-614 577.5,-614 577.5,-614 583.5,-614 589.5,-620 589.5,-626 589.5,-626 589.5,-638 589.5,-638 589.5,-644 583.5,-650 577.5,-650"/>
<text text-anchor="middle" x="540" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M530,-466C530,-466 436,-466 436,-466 430,-466 424,-460 424,-454 424,-454 424,-442 424,-442 424,-436 430,-430 436,-430 436,-430 530,-430 530,-430 536,-430 542,-436 542,-442 542,-442 542,-454 542,-454 542,-460 536,-466 530,-466"/>
<text text-anchor="middle" x="483" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M531.55,-604.03C519.66,-566.07 498.34,-497.98 488.39,-466.21"/>
<polygon fill="black" stroke="black" points="528.31,-605.38 534.64,-613.88 534.99,-603.29 528.31,-605.38"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M460,-650C460,-650 430,-650 430,-650 424,-650 418,-644 418,-638 418,-638 418,-626 418,-626 418,-620 424,-614 430,-614 430,-614 460,-614 460,-614 466,-614 472,-620 472,-626 472,-626 472,-638 472,-638 472,-644 466,-650 460,-650"/>
<text text-anchor="middle" x="445" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M450.63,-604.03C458.56,-566.07 472.77,-497.98 479.41,-466.21"/>
<polygon fill="black" stroke="black" points="447.19,-603.37 448.57,-613.88 454.04,-604.8 447.19,-603.37"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-650C236,-650 206,-650 206,-650 200,-650 194,-644 194,-638 194,-638 194,-626 194,-626 194,-620 200,-614 206,-614 206,-614 236,-614 236,-614 242,-614 248,-620 248,-626 248,-626 248,-638 248,-638 248,-644 242,-650 236,-650"/>
<text text-anchor="middle" x="221" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M240.42,-606.27C253.34,-591.79 271.64,-574.68 292,-566 317.2,-555.25 391.49,-572.06 415,-558 449.65,-537.28 469.29,-491.37 477.83,-466.25"/>
<polygon fill="black" stroke="black" points="237.66,-604.1 233.81,-613.97 242.98,-608.66 237.66,-604.1"/>
</g>
<!-- board_cache_hierarchy_l2cache_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M634,-336C634,-336 578,-336 578,-336 572,-336 566,-330 566,-324 566,-324 566,-312 566,-312 566,-306 572,-300 578,-300 578,-300 634,-300 634,-300 640,-300 646,-306 646,-312 646,-312 646,-324 646,-324 646,-330 640,-336 634,-336"/>
<text text-anchor="middle" x="606" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M394.95,-425.36C444.95,-400.16 526.5,-359.06 572.21,-336.03"/>
<polygon fill="black" stroke="black" points="393.35,-422.24 385.99,-429.87 396.5,-428.5 393.35,-422.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M267.5,-466C267.5,-466 234.5,-466 234.5,-466 228.5,-466 222.5,-460 222.5,-454 222.5,-454 222.5,-442 222.5,-442 222.5,-436 228.5,-430 234.5,-430 234.5,-430 267.5,-430 267.5,-430 273.5,-430 279.5,-436 279.5,-442 279.5,-442 279.5,-454 279.5,-454 279.5,-460 273.5,-466 267.5,-466"/>
<text text-anchor="middle" x="251" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M272,-336C272,-336 242,-336 242,-336 236,-336 230,-330 230,-324 230,-324 230,-312 230,-312 230,-306 236,-300 242,-300 242,-300 272,-300 272,-300 278,-300 284,-306 284,-312 284,-312 284,-324 284,-324 284,-330 278,-336 272,-336"/>
<text text-anchor="middle" x="257" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M251.81,-429.74C252.81,-408.36 254.53,-371.69 255.71,-346.44"/>
<polygon fill="black" stroke="black" points="259.21,-346.55 256.18,-336.4 252.22,-346.22 259.21,-346.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M634,-76C634,-76 578,-76 578,-76 572,-76 566,-70 566,-64 566,-64 566,-52 566,-52 566,-46 572,-40 578,-40 578,-40 634,-40 634,-40 640,-40 646,-46 646,-52 646,-52 646,-64 646,-64 646,-70 640,-76 634,-76"/>
<text text-anchor="middle" x="606" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M440,-76C440,-76 384,-76 384,-76 378,-76 372,-70 372,-64 372,-64 372,-52 372,-52 372,-46 378,-40 384,-40 384,-40 440,-40 440,-40 446,-40 452,-46 452,-52 452,-52 452,-64 452,-64 452,-70 446,-76 440,-76"/>
<text text-anchor="middle" x="412" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M666.6,-161.06C651.62,-135.83 629.29,-98.22 616.33,-76.4"/>
<polygon fill="black" stroke="black" points="663.64,-162.93 671.75,-169.74 669.65,-159.35 663.64,-162.93"/>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M631.86,-166.44C627.54,-164.87 623.21,-163.36 619,-162 550.51,-139.79 522.44,-161.14 462,-122 444.19,-110.46 429.9,-90.42 421.23,-76.03"/>
<polygon fill="black" stroke="black" points="630.68,-169.73 641.27,-169.96 633.13,-163.18 630.68,-169.73"/>
</g>
<!-- board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M598,-206C598,-206 504,-206 504,-206 498,-206 492,-200 492,-194 492,-194 492,-182 492,-182 492,-176 498,-170 504,-170 504,-170 598,-170 598,-170 604,-170 610,-176 610,-182 610,-182 610,-194 610,-194 610,-200 604,-206 598,-206"/>
<text text-anchor="middle" x="551" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M723.5,-336C723.5,-336 676.5,-336 676.5,-336 670.5,-336 664.5,-330 664.5,-324 664.5,-324 664.5,-312 664.5,-312 664.5,-306 670.5,-300 676.5,-300 676.5,-300 723.5,-300 723.5,-300 729.5,-300 735.5,-306 735.5,-312 735.5,-312 735.5,-324 735.5,-324 735.5,-330 729.5,-336 723.5,-336"/>
<text text-anchor="middle" x="700" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M669.51,-293.37C654.15,-281.25 635.36,-266.11 619,-252 601.57,-236.97 582.4,-219.07 568.86,-206.2"/>
<polygon fill="black" stroke="black" points="667.62,-296.34 677.65,-299.76 671.95,-290.83 667.62,-296.34"/>
</g>
</g>
</svg>
