Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/JM/Xilinx/Projekty/FFT/WORK/TB_ALU_convert_isim_beh.exe" -prj "C:/Users/JM/Xilinx/Projekty/FFT/WORK/TB_ALU_convert_beh.prj" "work.TB_ALU_convert" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/JM/Xilinx/Projekty/FFT/WORK/../SOURCES/CORDIC_IP_sqrt/CORDIC_sqrt.vhd" into library work
Parsing VHDL file "C:/Users/JM/Xilinx/Projekty/FFT/WORK/../SOURCES/ALU_convert.vhd" into library work
Parsing VHDL file "C:/Users/JM/Xilinx/Projekty/FFT/WORK/../SOURCES/TB_ALU_convert.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package mult_gen_pkg_v11_0
Compiling package cordic_v4_0_pack
Compiling architecture behavioral of entity cordic_v4_0 [\cordic_v4_0(2,6,0,2,"spartan3",...]
Compiling architecture cordic_sqrt_a of entity CORDIC_sqrt [cordic_sqrt_default]
Compiling architecture behavioral of entity ALU_convert [\ALU_convert(32768)\]
Compiling architecture behavior of entity tb_alu_convert
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/JM/Xilinx/Projekty/FFT/WORK/TB_ALU_convert_isim_beh.exe
Fuse Memory Usage: 43792 KB
Fuse CPU Usage: 1154 ms
