#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d2fa1ad2020 .scope module, "reset_final_tb" "reset_final_tb" 2 3;
 .timescale -9 -12;
v0x5d2fa1afdfc0_0 .var "A1", 4 0;
v0x5d2fa1afe0a0_0 .var "A2", 4 0;
v0x5d2fa1afe140_0 .var "A3", 4 0;
v0x5d2fa1afe1e0_0 .net "RD1", 31 0, L_0x5d2fa1acdd00;  1 drivers
v0x5d2fa1afe280_0 .net "RD2", 31 0, L_0x5d2fa1ace3f0;  1 drivers
v0x5d2fa1afe320_0 .var "WD", 31 0;
v0x5d2fa1afe3f0_0 .var "WE", 0 0;
v0x5d2fa1afe4c0_0 .var "clk", 0 0;
v0x5d2fa1afe590_0 .var "rst", 0 0;
S_0x5d2fa1adf8d0 .scope module, "uut" "Register_File" 2 9, 3 1 0, S_0x5d2fa1ad2020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x5d2fa1acdd00 .functor BUFZ 32, L_0x5d2fa1afe660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d2fa1ace3f0 .functor BUFZ 32, L_0x5d2fa1afe940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d2fa1acde60_0 .net "Address1", 4 0, v0x5d2fa1afdfc0_0;  1 drivers
v0x5d2fa1ace550_0 .net "Address2", 4 0, v0x5d2fa1afe0a0_0;  1 drivers
v0x5d2fa1acf4e0_0 .net "Address3", 4 0, v0x5d2fa1afe140_0;  1 drivers
v0x5d2fa1ad1310_0 .net "RD1", 31 0, L_0x5d2fa1acdd00;  alias, 1 drivers
v0x5d2fa1afd370_0 .net "RD2", 31 0, L_0x5d2fa1ace3f0;  alias, 1 drivers
v0x5d2fa1afd4a0 .array "Register", 0 31, 31 0;
v0x5d2fa1afd560_0 .net "WD3", 31 0, v0x5d2fa1afe320_0;  1 drivers
v0x5d2fa1afd640_0 .net "WriteEnable3", 0 0, v0x5d2fa1afe3f0_0;  1 drivers
v0x5d2fa1afd700_0 .net *"_ivl_0", 31 0, L_0x5d2fa1afe660;  1 drivers
v0x5d2fa1afd7e0_0 .net *"_ivl_10", 6 0, L_0x5d2fa1afe9e0;  1 drivers
L_0x78e4fd0c4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d2fa1afd8c0_0 .net *"_ivl_13", 1 0, L_0x78e4fd0c4060;  1 drivers
v0x5d2fa1afd9a0_0 .net *"_ivl_2", 6 0, L_0x5d2fa1afe760;  1 drivers
L_0x78e4fd0c4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d2fa1afda80_0 .net *"_ivl_5", 1 0, L_0x78e4fd0c4018;  1 drivers
v0x5d2fa1afdb60_0 .net *"_ivl_8", 31 0, L_0x5d2fa1afe940;  1 drivers
v0x5d2fa1afdc40_0 .net "clk", 0 0, v0x5d2fa1afe4c0_0;  1 drivers
v0x5d2fa1afdd00_0 .var/i "i", 31 0;
v0x5d2fa1afdde0_0 .net "rst", 0 0, v0x5d2fa1afe590_0;  1 drivers
E_0x5d2fa1adc240 .event posedge, v0x5d2fa1afdc40_0;
L_0x5d2fa1afe660 .array/port v0x5d2fa1afd4a0, L_0x5d2fa1afe760;
L_0x5d2fa1afe760 .concat [ 5 2 0 0], v0x5d2fa1afdfc0_0, L_0x78e4fd0c4018;
L_0x5d2fa1afe940 .array/port v0x5d2fa1afd4a0, L_0x5d2fa1afe9e0;
L_0x5d2fa1afe9e0 .concat [ 5 2 0 0], v0x5d2fa1afe0a0_0, L_0x78e4fd0c4060;
    .scope S_0x5d2fa1adf8d0;
T_0 ;
    %wait E_0x5d2fa1adc240;
    %load/vec4 v0x5d2fa1afdde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d2fa1afdd00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5d2fa1afdd00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5d2fa1afdd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d2fa1afd4a0, 0, 4;
    %load/vec4 v0x5d2fa1afdd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d2fa1afdd00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d2fa1afd640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5d2fa1acf4e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5d2fa1afd560_0;
    %load/vec4 v0x5d2fa1acf4e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d2fa1afd4a0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d2fa1ad2020;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x5d2fa1afe4c0_0;
    %inv;
    %store/vec4 v0x5d2fa1afe4c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d2fa1ad2020;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2fa1afe4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2fa1afe590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2fa1afe3f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d2fa1afdfc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d2fa1afe0a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d2fa1afe140_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d2fa1afe320_0, 0, 32;
    %wait E_0x5d2fa1adc240;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2fa1afe590_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2fa1afe3f0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5d2fa1afe140_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x5d2fa1afe320_0, 0, 32;
    %wait E_0x5d2fa1adc240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2fa1afe3f0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5d2fa1afdfc0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 27 "$display", "After write R5: RD1=%08x", v0x5d2fa1afe1e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2fa1afe3f0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5d2fa1afe140_0, 0, 5;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x5d2fa1afe320_0, 0, 32;
    %wait E_0x5d2fa1adc240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2fa1afe3f0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5d2fa1afe0a0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 33 "$display", "After write R10: RD2=%08x", v0x5d2fa1afe280_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5d2fa1afdfc0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5d2fa1afe0a0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call 2 37 "$display", "Before reset: R5=%08x, R10=%08x", v0x5d2fa1afe1e0_0, v0x5d2fa1afe280_0 {0 0 0};
    %vpi_call 2 40 "$display", "Applying reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d2fa1afe590_0, 0, 1;
    %wait E_0x5d2fa1adc240;
    %delay 1000, 0;
    %vpi_call 2 44 "$display", "After reset clock: R5=%08x, R10=%08x", v0x5d2fa1afe1e0_0, v0x5d2fa1afe280_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d2fa1afe590_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 48 "$display", "After releasing reset: R5=%08x, R10=%08x", v0x5d2fa1afe1e0_0, v0x5d2fa1afe280_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reset_final.v";
    "../src/Register_File.v";
