Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr  6 14:34:45 2025
| Host         : sudescmptr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (10)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.062ns  (logic 3.196ns (63.128%)  route 1.866ns (36.872%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE                         0.000     0.000 r  tx_reg/C
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  tx_reg/Q
                         net (fo=1, routed)           1.866     2.384    tx_OBUF
    W11                  OBUF (Prop_obuf_I_O)         2.678     5.062 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.062    tx
    W11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 3.199ns (64.499%)  route 1.761ns (35.501%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  busy_reg/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  busy_reg/Q
                         net (fo=6, routed)           1.761     2.279    busy_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         2.681     4.960 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     4.960    busy
    Y11                                                               r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_ready_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 3.185ns (64.893%)  route 1.723ns (35.107%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDPE                         0.000     0.000 r  tx_ready_reg/C
    SLICE_X0Y16          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  tx_ready_reg/Q
                         net (fo=12, routed)          1.723     2.241    tx_ready_OBUF
    U8                   OBUF (Prop_obuf_I_O)         2.667     4.908 r  tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     4.908    tx_ready
    U8                                                                r  tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            bit_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.482ns (34.667%)  route 2.793ns (65.333%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 r  busy_i_2/O
                         net (fo=11, routed)          0.649     3.413    tx1
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.331     3.744 r  bit_index[3]_i_1/O
                         net (fo=4, routed)           0.531     4.275    bit_index[3]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  bit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            bit_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.482ns (34.667%)  route 2.793ns (65.333%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 r  busy_i_2/O
                         net (fo=11, routed)          0.649     3.413    tx1
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.331     3.744 r  bit_index[3]_i_1/O
                         net (fo=4, routed)           0.531     4.275    bit_index[3]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  bit_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            bit_index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.275ns  (logic 1.482ns (34.667%)  route 2.793ns (65.333%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 r  busy_i_2/O
                         net (fo=11, routed)          0.649     3.413    tx1
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.331     3.744 r  bit_index[3]_i_1/O
                         net (fo=4, routed)           0.531     4.275    bit_index[3]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  bit_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            busy_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.226ns  (logic 1.482ns (35.070%)  route 2.744ns (64.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 r  busy_i_2/O
                         net (fo=11, routed)          0.752     3.515    tx1
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.331     3.846 r  busy_i_1/O
                         net (fo=2, routed)           0.379     4.226    sending
    SLICE_X0Y16          FDCE                                         r  busy_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            tx_ready_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.226ns  (logic 1.482ns (35.070%)  route 2.744ns (64.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 r  busy_i_2/O
                         net (fo=11, routed)          0.752     3.515    tx1
    SLICE_X0Y16          LUT6 (Prop_lut6_I5_O)        0.331     3.846 r  busy_i_1/O
                         net (fo=2, routed)           0.379     4.226    sending
    SLICE_X0Y16          FDPE                                         r  tx_ready_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            clk_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.129ns  (logic 1.482ns (35.893%)  route 2.647ns (64.107%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 f  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 f  busy_i_2/O
                         net (fo=11, routed)          1.034     3.798    tx1
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.331     4.129 r  clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.129    p_1_in[7]
    SLICE_X1Y17          FDCE                                         r  clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_valid
                            (input port)
  Destination:            clk_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.118ns  (logic 1.482ns (35.988%)  route 2.636ns (64.012%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  data_in_valid (IN)
                         net (fo=0)                   0.000     0.000    data_in_valid
    Y7                   IBUF (Prop_ibuf_I_O)         0.998     0.998 f  data_in_valid_IBUF_inst/O
                         net (fo=11, routed)          1.613     2.611    data_in_valid_IBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.153     2.764 f  busy_i_2/O
                         net (fo=11, routed)          1.023     3.787    tx1
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.331     4.118 r  clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.118    p_1_in[6]
    SLICE_X1Y17          FDCE                                         r  clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_ready_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            clk_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.234%)  route 0.084ns (28.766%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDPE                         0.000     0.000 r  tx_ready_reg/C
    SLICE_X0Y16          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  tx_ready_reg/Q
                         net (fo=12, routed)          0.084     0.248    tx_ready_OBUF
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.293 r  clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    p_1_in[0]
    SLICE_X1Y16          FDCE                                         r  clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.270%)  route 0.133ns (41.730%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE                         0.000     0.000 r  clk_counter_reg[0]/C
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_counter_reg[0]/Q
                         net (fo=7, routed)           0.133     0.274    clk_counter[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.319 r  clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    p_1_in[1]
    SLICE_X0Y15          FDCE                                         r  clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.689%)  route 0.136ns (42.311%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  clk_counter_reg[6]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_counter_reg[6]/Q
                         net (fo=4, routed)           0.136     0.277    clk_counter[6]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.322 r  clk_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.322    p_1_in[8]
    SLICE_X0Y15          FDCE                                         r  clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  clk_counter_reg[6]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_counter_reg[6]/Q
                         net (fo=4, routed)           0.145     0.286    clk_counter[6]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.331    p_1_in[6]
    SLICE_X1Y17          FDCE                                         r  clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.246ns (73.167%)  route 0.090ns (26.833%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  bit_index_reg[2]/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  bit_index_reg[2]/Q
                         net (fo=3, routed)           0.090     0.238    bit_index_reg[2]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.098     0.336 r  bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     0.336    bit_index[3]_i_2_n_0
    SLICE_X0Y17          FDCE                                         r  bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  clk_counter_reg[5]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_counter_reg[5]/Q
                         net (fo=3, routed)           0.168     0.309    clk_counter[5]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_1_in[5]
    SLICE_X1Y17          FDCE                                         r  clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.072%)  route 0.178ns (48.928%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  clk_counter_reg[7]/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_counter_reg[7]/Q
                         net (fo=12, routed)          0.178     0.319    clk_counter[7]
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.364 r  clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.364    p_1_in[7]
    SLICE_X1Y17          FDCE                                         r  clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bit_index_reg[0]/Q
                         net (fo=6, routed)           0.191     0.332    bit_index_reg[0]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.045     0.377 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    bit_index[0]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.209ns (53.818%)  route 0.179ns (46.182%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  clk_counter_reg[8]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_counter_reg[8]/Q
                         net (fo=12, routed)          0.179     0.343    clk_counter[8]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.388 r  clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    p_1_in[2]
    SLICE_X1Y16          FDCE                                         r  clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.209ns (53.680%)  route 0.180ns (46.320%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  clk_counter_reg[8]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clk_counter_reg[8]/Q
                         net (fo=12, routed)          0.180     0.344    clk_counter[8]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  clk_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.389    p_1_in[4]
    SLICE_X1Y16          FDCE                                         r  clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





