
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ravencus' on host 'ravencus-ubt' (Linux_x86_64 version 5.15.0-60-generic) on Sun Feb 12 18:18:51 EST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ravencus/Desktop/8893_project/MultiFPGA/HLS/memory_kernel'
Sourcing Tcl script 'mem_kernel.tcl'
INFO: [HLS 200-1510] Running: source mem_kernel.tcl
INFO: [HLS 200-1510] Running: open_project -reset memory_kernel 
INFO: [HLS 200-10] Opening and resetting project '/home/ravencus/Desktop/8893_project/MultiFPGA/HLS/memory_kernel/memory_kernel'.
WARNING: [HLS 200-40] No /home/ravencus/Desktop/8893_project/MultiFPGA/HLS/memory_kernel/memory_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files mem_sfpp.cpp 
INFO: [HLS 200-10] Adding design file 'mem_sfpp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_mem_sfpp.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb_mem_sfpp.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tb_mem_sfpp 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/home/ravencus/Desktop/8893_project/MultiFPGA/HLS/memory_kernel/memory_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ravencus/Desktop/8893_project/MultiFPGA/HLS/memory_kernel/memory_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 200MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../tb_mem_sfpp.cpp in debug mode
   Compiling ../../../../mem_sfpp.cpp in debug mode
   Generating csim.exe
Success
1804289383 846930886 1681692777 1714636915 1957747793 
1804289383 846930886 1681692777 1714636915 1957747793 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.29 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.78 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-112] Total CPU user time: 3.7 seconds. Total CPU system time: 0.85 seconds. Total elapsed time: 2.96 seconds; peak allocated memory: 459.469 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Feb 12 18:18:54 2023...
