LIBRARY ieee  ; 
LIBRARY std  ; 
USE ieee.std_logic_1164.all  ; 
USE ieee.std_logic_textio.all  ; 
USE ieee.std_logic_unsigned.all  ; 
USE std.textio.all  ; 
ENTITY sorter_tb  IS 
END ; 
 
ARCHITECTURE sorter_tb_arch OF sorter_tb IS
  SIGNAL Complete   :  STD_LOGIC  ; 
  SIGNAL Data   :  STD_LOGIC_VECTOR (7 downto 0)  ; 
  SIGNAL clk   :  STD_LOGIC  ; 
  SIGNAL reset   :  STD_LOGIC  ; 
  SIGNAL launch   :  STD_LOGIC  ; 
  COMPONENT Sorter  
    PORT ( 
      Complete  : out STD_LOGIC ; 
      Data  : out STD_LOGIC_VECTOR (7 downto 0) ; 
      clk  : in STD_LOGIC ; 
      reset  : in STD_LOGIC ; 
      launch  : in STD_LOGIC ); 
  END COMPONENT ; 
BEGIN
  DUT  : Sorter  
    PORT MAP ( 
      Complete   => Complete  ,
      Data   => Data  ,
      clk   => clk  ,
      reset   => reset  ,
      launch   => launch   ) ; 



-- "Clock Pattern" : dutyCycle = 50
-- Start Time = 0 ns, End Time = 1 us, Period = 20 ns
  Process
	Begin
	 clk  <= '0'  ;
	wait for 10 ns ;
-- 10 ns, single loop till start period.
	for Z in 1 to 49
	loop
	    clk  <= '1'  ;
	   wait for 10 ns ;
	    clk  <= '0'  ;
	   wait for 10 ns ;
-- 990 ns, repeat pattern in loop.
	end  loop;
	 clk  <= '1'  ;
	wait for 10 ns ;
-- dumped values till 1 us
	wait;
 End Process;
END;
