author: Bryant, Randal E.
author_list:
- affiliation: []
  family: Bryant
  given: Randal E.
citations:
- author: S.B. Akers
  doi: 10.1109/TC.1978.1675141
  first-page: '509'
  issue: '6'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Akers, S.B.: Binary decision diagrams. IEEE Trans. Comput. C-27(6),
    509–516 (1978)'
  volume: C-27
  year: '1978'
- author: L. Alfaro de
  first-page: '395'
  series-title: LNCS
  unstructured: 'de Alfaro, L., Kwiatkowska, M., Parker, G.N.D., Segala, R.: Symbolic
    model checking of probabilistic processes using MTBDDs and the Kronecker representation.
    In: Graf, S., Schwartzbach, M. (eds.) Tools and Algorithms for the Construction
    and Analysis of Systems (TACAS). LNCS, vol. 1785, pp. 395–410. Springer, Heidelberg
    (2000)'
  volume-title: Tools and Algorithms for the Construction and Analysis of Systems
    (TACAS)
  year: '2000'
- author: F.A. Aloul
  first-page: '443'
  unstructured: 'Aloul, F.A., Markov, I.L., Sakallah, K.A.: Faster SAT and smaller
    BDDs via common function structure. In: Proc. of the Intl. Conf. on Computer-Aided
    Design (ICCAD), pp. 443–448. IEEE, Piscataway (2001)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '2001'
- author: R. Alur
  doi: 10.1016/0304-3975(94)90010-8
  first-page: '183'
  issue: '2'
  journal-title: Theor. Comput. Sci.
  unstructured: 'Alur, R., Dill, D.: A theory of timed automata. Theor. Comput. Sci.
    126(2), 183–235 (1994)'
  volume: '126'
  year: '1994'
- author: P. Ashar
  first-page: '622'
  unstructured: 'Ashar, P., Cheong, M.: Efficient breadth-first manipulation of binary
    decision diagrams. In: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD),
    pp. 622–627. IEEE, Piscataway (1994)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1994'
- author: A. Aziz
  first-page: '283'
  unstructured: 'Aziz, A., Taşiran, S., Brayton, R.K.: BDD variable ordering for interacting
    finite state machines. In: Proc. of the 31st ACM/IEEE Design Automation Conf.
    (DAC), pp. 283–288. ACM/IEEE, New York/Piscataway (1994)'
  volume-title: Proc. of the 31st ACM/IEEE Design Automation Conf. (DAC)
  year: '1994'
- author: R.I. Bahar
  first-page: '188'
  unstructured: 'Bahar, R.I., Frohm, E.A., Gaona, C.M., Hachtel, G.D., Macii, E.,
    Pardo, A., Somenzi, F.: Algebraic decision diagrams and their applications. In:
    Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD), pp. 188–191. IEEE,
    Piscataway (1993)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1993'
- author: C.W. Barrett
  unstructured: 'Barrett, C.W., Tinelli, C.: Satisfiability modulo theories. In: Clarke,
    E.M., Henzinger, T.A., Veith, H., Bloem, R. (eds.) Handbook of Model Checking.
    Springer, Heidelberg (2018)'
  volume-title: Handbook of Model Checking
  year: '2018'
- author: B. Bollig
  doi: 10.1109/12.537122
  first-page: '993'
  issue: '9'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Bollig, B., Wegener, I.: Improving the variable ordering of OBDDs
    is NP-complete. IEEE Trans. Comput. 45(9), 993–1002 (1996)'
  volume: '45'
  year: '1996'
- author: S. Bose
  first-page: '759'
  unstructured: 'Bose, S., Fisher, A.L.: Automatic verification of synchronous circuits
    using symbolic logic simulation and temporal logic. In: Claesen, L. (ed.) Proc.
    of the IMEC-IFIP Intl. Workshop on Applied Formal Methods for Correct VLSI Design,
    pp. 759–764 (1989)'
  volume-title: Proc. of the IMEC-IFIP Intl. Workshop on Applied Formal Methods for
    Correct VLSI Design
  year: '1989'
- author: P. Bouyer
  unstructured: 'Bouyer, P., Fahrenberg, U., Larsen, K.G., Markey, N., Ouaknine, J.,
    Worrell, J.: Model checking real-time systems. In: Clarke, E.M., Henzinger, T.A.,
    Veith, H., Bloem, R. (eds.) Handbook of Model Checking. Springer, Heidelberg (2018)'
  volume-title: Handbook of Model Checking
  year: '2018'
- author: K.S. Brace
  doi: 10.1145/123186.123222
  first-page: '40'
  unstructured: 'Brace, K.S., Rudell, R.L., Bryant, R.E.: Efficient implementation
    of a BDD package. In: Proc. of the 27th ACM/IEEE Design Automation Conf. (DAC),
    pp. 40–45. ACM/IEEE, New York/Piscataway (1990)'
  volume-title: Proc. of the 27th ACM/IEEE Design Automation Conf. (DAC)
  year: '1990'
- author: R.K. Brayton
  doi: 10.1007/978-1-4613-2821-6
  unstructured: 'Brayton, R.K., Hachtel, G.D., McMullen, C.T., Sangiovanni-Vincentelli,
    A.L.: Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic, Norwell
    (1984)'
  volume-title: Logic Minimization Algorithms for VLSI Synthesis
  year: '1984'
- author: F.M. Brown
  doi: 10.1007/978-1-4757-2078-5
  unstructured: 'Brown, F.M.: Boolean Reasoning. Kluwer Academic, Norwell (1990)'
  volume-title: Boolean Reasoning
  year: '1990'
- author: R.E. Bryant
  doi: 10.1109/TC.1986.1676819
  first-page: '677'
  issue: '8'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Bryant, R.E.: Graph-based algorithms for Boolean function manipulation.
    IEEE Trans. Comput. C-35(8), 677–691 (1986)'
  volume: C-35
  year: '1986'
- author: R.E. Bryant
  doi: 10.1109/12.73590
  first-page: '205'
  issue: '2'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Bryant, R.E.: On the complexity of VLSI implementations and graph
    representations of Boolean functions with application to integer multiplication.
    IEEE Trans. Comput. 40(2), 205–213 (1991)'
  volume: '40'
  year: '1991'
- author: R.E. Bryant
  doi: 10.1145/136035.136043
  first-page: '293'
  issue: '3'
  journal-title: ACM Comput. Surv.
  unstructured: 'Bryant, R.E.: Symbolic Boolean manipulation with ordered binary decision
    diagrams. ACM Comput. Surv. 24(3), 293–318 (1992)'
  volume: '24'
  year: '1992'
- author: R.E. Bryant
  first-page: '236'
  unstructured: 'Bryant, R.E.: Binary decision diagrams and beyond: Enabling technologies
    for formal verification. In: Proc. of the Intl. Conf. on Computer-Aided Design
    (ICCAD), pp. 236–243. IEEE, Piscataway (1995)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1995'
- author: R.E. Bryant
  doi: 10.1007/978-3-540-69850-0_9
  first-page: '145'
  series-title: LNCS
  unstructured: 'Bryant, R.E.: A view from the engine room: Computational support
    for symbolic model checking. In: Grumberg, O., Veith, H. (eds.) 25 Years of Model
    Checking. LNCS, vol. 5000, pp. 145–149. Springer, Heidelberg (2008)'
  volume-title: 25 Years of Model Checking
  year: '2008'
- author: J.R. Burch
  doi: 10.1109/43.275352
  first-page: '401'
  issue: '4'
  journal-title: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
  unstructured: 'Burch, J.R., Clarke, E.M., Long, D.E., McMillan, K.L.: Symbolic model
    checking for sequential circuit verification. IEEE Trans. Comput.-Aided Des. Integr.
    Circuits Syst. 13(4), 401–424 (1994)'
  volume: '13'
  year: '1994'
- author: J.R. Burch
  doi: 10.1016/0890-5401(92)90017-A
  first-page: '142'
  issue: '2'
  journal-title: Inf. Comput.
  unstructured: 'Burch, J.R., Clarke, E.M., McMillan, K.L., Dill, D.L., Hwang, L.J.:
    Symbolic model checking: 1020$10^{20}$ states and beyond. Inf. Comput. 98(2),
    142–170 (1992)'
  volume: '98'
  year: '1992'
- author: S. Chaki
  unstructured: 'Chaki, S., Gurfinkel, A.: BDD-based symbolic model checking. In:
    Clarke, E.M., Henzinger, T.A., Veith, H., Bloem, R. (eds.) Handbook of Model Checking.
    Springer, Heidelberg (2018)'
  volume-title: Handbook of Model Checking
  year: '2018'
- author: S. Chaki
  first-page: '53'
  unstructured: 'Chaki, S., Gurfinkel, A., Strichman, O.: Decision diagrams for linear
    arithmetic. In: Biere, A., Pixley, C. (eds.) Formal Methods in Computer-Aided
    Design (FMCAD), pp. 53–60. IEEE, Piscataway (2009)'
  volume-title: Formal Methods in Computer-Aided Design (FMCAD)
  year: '2009'
- author: G. Ciardo
  doi: 10.1007/s10009-005-0188-7
  first-page: '4'
  journal-title: Int. J. Softw. Tools Technol. Transf.
  unstructured: 'Ciardo, G., Marmorstein, R., Siminiceanu, R.: The saturation algorithm
    for symbolic state-space exploration. Int. J. Softw. Tools Technol. Transf. 8,
    4–25 (2006)'
  volume: '8'
  year: '2006'
- author: O. Coudert
  doi: 10.1007/3-540-52148-8_30
  first-page: '365'
  series-title: LNCS
  unstructured: 'Coudert, O., Berthet, C., Madre, J.C.: Verification of synchronous
    sequential machines based on symbolic execution. In: Sifakis, J. (ed.) Proc. of
    the Workshop on Automatic Verification Methods for Finite State Systems. LNCS,
    vol. 407, pp. 365–373. Springer, Heidelberg (1989)'
  volume-title: Proc. of the Workshop on Automatic Verification Methods for Finite
    State Systems
  year: '1989'
- author: R. Damiano
  first-page: '818'
  unstructured: 'Damiano, R., Kukula, J.: Checking satisfiability of a conjunction
    of BDDs. In: Proc. of the 40th ACM/IEEE Design Automation Conf. (DAC), pp. 818–923.
    ACM/IEEE, New York/Piscataway (2003)'
  volume-title: Proc. of the 40th ACM/IEEE Design Automation Conf. (DAC)
  year: '2003'
- author: M. Davis
  doi: 10.1145/368273.368557
  first-page: '394'
  issue: '7'
  journal-title: Commun. ACM
  unstructured: 'Davis, M., Logemann, G., Loveland, D.: A machine program for theorem-proving.
    Commun. ACM 5(7), 394–397 (1962)'
  volume: '5'
  year: '1962'
- author: M. Davis
  doi: 10.1145/321033.321034
  first-page: '201'
  journal-title: J. ACM
  unstructured: 'Davis, M., Putnam, H.: A computing procedure for quantification theory.
    J. ACM 3, 201–215 (1960)'
  volume: '3'
  year: '1960'
- author: T. Dijk van
  unstructured: 'van Dijk, T., Laarman, A.W., van de Pol, J.C.: Multi-core BDD operations
    for symbolic reachability. In: 11th Intl. Workshop on Parallel and Distributed
    Methods in Verification (PDMC) (2012)'
  volume-title: 11th Intl. Workshop on Parallel and Distributed Methods in Verification
    (PDMC)
  year: '2012'
- author: R. Drechsler
  doi: 10.1109/43.905674
  first-page: '51'
  issue: '1'
  journal-title: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
  unstructured: 'Drechsler, R., Günther, W., Somenzi, F.: Using lower bounds during
    dynamic BDD minimization. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
    20(1), 51–57 (2001)'
  volume: '20'
  year: '2001'
- author: R. Drechsler
  first-page: '112'
  issue: '2'
  journal-title: Int. J. Softw. Tools Technol. Transf.
  unstructured: 'Drechsler, R., Sieling, D.: Binary decision diagrams in theory and
    practice. Int. J. Softw. Tools Technol. Transf. 3(2), 112–136 (2001)'
  volume: '3'
  year: '2001'
- author: S.J. Friedman
  doi: 10.1109/12.53586
  first-page: '710'
  issue: '5'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Friedman, S.J., Supowit, K.J.: Finding the optimum variable ordering
    for binary decision diagrams. IEEE Trans. Comput. 39(5), 710–713 (1990)'
  volume: '39'
  year: '1990'
- author: M. Fujita
  first-page: '2'
  unstructured: 'Fujita, M., Fujisawa, H., Kawato, N.: Evaluation and improvements
    of Boolean comparison method based on binary decision diagrams. In: Proc. of the
    Intl. Conf. on Computer-Aided Design (ICCAD), pp. 2–5. IEEE, Piscataway (1988)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1988'
- author: M. Fujita
  doi: 10.1023/A:1008647823331
  first-page: '149'
  journal-title: Form. Methods Syst. Des.
  unstructured: 'Fujita, M., McGeer, P.C., Yang, J.C.: Multi-terminal binary decision
    diagrams: an efficient data structure for matrix representation. Form. Methods
    Syst. Des. 10, 149–169 (1997)'
  volume: '10'
  year: '1997'
- author: M.R. Garey
  unstructured: 'Garey, M.R., Johnson, D.S.: Computers and Intractability. Freeman,
    New York (1979)'
  volume-title: Computers and Intractability
  year: '1979'
- author: W. Gunther
  first-page: '323'
  unstructured: 'Gunther, W., Drechsler, R.: Minimization of free BDDs. In: Proc.
    of the 1999 Conf. on Asia South Pacific Design Automation (ASP-DAC), pp. 323–326.
    IEEE, Piscataway (1999)'
  volume-title: Proc. of the 1999 Conf. on Asia South Pacific Design Automation (ASP-DAC)
  year: '1999'
- author: T. Heyman
  doi: 10.1007/10722167_6
  first-page: '20'
  series-title: LNCS
  unstructured: 'Heyman, T., Geist, D., Grumberg, O., Shuster, A.: Achieving scalability
    in parallel reachability analysis of very large circuits. In: Emerson, E.A., Sistla,
    A.P. (eds.) Proc. of the 12th Intl. Conf. of Computer Aided Verification (CAV).
    LNCS, vol. 1855, pp. 20–35. Springer, Heidelberg (2000)'
  volume-title: Proc. of the 12th Intl. Conf. of Computer Aided Verification (CAV)
  year: '2000'
- author: J. Huang
  doi: 10.1007/11527695_13
  first-page: '157'
  series-title: LNCS
  unstructured: 'Huang, J., Darwiche, A.: Using DPLL for efficient OBDD construction.
    In: Hoos, H.H., Mitchell, D.G. (eds.) Theory and Applications of Satisfiability
    Testing (SAT). LNCS, vol. 3542, pp. 157–172. Springer, Heidelberg (2005)'
  volume-title: Theory and Applications of Satisfiability Testing (SAT)
  year: '2005'
- author: S.W. Jeong
  unstructured: 'Jeong, S.W., Plessier, B., Hachtel, G.D., Somenzi, F.: Variable ordering
    and selection of FSM traversal. In: Proc. of the Intl. Conf. on Computer-Aided
    Design (ICCAD). IEEE, Piscataway (1991)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1991'
- author: T. Kam
  first-page: '9'
  issue: 1–2
  journal-title: Mult. Valued Log.
  unstructured: 'Kam, T., Villa, T., Brayton, R.K., Sangiovanni-Vincentelli, A.L.:
    Multi-valued decision diagrams: theory and applications. Mult. Valued Log. 4(1–2),
    9–62 (1998)'
  volume: '4'
  year: '1998'
- author: D.S. Knuth
  unstructured: 'Knuth, D.S.: The Art of Computer Programming, vol. 4: Combinatorial
    Algorithms. Addison-Wesley, Reading (2011)'
  volume-title: 'The Art of Computer Programming, vol. 4: Combinatorial Algorithms'
  year: '2011'
- author: D. Kunkle
  doi: 10.1145/1837210.1837222
  first-page: '63'
  unstructured: 'Kunkle, D., Slavici, V., Cooperman, G.: Parallel disk-based computation
    for large, monolithic binary decision diagrams. In: Maza, M.M., Roch, J.-L. (eds.)
    Proc. of the 4th Intl. Workshop on Parallel and Symbolic Computation (PASCO),
    pp. 63–72. ACM, New York (2010)'
  volume-title: Proc. of the 4th Intl. Workshop on Parallel and Symbolic Computation
    (PASCO)
  year: '2010'
- author: M. Kwiatkowska
  first-page: '113'
  series-title: LNCS
  unstructured: 'Kwiatkowska, M., Norman, G., Parker, D.P.: Probabilistic symbolic
    model checker. In: Field, T., Harrison, P.G., Bradley, J., Harder, U. (eds.) Computer
    Performance Evaluation: Modelling Techniques and Tools (TOOLS). LNCS, vol. 2324,
    pp. 113–140. Springer, Heidelberg (2002)'
  volume-title: 'Computer Performance Evaluation: Modelling Techniques and Tools (TOOLS)'
  year: '2002'
- author: K.G. Larsen
  first-page: '271'
  issue: '3'
  journal-title: Nord. J. Comput.
  unstructured: 'Larsen, K.G., Pearson, J., Weise, C., Yi, W.: Clock difference diagrams.
    Nord. J. Comput. 6(3), 271–298 (1999)'
  volume: '6'
  year: '1999'
- author: J.C. Madre
  first-page: '205'
  unstructured: 'Madre, J.C., Billon, J.P.: Proving circuit correctness using formal
    comparison between expected and extracted behaviour. In: Proc. of the 25th ACM/IEEE
    Design Automation Conf. (DAC), pp. 205–210. ACM/IEEE, New York/Piscataway (1988)'
  volume-title: Proc. of the 25th ACM/IEEE Design Automation Conf. (DAC)
  year: '1988'
- author: S. Malik
  first-page: '6'
  unstructured: 'Malik, S., Wang, A., Brayton, R.K., Sangiovanni-Vincentelli, A.L.:
    Logic verification using binary decision diagrams in a logic synthesis environment.
    In: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD), pp. 6–9. IEEE,
    Piscataway (1988)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1988'
- author: J. Marques-Silva
  unstructured: 'Marques-Silva, J., Malik, S.: Propositional SAT solving. In: Clarke,
    E.M., Henzinger, T.A., Veith, H., Bloem, R. (eds.) Handbook of Model Checking.
    Springer, Heidelberg (2018)'
  volume-title: Handbook of Model Checking
  year: '2018'
- author: C.B. McDonald
  doi: 10.1109/43.913762
  first-page: '458'
  issue: '3'
  journal-title: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
  unstructured: 'McDonald, C.B., Bryant, R.E.: CMOS circuit verification with symbolic
    switch-level timing simulation. IEEE Trans. Comput.-Aided Des. Integr. Circuits
    Syst. 20(3), 458–474 (2001)'
  volume: '20'
  year: '2001'
- author: K.L. McMillan
  doi: 10.1007/978-1-4615-3190-6
  unstructured: 'McMillan, K.L.: Symbolic Model Checking. Kluwer Academic, Norwell
    (1993)'
  volume-title: Symbolic Model Checking
  year: '1993'
- author: D. Michie
  doi: 10.1038/218019a0
  first-page: '19'
  journal-title: Nature
  unstructured: 'Michie, D.: “Memo” functions and machine learning. Nature 218, 19–22
    (1968)'
  volume: '218'
  year: '1968'
- author: S. Minato
  doi: 10.1145/157485.164890
  first-page: '272'
  unstructured: 'Minato, S.: Zero-suppressed BDDs for set manipulation in combinatorial
    problems. In: Proc. of the 30th ACM/IEEE Design Automation Conf. (DAC), pp. 272–277.
    ACM/IEEE, New York/Piscataway (1993)'
  volume-title: Proc. of the 30th ACM/IEEE Design Automation Conf. (DAC)
  year: '1993'
- author: S. Minato
  doi: 10.1145/123186.123225
  first-page: '52'
  unstructured: 'Minato, S., Ishiura, N., Yajima, S.: Shared binary decision diagrams
    with attributed edges for efficient Boolean function manipulation. In: Proc. of
    the 27th ACM/IEEE Design Automation Conf. (DAC), pp. 52–57. ACM/IEEE, New York/Piscataway
    (1990)'
  volume-title: Proc. of the 27th ACM/IEEE Design Automation Conf. (DAC)
  year: '1990'
- author: J. Møller
  first-page: '826'
  series-title: LNCS
  unstructured: 'Møller, J., Lichtenberg, J., Andersen, H., Hulgaard, H.: Difference
    decision diagrams. In: Flum, J., Rodriguez-Artalejo, M. (eds.) Computer Science
    Logic (CSL). LNCS, vol. 1683, p. 826. Springer, Heidelberg (1999)'
  volume-title: Computer Science Logic (CSL)
  year: '1999'
- author: A. Narayan
  doi: 10.1109/ICCAD.1996.569909
  first-page: '547'
  unstructured: 'Narayan, A., Jain, J., Fujita, M., Sangiovanni-Vincentelli, A.L.:
    Partitioned OBDDs—a compact, canonical, and efficiently manipulable representation
    for Boolean functions. In: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD),
    pp. 547–554. IEEE, Piscataway (1996)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1996'
- author: H. Ochi
  first-page: '48'
  unstructured: 'Ochi, H., Yasuoka, K., Yajima, S.: Breadth-first manipulation of
    very large binary-decision diagrams. In: Proc. of the Intl. Conf. on Computer-Aided
    Design (ICCAD), pp. 48–55. IEEE, Piscataway (1993)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1993'
- unstructured: 'Ossowski, J.: JINC—a multi-threaded library for higher-order weighted
    decision diagram manipulation. Ph.D. thesis, Rheinische Friedrich-Wilhelms-Universität,
    Bonn (2009)'
- author: S. Panda
  first-page: '74'
  unstructured: 'Panda, S., Somenzi, F.: Who are the variables in your neighbourhood.
    In: Formal Methods in Computer-Aided Design (FMCAD), pp. 74–77. IEEE, Piscataway
    (1995)'
  volume-title: Formal Methods in Computer-Aided Design (FMCAD)
  year: '1995'
- author: R.K. Ranjan
  first-page: '635'
  unstructured: 'Ranjan, R.K., Sanghavi, J.V., Brayton, R.K., Sangiovanni-Vincentelli,
    A.L.: High performance BDD package based on exploiting memory hierarchy. In: Proc.
    of the 33rd ACM/IEEE Design Automation Conf. (DAC), pp. 635–640. ACM/IEEE, New
    York/Piscataway (1996)'
  volume-title: Proc. of the 33rd ACM/IEEE Design Automation Conf. (DAC)
  year: '1996'
- author: R.L. Rudell
  first-page: '139'
  unstructured: 'Rudell, R.L.: Dynamic variable ordering for ordered binary decision
    diagrams. In: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD), pp. 139–144.
    IEEE, Piscataway (1993)'
  volume-title: Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)
  year: '1993'
- author: O. Schröer
  doi: 10.1023/A:1008681625346
  first-page: '235'
  issue: '3'
  journal-title: Form. Methods Syst. Des.
  unstructured: 'Schröer, O., Wegener, I.: The theory of zero-suppressed BDDs and
    the number of knight’s tours. Form. Methods Syst. Des. 13(3), 235–253 (1998)'
  volume: '13'
  year: '1998'
- author: D. Sieling
  first-page: '205'
  series-title: LNCS
  unstructured: 'Sieling, D.: On the existence of polynomial time approximation schemes
    for OBDD minimization. In: Morvan, M., Meinel, C., Krob, D. (eds.) Symp. on Theoretical
    Aspects of Computer Science (STACS). LNCS, vol. 1373, pp. 205–215. Springer, Heidelberg
    (1998)'
  volume-title: Symp. on Theoretical Aspects of Computer Science (STACS)
  year: '1998'
- author: D. Sieling
  doi: 10.1016/0020-0190(93)90256-9
  first-page: '139'
  issue: '3'
  journal-title: Inf. Process. Lett.
  unstructured: 'Sieling, D., Wegener, I.: Reduction of OBDDs in linear time. Inf.
    Process. Lett. 48(3), 139–144 (1993)'
  volume: '48'
  year: '1993'
- author: F. Somenzi
  first-page: '171'
  issue: '2'
  journal-title: Int. J. Softw. Tools Technol. Transf.
  unstructured: 'Somenzi, F.: Efficient manipulation of decision diagrams. Int. J.
    Softw. Tools Technol. Transf. 3(2), 171–181 (2001)'
  volume: '3'
  year: '2001'
- author: T. Stornetta
  first-page: '641'
  unstructured: 'Stornetta, T., Brewer, F.: Implementation of an efficient parallel
    BDD package. In: Proc. of the 33rd ACM/IEEE Design Automation Conf. (DAC), pp. 641–644.
    ACM/IEEE, New York/Piscataway (1996)'
  volume-title: Proc. of the 33rd ACM/IEEE Design Automation Conf. (DAC)
  year: '1996'
- author: S. Tani
  first-page: '389'
  journal-title: Algorithms Comput.
  unstructured: 'Tani, S., Hamaguchi, K., Yajima, S.: The complexity of the optimal
    variable ordering problems of shared binary decision diagrams. Algorithms Comput.
    762, 389–398 (1993)'
  volume: '762'
  year: '1993'
- author: F. Wang
  doi: 10.1007/s10009-003-0135-4
  first-page: '77'
  issue: '1'
  journal-title: Int. J. Softw. Tools Technol. Transf.
  unstructured: 'Wang, F.: Efficient verification of timed automata with efficient
    BDD-like data structures. Int. J. Softw. Tools Technol. Transf. 6(1), 77–97 (2004)'
  volume: '6'
  year: '2004'
- author: B. Yang
  series-title: LNCS
  unstructured: 'Yang, B., Bryant, R.E., O’Hallaron, D.R., Biere, A., Coudert, O.,
    Janssen, G., Ranjan, R.K., Somenzi, F.: A performance study of BDD-based model
    checking. In: Gopalakrishnan, G., Windley, P. (eds.) Formal Methods in Computer-Aided
    Design (FMCAD). LNCS, vol. 1522. Springer, Heidelberg (1998)'
  volume-title: Formal Methods in Computer-Aided Design (FMCAD)
  year: '1998'
- author: B. Yang
  doi: 10.1109/ASPDAC.1998.669515
  first-page: '423'
  unstructured: 'Yang, B., Chen, Y.A., Bryant, R.E., O’Hallaron, D.R.: Space- and
    time-efficient BDD construction via working set control. In: Proc. of the 1998
    Conf. on Asia South Pacific Design Automation (ASP-DAC), pp. 423–432. IEEE, Piscataway
    (1998)'
  volume-title: Proc. of the 1998 Conf. on Asia South Pacific Design Automation (ASP-DAC)
  year: '1998'
- author: T. Yoneda
  doi: 10.1007/BFb0031826
  first-page: '435'
  series-title: LNCS
  unstructured: 'Yoneda, T., Hatori, H., Takahara, A., Minato, S.: BDDs vs. zero-suppressed
    BDDs for CTL symbolic model checking of Petri nets. In: Srivas, M., Camilleri,
    A. (eds.) Formal Methods in Computer-Aided Design (FMCAD). LNCS, vol. 1166, pp. 435–449.
    Springer, Heidelberg (1996)'
  volume-title: Formal Methods in Computer-Aided Design (FMCAD)
  year: '1996'
doi: 10.1007/978-3-319-10575-8_7
isbn:
- '9783319105741'
- '9783319105758'
journal: Handbook of Model Checking
month: 5
pages: 191--217
publisher: Springer International Publishing
title: Binary Decision Diagrams
type: inbook
url: http://dx.doi.org/10.1007/978-3-319-10575-8_7
year: 2018
