phy_dest_addr	,	V_15
MV_XOR_THRESHOLD	,	V_116
list_splice_tail_init	,	F_41
allocated_slots	,	V_62
XOR_INTR_MASK	,	F_15
mv_chan_xor_self_test	,	F_98
XOR_OPERATION_MODE_XOR	,	V_167
dev	,	V_126
DMA_XOR	,	V_16
async_tx_ack	,	F_52
DMA_FROM_DEVICE	,	V_130
unlikely	,	F_71
mv_chan_get_current_desc	,	F_8
"Registers Mode"	,	L_34
size	,	V_87
WINDOW_BAR_ENABLE	,	F_66
mv_chan_memcpy_self_test	,	F_87
XOR_INTR_CAUSE	,	F_17
MV_XOR_MAX_CHANNELS	,	V_176
mv_xor_desc	,	V_7
irq_tasklet	,	V_58
of_node	,	V_187
XOR_ARMADA_37XX	,	V_93
"allocated %d descriptor slots\n"	,	L_10
""	,	L_36
"intr "	,	L_38
free_irq	,	F_106
dest_dma	,	V_118
mbus_dram_target_info	,	V_169
dma_map_page	,	F_90
EBUSY	,	V_63
WINDOW_OVERRIDE_CTRL	,	F_121
intr_cause	,	V_29
"cpy "	,	L_37
cd	,	V_197
num_descs_in_pool	,	V_73
i	,	V_91
"intr cause   0x%08x\n"	,	L_17
irq	,	V_113
sw_desc	,	V_40
dma_async_device_register	,	F_118
WINDOW_REMAP_HIGH	,	F_120
cs	,	V_173
mv_xor_prep_dma_memcpy	,	F_72
mv_xor_free_chan_resources	,	F_74
config	,	V_35
platform_device	,	V_144
mv_xor_platform_data	,	V_179
XOR_ORION	,	V_149
win_start	,	V_95
dummy_dst_addr	,	V_106
dma_desc_pool_virt	,	V_78
dummy_src_addr	,	V_105
dev_dbg	,	F_19
list_is_last	,	F_45
list_for_each_entry_safe_reverse	,	F_75
virt_desc	,	V_70
"intr mask    0x%08x\n"	,	L_18
ret	,	V_90
saved_config_reg	,	V_177
res	,	V_182
max_engines	,	V_183
dmaengine_unmap_data	,	V_119
dma_async_tx_descriptor	,	V_64
readl_relaxed	,	F_9
mv_xor_suspend	,	F_123
"Self-test xor failed compare, disabling. index %d, data %x, expected %x\n"	,	L_29
"Self-test copy failed compare, disabling\n"	,	L_27
platform_get_resource	,	F_130
dma_cookie_status	,	F_80
alloc_page	,	F_99
mv_chan_clear_eoc_cause	,	F_18
mv_chan_start_new_chain	,	F_30
"Marvell shared XOR driver\n"	,	L_39
mmr_base	,	V_162
tasklet_init	,	F_113
dma_map_single	,	F_110
XOR_INT_END_OF_DESC	,	V_30
dma_has_cap	,	F_112
mv_xor_dt_ids	,	V_190
cmp_word	,	V_138
dmadev	,	V_142
list_del	,	F_76
kmalloc	,	F_88
"error addr   0x%08x\n"	,	L_20
mv_chan	,	V_39
dma_tx_state	,	V_109
cap_mask	,	V_146
saved_int_mask_reg	,	V_178
XOR_NEXT_DESC	,	F_13
old_chain_tail	,	V_66
op_in_desc	,	V_103
spin_unlock_bh	,	F_49
BIT	,	F_27
async_tx_test_ack	,	F_38
XOR_ERROR_ADDR	,	F_83
err_free_irq	,	V_168
list_entry	,	F_44
dma_cookie_assign	,	F_56
dmaengine_get_unmap_data	,	F_89
ENOMEM	,	V_81
MV_XOR_MIN_BYTE_COUNT	,	V_101
mv_chan_alloc_slot	,	F_50
XOR_INTR_ERRORS	,	V_114
dma_srcs	,	V_136
free_resources	,	V_127
new_hw_chain	,	V_67
irq_dispose_mapping	,	F_145
dmaengine_desc_get_callback_invoke	,	F_34
sg_tx_list	,	V_50
dram	,	V_170
clk_put	,	F_148
dma_sync_single_for_cpu	,	F_96
lock	,	V_61
op_mode	,	V_34
clk	,	V_192
cookie	,	V_45
list_for_each_entry_safe	,	F_37
index	,	V_22
xor_srcs	,	V_134
IRQ_HANDLED	,	V_115
list_move_tail	,	F_39
mv_xor_interrupt_handler	,	F_86
mv_xor_conf_mbus_windows_a3700	,	F_122
"error cause  0x%08x\n"	,	L_19
"error on chan %d. intr cause 0x%08x\n"	,	L_22
"memcpy self test returned %d\n"	,	L_30
dma_dev	,	V_148
dmachan	,	V_44
status	,	V_9
to_mv_xor_slot	,	F_54
mv_desc_init	,	F_1
list_add_tail	,	F_62
"%s sw_desc %p async_tx %p \n"	,	L_12
max_xor	,	V_160
dma_descriptor_unmap	,	F_33
_chan	,	V_141
XOR_INT_ERR_DECODE	,	V_112
err	,	V_121
xor_base	,	V_163
XOR_CURR_DESC	,	F_10
" activate chan.\n"	,	L_2
device_prep_dma_xor	,	V_161
dma_free_coherent	,	F_104
"Descriptor Mode"	,	L_33
mv_chan_dump_regs	,	F_81
num_present_cpus	,	F_138
size_t	,	T_6
mv_xor_status	,	F_79
mv_desc_set_mode	,	F_2
pdev	,	V_145
num_cs	,	V_171
dma_desc	,	V_71
u32	,	T_2
win_end	,	V_96
to_cnt	,	V_129
tasklet_schedule	,	F_46
device_prep_dma_interrupt	,	V_158
"Self-test xor timed out, disabling\n"	,	L_28
uintptr_t	,	V_191
free_slots	,	V_49
"%s src_cnt: %d len: %zu dest %pad flags: %ld\n"	,	L_11
dma_cookie_init	,	F_117
irq_of_parse_and_map	,	F_143
DMA_PREP_INTERRUPT	,	V_13
dma_cap_zero	,	F_141
platform_set_drvdata	,	F_133
devm_kzalloc	,	F_108
np	,	V_194
hw_desc	,	V_8
in_use_descs	,	V_107
platform_get_drvdata	,	F_124
xor_type	,	V_92
mv_xor_tasklet	,	F_47
slot	,	V_72
mv_chan_set_mode	,	F_22
dma_cap_set	,	F_142
XOR_ERROR_CAUSE	,	F_82
mv_xor_device	,	V_82
"Self-test copy timed out, disabling\n"	,	L_26
busy	,	V_52
attr	,	V_89
clk_get	,	F_135
"Self-test submit error, disabling\n"	,	L_25
dev_name	,	F_115
writel	,	F_26
src	,	V_98
WINDOW_BASE	,	F_68
"xor self test returned %d\n"	,	L_31
DMA_MEMCPY	,	V_19
current_cleaned	,	V_54
mv_xor_alloc_chan_resources	,	F_57
mv_chan_to_devp	,	F_20
spin_lock_bh	,	F_48
XOR_MODE_IN_REG	,	V_150
IS_ERR	,	F_136
mv_xor_engine_count	,	V_193
spin_lock_init	,	F_116
dma_addr_t	,	T_1
prev	,	V_68
of_match_device	,	F_134
writel_relaxed	,	F_12
msleep	,	F_95
byte_count	,	V_4
current_desc	,	V_53
mmr_high_base	,	V_85
"Self-test cannot prepare operation, disabling\n"	,	L_24
len	,	V_100
MV_XOR_POOL_SIZE	,	V_74
state	,	V_38
defined	,	F_24
completed_slots	,	V_51
request_irq	,	F_114
dummy_dst	,	V_152
DMA_COMPLETE	,	V_111
WINDOW_COUNT	,	V_94
mv_chan_get_intr_cause	,	F_16
node	,	V_48
dma_submit_error	,	F_94
GFP_KERNEL	,	V_77
device	,	V_125
dma_async_device_unregister	,	F_103
mv_chan_set_next_descriptor	,	F_11
mv_xor_resume	,	F_125
phy_next_desc	,	V_11
pdata	,	V_180
mv_desc_run_tx_complete_actions	,	F_32
device_node	,	V_143
dummy_src	,	V_151
device_issue_pending	,	V_157
BUG	,	F_3
mvebu_mbus_get_io_win_info	,	F_64
"Append to last desc %pa\n"	,	L_8
mv_chan_activate	,	F_25
u8	,	T_5
"xor "	,	L_35
mv_chan_err_interrupt_handler	,	F_84
XOR_MODE_IN_DESC	,	V_104
src_idx	,	V_132
"intr cause %x\n"	,	L_23
MV_XOR_MAX_BYTE_COUNT	,	V_102
mv_xor_add_io_win	,	F_63
mv_xor_channel_data	,	V_196
err_channel_add	,	V_195
ERR_PTR	,	F_109
from_cnt	,	V_131
"%s sw_desc %p: async_tx %p\n"	,	L_7
tx	,	V_65
MV_XOR_SLOT_SIZE	,	V_75
__iomem	,	T_4
unmap	,	V_120
dest	,	V_97
dev_get_platdata	,	F_128
INIT_LIST_HEAD	,	F_61
"config       0x%08x\n"	,	L_15
XOR_DESC_SUCCESS	,	V_55
_iter	,	V_47
dma_desc_pool	,	V_80
XOR_ACTIVATION	,	F_28
platform_get_irq	,	F_146
mv_desc_clean_slot	,	F_42
mv_phy_src_idx	,	F_7
dev_notice	,	F_129
mv_xor_probe	,	F_127
"%s slots_allocated %d\n"	,	L_13
"activation   0x%08x\n"	,	L_16
channels	,	V_153
slots_allocated	,	V_76
page	,	V_133
idx	,	V_28
offset_in_page	,	F_92
XOR_DESC_EOD_INT_EN	,	V_14
completed_cookie	,	V_59
desc	,	V_2
next	,	V_57
mv_xor_channel_remove	,	F_102
cmp_byte	,	V_137
"%s %d: sw_desc %p\n"	,	L_3
BUG_ON	,	F_5
pending	,	V_43
WINDOW_SIZE	,	F_69
max_channels	,	V_184
xordev	,	V_83
dev_err	,	F_78
of_id	,	V_189
dma_chan	,	V_69
kzalloc	,	F_58
dma_mapping_error	,	F_93
device_free_chan_resources	,	V_155
of_device_id	,	V_188
"%s %d\n"	,	L_4
to_mv_xor_chan	,	F_55
__free_page	,	F_100
tx_submit	,	V_79
virt_to_page	,	F_91
start	,	V_186
clk_disable_unprepare	,	F_147
device_alloc_chan_resources	,	V_154
target	,	V_88
ptr	,	V_140
__BIG_ENDIAN	,	V_36
mv_chan_unmask_interrupts	,	F_14
mv_mbus_dram_info	,	F_126
"ignoring address decode error\n"	,	L_21
pm_message_t	,	T_9
base	,	V_84
mv_xor_prep_dma_interrupt	,	F_73
"freeing %d in use descriptors!\n"	,	L_14
list_empty	,	F_40
dev_info	,	F_59
dma_ctrl_flags	,	V_5
mv_chan_clear_err_status	,	F_21
XOR_DESC_DMA_OWNED	,	V_10
mv_desc_set_next_desc	,	F_4
mv_chan_is_busy	,	F_29
mv_xor_issue_pending	,	F_31
src_cnt	,	V_99
device_tx_status	,	V_156
DMA_TO_DEVICE	,	V_128
val	,	V_26
src_count	,	V_139
phys	,	V_42
iter	,	V_46
txstate	,	V_110
dma_unmap_single	,	F_105
__func__	,	V_33
PAGE_SIZE	,	V_122
DMA_INTERRUPT	,	V_17
mv_chan_slot_cleanup	,	F_43
"channel only initialized %d descriptor slots"	,	L_9
ENODEV	,	V_123
kfree	,	F_77
device_prep_dma_memcpy	,	V_159
flags	,	V_6
dma_async_tx_descriptor_init	,	F_60
out	,	V_124
async_tx	,	V_41
page_address	,	F_101
for_each_child_of_node	,	F_140
clk_prepare_enable	,	F_137
xor_high_base	,	V_164
chain	,	V_56
mv_chan_clean_completed_slots	,	F_36
err_free_dma	,	V_165
"%s %d: desc %p flags %d\n"	,	L_5
XOR_CONFIG	,	F_23
XOR_INTR_MASK_VALUE	,	V_27
dma_status	,	V_108
dma_alloc_wc	,	F_111
chan	,	V_25
mv_xor_chan	,	V_24
dma_device	,	V_147
XOR_DESC_OPERATION_XOR	,	V_18
data	,	V_60
list_first_entry	,	F_51
dma_run_dependencies	,	F_35
mv_xor_desc_slot	,	V_1
mbus_attr	,	V_174
src_dma	,	V_117
mv_xor_prep_dma_xor	,	F_70
MV_XOR_NUM_SRC_TEST	,	V_135
XOR_INT_END_OF_CHAIN	,	V_31
XOR_DESC_OPERATION_MEMCPY	,	V_20
XOR_DESCRIPTOR_SWAP	,	V_37
dma_cookie_t	,	T_3
"%s, val 0x%08x\n"	,	L_1
resource	,	V_181
phy_src_addr	,	V_23
mv_desc_set_src_addr	,	F_6
PTR_ERR	,	F_144
ffs	,	F_67
win_enable	,	V_86
dmaengine_unmap_put	,	F_97
mv_xor_conf_mbus_windows	,	F_119
"Marvell XOR (%s): ( %s%s%s)\n"	,	L_32
mv_xor_tx_submit	,	F_53
desc_command	,	V_12
mbus_dram_target_id	,	V_175
mbus_dram_window	,	V_172
mv_xor_channel_add	,	F_107
addr	,	V_3
IORESOURCE_MEM	,	V_185
XOR_INT_STOPPED	,	V_32
readl	,	F_65
devm_ioremap	,	F_131
irqreturn_t	,	T_7
"current_desc %x\n"	,	L_6
WARN_ON	,	F_85
next_desc_addr	,	V_21
resource_size	,	F_132
min_t	,	F_139
dma_cap_mask_t	,	T_8
XOR_OPERATION_MODE_IN_DESC	,	V_166
