// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_systolic_array_k_12_HH_
#define _Bert_layer_systolic_array_k_12_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_systolic_array_k_12_Loop_data_load_proc309.h"
#include "Bert_layer_PE_1310.h"
#include "Bert_layer_PE_1311.h"
#include "Bert_layer_PE_1312.h"
#include "Bert_layer_PE_1313.h"
#include "Bert_layer_PE_1314.h"
#include "Bert_layer_PE_1315.h"
#include "Bert_layer_PE_1316.h"
#include "Bert_layer_PE_1317.h"
#include "Bert_layer_PE_1318.h"
#include "Bert_layer_PE_1319.h"
#include "Bert_layer_PE_1320.h"
#include "Bert_layer_PE_1321.h"
#include "Bert_layer_PE_1322.h"
#include "Bert_layer_PE_1323.h"
#include "Bert_layer_PE_1324.h"
#include "Bert_layer_PE_1325.h"
#include "Bert_layer_systolic_array_k_12_Loop_data_drain_AB_proc326.h"
#include "Bert_layer_systolic_array_k_12_Loop_data_drain_C_proc327.h"
#include "Bert_layer_fifo_w24_d2_A_x2.h"
#include "Bert_layer_fifo_w24_d8_A_x0.h"
#include "Bert_layer_fifo_w24_d7_A_x0.h"
#include "Bert_layer_fifo_w24_d6_A_x0.h"
#include "Bert_layer_fifo_w24_d5_A_x0.h"
#include "Bert_layer_fifo_w24_d4_A_x0.h"
#include "Bert_layer_fifo_w24_d3_A_x0.h"
#include "Bert_layer_start_for_PE_1310_U0.h"
#include "Bert_layer_start_for_PE_1311_U0.h"
#include "Bert_layer_start_for_PE_1312_U0.h"
#include "Bert_layer_start_for_PE_1313_U0.h"
#include "Bert_layer_start_for_PE_1314_U0.h"
#include "Bert_layer_start_for_PE_1318_U0.h"
#include "Bert_layer_start_for_PE_1322_U0.h"
#include "Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0.h"
#include "Bert_layer_start_for_PE_1315_U0.h"
#include "Bert_layer_start_for_PE_1316_U0.h"
#include "Bert_layer_start_for_PE_1317_U0.h"
#include "Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0.h"
#include "Bert_layer_start_for_PE_1320_U0.h"
#include "Bert_layer_start_for_PE_1321_U0.h"
#include "Bert_layer_start_for_PE_1319_U0.h"
#include "Bert_layer_start_for_PE_1325_U0.h"
#include "Bert_layer_start_for_PE_1323_U0.h"
#include "Bert_layer_start_for_PE_1324_U0.h"

namespace ap_rtl {

struct Bert_layer_systolic_array_k_12 : public sc_module {
    // Port declarations 43
    sc_in< sc_lv<24> > A_loader_V_V_dout;
    sc_in< sc_logic > A_loader_V_V_empty_n;
    sc_out< sc_logic > A_loader_V_V_read;
    sc_in< sc_lv<24> > A_loader_1_V_V_dout;
    sc_in< sc_logic > A_loader_1_V_V_empty_n;
    sc_out< sc_logic > A_loader_1_V_V_read;
    sc_in< sc_lv<24> > A_loader_2_V_V_dout;
    sc_in< sc_logic > A_loader_2_V_V_empty_n;
    sc_out< sc_logic > A_loader_2_V_V_read;
    sc_in< sc_lv<24> > A_loader_3_V_V_dout;
    sc_in< sc_logic > A_loader_3_V_V_empty_n;
    sc_out< sc_logic > A_loader_3_V_V_read;
    sc_in< sc_lv<24> > B_loader_V_V_dout;
    sc_in< sc_logic > B_loader_V_V_empty_n;
    sc_out< sc_logic > B_loader_V_V_read;
    sc_in< sc_lv<24> > B_loader_1_V_V_dout;
    sc_in< sc_logic > B_loader_1_V_V_empty_n;
    sc_out< sc_logic > B_loader_1_V_V_read;
    sc_in< sc_lv<24> > B_loader_2_V_V_dout;
    sc_in< sc_logic > B_loader_2_V_V_empty_n;
    sc_out< sc_logic > B_loader_2_V_V_read;
    sc_in< sc_lv<24> > B_loader_3_V_V_dout;
    sc_in< sc_logic > B_loader_3_V_V_empty_n;
    sc_out< sc_logic > B_loader_3_V_V_read;
    sc_out< sc_lv<24> > C_drainer_V_V_din;
    sc_in< sc_logic > C_drainer_V_V_full_n;
    sc_out< sc_logic > C_drainer_V_V_write;
    sc_out< sc_lv<24> > C_drainer_1_V_V_din;
    sc_in< sc_logic > C_drainer_1_V_V_full_n;
    sc_out< sc_logic > C_drainer_1_V_V_write;
    sc_out< sc_lv<24> > C_drainer_2_V_V_din;
    sc_in< sc_logic > C_drainer_2_V_V_full_n;
    sc_out< sc_logic > C_drainer_2_V_V_write;
    sc_out< sc_lv<24> > C_drainer_3_V_V_din;
    sc_in< sc_logic > C_drainer_3_V_V_full_n;
    sc_out< sc_logic > C_drainer_3_V_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Bert_layer_systolic_array_k_12(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_systolic_array_k_12);

    ~Bert_layer_systolic_array_k_12();

    sc_trace_file* mVcdFile;

    Bert_layer_systolic_array_k_12_Loop_data_load_proc309* systolic_array_k_12_Loop_data_load_proc309_U0;
    Bert_layer_PE_1310* PE_1310_U0;
    Bert_layer_PE_1311* PE_1311_U0;
    Bert_layer_PE_1312* PE_1312_U0;
    Bert_layer_PE_1313* PE_1313_U0;
    Bert_layer_PE_1314* PE_1314_U0;
    Bert_layer_PE_1315* PE_1315_U0;
    Bert_layer_PE_1316* PE_1316_U0;
    Bert_layer_PE_1317* PE_1317_U0;
    Bert_layer_PE_1318* PE_1318_U0;
    Bert_layer_PE_1319* PE_1319_U0;
    Bert_layer_PE_1320* PE_1320_U0;
    Bert_layer_PE_1321* PE_1321_U0;
    Bert_layer_PE_1322* PE_1322_U0;
    Bert_layer_PE_1323* PE_1323_U0;
    Bert_layer_PE_1324* PE_1324_U0;
    Bert_layer_PE_1325* PE_1325_U0;
    Bert_layer_systolic_array_k_12_Loop_data_drain_AB_proc326* systolic_array_k_12_Loop_data_drain_AB_proc326_U0;
    Bert_layer_systolic_array_k_12_Loop_data_drain_C_proc327* systolic_array_k_12_Loop_data_drain_C_proc327_U0;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_0_0_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_1_0_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_2_0_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_3_0_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_0_0_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_1_0_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_2_0_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_3_0_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_0_1_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_0_1_U;
    Bert_layer_fifo_w24_d8_A_x0* C_0_0_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_0_2_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_1_1_U;
    Bert_layer_fifo_w24_d7_A_x0* C_0_1_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_0_3_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_2_1_U;
    Bert_layer_fifo_w24_d6_A_x0* C_0_2_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_0_4_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_3_1_U;
    Bert_layer_fifo_w24_d5_A_x0* C_0_3_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_1_1_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_0_2_U;
    Bert_layer_fifo_w24_d7_A_x0* C_1_0_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_1_2_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_1_2_U;
    Bert_layer_fifo_w24_d6_A_x0* C_1_1_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_1_3_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_2_2_U;
    Bert_layer_fifo_w24_d5_A_x0* C_1_2_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_1_4_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_3_2_U;
    Bert_layer_fifo_w24_d4_A_x0* C_1_3_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_2_1_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_0_3_U;
    Bert_layer_fifo_w24_d6_A_x0* C_2_0_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_2_2_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_1_3_U;
    Bert_layer_fifo_w24_d5_A_x0* C_2_1_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_2_3_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_2_3_U;
    Bert_layer_fifo_w24_d4_A_x0* C_2_2_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_2_4_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_3_3_U;
    Bert_layer_fifo_w24_d3_A_x0* C_2_3_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_3_1_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_0_4_U;
    Bert_layer_fifo_w24_d5_A_x0* C_3_0_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_3_2_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_1_4_U;
    Bert_layer_fifo_w24_d4_A_x0* C_3_1_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_3_3_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_2_4_U;
    Bert_layer_fifo_w24_d3_A_x0* C_3_2_V_c_U;
    Bert_layer_fifo_w24_d2_A_x2* A_fifo_3_4_U;
    Bert_layer_fifo_w24_d2_A_x2* B_fifo_3_4_U;
    Bert_layer_fifo_w24_d2_A_x2* C_3_3_V_c_U;
    Bert_layer_start_for_PE_1310_U0* start_for_PE_1310_U0_U;
    Bert_layer_start_for_PE_1311_U0* start_for_PE_1311_U0_U;
    Bert_layer_start_for_PE_1312_U0* start_for_PE_1312_U0_U;
    Bert_layer_start_for_PE_1313_U0* start_for_PE_1313_U0_U;
    Bert_layer_start_for_PE_1314_U0* start_for_PE_1314_U0_U;
    Bert_layer_start_for_PE_1318_U0* start_for_PE_1318_U0_U;
    Bert_layer_start_for_PE_1322_U0* start_for_PE_1322_U0_U;
    Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0* start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_U;
    Bert_layer_start_for_PE_1315_U0* start_for_PE_1315_U0_U;
    Bert_layer_start_for_PE_1316_U0* start_for_PE_1316_U0_U;
    Bert_layer_start_for_PE_1317_U0* start_for_PE_1317_U0_U;
    Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0* start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_U;
    Bert_layer_start_for_PE_1320_U0* start_for_PE_1320_U0_U;
    Bert_layer_start_for_PE_1321_U0* start_for_PE_1321_U0_U;
    Bert_layer_start_for_PE_1319_U0* start_for_PE_1319_U0_U;
    Bert_layer_start_for_PE_1325_U0* start_for_PE_1325_U0_U;
    Bert_layer_start_for_PE_1323_U0* start_for_PE_1323_U0_U;
    Bert_layer_start_for_PE_1324_U0* start_for_PE_1324_U0_U;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_ap_start;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_start_full_n;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_ap_done;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_ap_continue;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_ap_idle;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_ap_ready;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_start_out;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_start_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_loader_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_0_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_0_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_loader_1_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_1_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_1_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_loader_2_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_2_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_2_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_loader_3_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_3_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_A_fifo_3_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_loader_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_0_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_0_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_loader_1_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_1_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_1_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_loader_2_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_2_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_2_0_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_loader_3_V_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_3_0_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_load_proc309_U0_B_fifo_3_0_write;
    sc_signal< sc_logic > PE_1310_U0_ap_start;
    sc_signal< sc_logic > PE_1310_U0_ap_done;
    sc_signal< sc_logic > PE_1310_U0_ap_continue;
    sc_signal< sc_logic > PE_1310_U0_ap_idle;
    sc_signal< sc_logic > PE_1310_U0_ap_ready;
    sc_signal< sc_logic > PE_1310_U0_start_out;
    sc_signal< sc_logic > PE_1310_U0_start_write;
    sc_signal< sc_logic > PE_1310_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1310_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1310_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1310_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1310_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1310_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1310_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1310_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1311_U0_ap_start;
    sc_signal< sc_logic > PE_1311_U0_ap_done;
    sc_signal< sc_logic > PE_1311_U0_ap_continue;
    sc_signal< sc_logic > PE_1311_U0_ap_idle;
    sc_signal< sc_logic > PE_1311_U0_ap_ready;
    sc_signal< sc_logic > PE_1311_U0_start_out;
    sc_signal< sc_logic > PE_1311_U0_start_write;
    sc_signal< sc_logic > PE_1311_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1311_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1311_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1311_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1311_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1311_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1311_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1311_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1312_U0_ap_start;
    sc_signal< sc_logic > PE_1312_U0_ap_done;
    sc_signal< sc_logic > PE_1312_U0_ap_continue;
    sc_signal< sc_logic > PE_1312_U0_ap_idle;
    sc_signal< sc_logic > PE_1312_U0_ap_ready;
    sc_signal< sc_logic > PE_1312_U0_start_out;
    sc_signal< sc_logic > PE_1312_U0_start_write;
    sc_signal< sc_logic > PE_1312_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1312_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1312_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1312_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1312_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1312_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1312_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1312_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1313_U0_ap_start;
    sc_signal< sc_logic > PE_1313_U0_start_full_n;
    sc_signal< sc_logic > PE_1313_U0_ap_done;
    sc_signal< sc_logic > PE_1313_U0_ap_continue;
    sc_signal< sc_logic > PE_1313_U0_ap_idle;
    sc_signal< sc_logic > PE_1313_U0_ap_ready;
    sc_signal< sc_logic > PE_1313_U0_start_out;
    sc_signal< sc_logic > PE_1313_U0_start_write;
    sc_signal< sc_logic > PE_1313_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1313_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1313_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1313_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1313_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1313_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1313_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1313_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1314_U0_ap_start;
    sc_signal< sc_logic > PE_1314_U0_ap_done;
    sc_signal< sc_logic > PE_1314_U0_ap_continue;
    sc_signal< sc_logic > PE_1314_U0_ap_idle;
    sc_signal< sc_logic > PE_1314_U0_ap_ready;
    sc_signal< sc_logic > PE_1314_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1314_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1314_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1314_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1314_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1314_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1314_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1314_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1315_U0_ap_start;
    sc_signal< sc_logic > PE_1315_U0_ap_done;
    sc_signal< sc_logic > PE_1315_U0_ap_continue;
    sc_signal< sc_logic > PE_1315_U0_ap_idle;
    sc_signal< sc_logic > PE_1315_U0_ap_ready;
    sc_signal< sc_logic > PE_1315_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1315_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1315_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1315_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1315_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1315_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1315_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1315_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1316_U0_ap_start;
    sc_signal< sc_logic > PE_1316_U0_ap_done;
    sc_signal< sc_logic > PE_1316_U0_ap_continue;
    sc_signal< sc_logic > PE_1316_U0_ap_idle;
    sc_signal< sc_logic > PE_1316_U0_ap_ready;
    sc_signal< sc_logic > PE_1316_U0_start_out;
    sc_signal< sc_logic > PE_1316_U0_start_write;
    sc_signal< sc_logic > PE_1316_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1316_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1316_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1316_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1316_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1316_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1316_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1316_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1317_U0_ap_start;
    sc_signal< sc_logic > PE_1317_U0_ap_done;
    sc_signal< sc_logic > PE_1317_U0_ap_continue;
    sc_signal< sc_logic > PE_1317_U0_ap_idle;
    sc_signal< sc_logic > PE_1317_U0_ap_ready;
    sc_signal< sc_logic > PE_1317_U0_start_out;
    sc_signal< sc_logic > PE_1317_U0_start_write;
    sc_signal< sc_logic > PE_1317_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1317_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1317_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1317_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1317_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1317_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1317_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1317_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1318_U0_ap_start;
    sc_signal< sc_logic > PE_1318_U0_ap_done;
    sc_signal< sc_logic > PE_1318_U0_ap_continue;
    sc_signal< sc_logic > PE_1318_U0_ap_idle;
    sc_signal< sc_logic > PE_1318_U0_ap_ready;
    sc_signal< sc_logic > PE_1318_U0_start_out;
    sc_signal< sc_logic > PE_1318_U0_start_write;
    sc_signal< sc_logic > PE_1318_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1318_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1318_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1318_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1318_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1318_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1318_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1318_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1319_U0_ap_start;
    sc_signal< sc_logic > PE_1319_U0_ap_done;
    sc_signal< sc_logic > PE_1319_U0_ap_continue;
    sc_signal< sc_logic > PE_1319_U0_ap_idle;
    sc_signal< sc_logic > PE_1319_U0_ap_ready;
    sc_signal< sc_logic > PE_1319_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1319_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1319_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1319_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1319_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1319_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1319_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1319_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1320_U0_ap_start;
    sc_signal< sc_logic > PE_1320_U0_ap_done;
    sc_signal< sc_logic > PE_1320_U0_ap_continue;
    sc_signal< sc_logic > PE_1320_U0_ap_idle;
    sc_signal< sc_logic > PE_1320_U0_ap_ready;
    sc_signal< sc_logic > PE_1320_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1320_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1320_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1320_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1320_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1320_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1320_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1320_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1321_U0_ap_start;
    sc_signal< sc_logic > PE_1321_U0_ap_done;
    sc_signal< sc_logic > PE_1321_U0_ap_continue;
    sc_signal< sc_logic > PE_1321_U0_ap_idle;
    sc_signal< sc_logic > PE_1321_U0_ap_ready;
    sc_signal< sc_logic > PE_1321_U0_start_out;
    sc_signal< sc_logic > PE_1321_U0_start_write;
    sc_signal< sc_logic > PE_1321_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1321_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1321_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1321_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1321_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1321_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1321_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1321_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1322_U0_ap_start;
    sc_signal< sc_logic > PE_1322_U0_ap_done;
    sc_signal< sc_logic > PE_1322_U0_ap_continue;
    sc_signal< sc_logic > PE_1322_U0_ap_idle;
    sc_signal< sc_logic > PE_1322_U0_ap_ready;
    sc_signal< sc_logic > PE_1322_U0_start_out;
    sc_signal< sc_logic > PE_1322_U0_start_write;
    sc_signal< sc_logic > PE_1322_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1322_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1322_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1322_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1322_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1322_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1322_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1322_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1323_U0_ap_start;
    sc_signal< sc_logic > PE_1323_U0_ap_done;
    sc_signal< sc_logic > PE_1323_U0_ap_continue;
    sc_signal< sc_logic > PE_1323_U0_ap_idle;
    sc_signal< sc_logic > PE_1323_U0_ap_ready;
    sc_signal< sc_logic > PE_1323_U0_start_out;
    sc_signal< sc_logic > PE_1323_U0_start_write;
    sc_signal< sc_logic > PE_1323_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1323_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1323_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1323_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1323_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1323_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1323_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1323_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1324_U0_ap_start;
    sc_signal< sc_logic > PE_1324_U0_ap_done;
    sc_signal< sc_logic > PE_1324_U0_ap_continue;
    sc_signal< sc_logic > PE_1324_U0_ap_idle;
    sc_signal< sc_logic > PE_1324_U0_ap_ready;
    sc_signal< sc_logic > PE_1324_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1324_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1324_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1324_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1324_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1324_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1324_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1324_U0_C_out_V_out_write;
    sc_signal< sc_logic > PE_1325_U0_ap_start;
    sc_signal< sc_logic > PE_1325_U0_ap_done;
    sc_signal< sc_logic > PE_1325_U0_ap_continue;
    sc_signal< sc_logic > PE_1325_U0_ap_idle;
    sc_signal< sc_logic > PE_1325_U0_ap_ready;
    sc_signal< sc_logic > PE_1325_U0_A_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1325_U0_A_out_V_V_din;
    sc_signal< sc_logic > PE_1325_U0_A_out_V_V_write;
    sc_signal< sc_logic > PE_1325_U0_B_in_V_V_read;
    sc_signal< sc_lv<24> > PE_1325_U0_B_out_V_V_din;
    sc_signal< sc_logic > PE_1325_U0_B_out_V_V_write;
    sc_signal< sc_lv<24> > PE_1325_U0_C_out_V_out_din;
    sc_signal< sc_logic > PE_1325_U0_C_out_V_out_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_start;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_done;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_continue;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_idle;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_ready;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_A_fifo_0_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_A_fifo_1_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_A_fifo_2_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_A_fifo_3_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_B_fifo_0_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_B_fifo_1_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_B_fifo_2_4_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_B_fifo_3_4_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_start;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_done;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_continue;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_idle;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_ready;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_0_0_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_0_1_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_0_2_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_0_3_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_V_V_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_V_V_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_1_0_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_1_1_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_1_2_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_1_3_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_1_V_V_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_1_V_V_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_2_0_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_2_1_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_2_2_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_2_3_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_2_V_V_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_2_V_V_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_3_0_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_3_1_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_3_2_V_read;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_3_3_V_read;
    sc_signal< sc_lv<24> > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_3_V_V_din;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_C_drainer_3_V_V_write;
    sc_signal< sc_logic > A_fifo_0_0_full_n;
    sc_signal< sc_lv<24> > A_fifo_0_0_dout;
    sc_signal< sc_logic > A_fifo_0_0_empty_n;
    sc_signal< sc_logic > A_fifo_1_0_full_n;
    sc_signal< sc_lv<24> > A_fifo_1_0_dout;
    sc_signal< sc_logic > A_fifo_1_0_empty_n;
    sc_signal< sc_logic > A_fifo_2_0_full_n;
    sc_signal< sc_lv<24> > A_fifo_2_0_dout;
    sc_signal< sc_logic > A_fifo_2_0_empty_n;
    sc_signal< sc_logic > A_fifo_3_0_full_n;
    sc_signal< sc_lv<24> > A_fifo_3_0_dout;
    sc_signal< sc_logic > A_fifo_3_0_empty_n;
    sc_signal< sc_logic > B_fifo_0_0_full_n;
    sc_signal< sc_lv<24> > B_fifo_0_0_dout;
    sc_signal< sc_logic > B_fifo_0_0_empty_n;
    sc_signal< sc_logic > B_fifo_1_0_full_n;
    sc_signal< sc_lv<24> > B_fifo_1_0_dout;
    sc_signal< sc_logic > B_fifo_1_0_empty_n;
    sc_signal< sc_logic > B_fifo_2_0_full_n;
    sc_signal< sc_lv<24> > B_fifo_2_0_dout;
    sc_signal< sc_logic > B_fifo_2_0_empty_n;
    sc_signal< sc_logic > B_fifo_3_0_full_n;
    sc_signal< sc_lv<24> > B_fifo_3_0_dout;
    sc_signal< sc_logic > B_fifo_3_0_empty_n;
    sc_signal< sc_logic > A_fifo_0_1_full_n;
    sc_signal< sc_lv<24> > A_fifo_0_1_dout;
    sc_signal< sc_logic > A_fifo_0_1_empty_n;
    sc_signal< sc_logic > B_fifo_0_1_full_n;
    sc_signal< sc_lv<24> > B_fifo_0_1_dout;
    sc_signal< sc_logic > B_fifo_0_1_empty_n;
    sc_signal< sc_logic > C_0_0_V_c_full_n;
    sc_signal< sc_lv<24> > C_0_0_V_c_dout;
    sc_signal< sc_logic > C_0_0_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_0_2_full_n;
    sc_signal< sc_lv<24> > A_fifo_0_2_dout;
    sc_signal< sc_logic > A_fifo_0_2_empty_n;
    sc_signal< sc_logic > B_fifo_1_1_full_n;
    sc_signal< sc_lv<24> > B_fifo_1_1_dout;
    sc_signal< sc_logic > B_fifo_1_1_empty_n;
    sc_signal< sc_logic > C_0_1_V_c_full_n;
    sc_signal< sc_lv<24> > C_0_1_V_c_dout;
    sc_signal< sc_logic > C_0_1_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_0_3_full_n;
    sc_signal< sc_lv<24> > A_fifo_0_3_dout;
    sc_signal< sc_logic > A_fifo_0_3_empty_n;
    sc_signal< sc_logic > B_fifo_2_1_full_n;
    sc_signal< sc_lv<24> > B_fifo_2_1_dout;
    sc_signal< sc_logic > B_fifo_2_1_empty_n;
    sc_signal< sc_logic > C_0_2_V_c_full_n;
    sc_signal< sc_lv<24> > C_0_2_V_c_dout;
    sc_signal< sc_logic > C_0_2_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_0_4_full_n;
    sc_signal< sc_lv<24> > A_fifo_0_4_dout;
    sc_signal< sc_logic > A_fifo_0_4_empty_n;
    sc_signal< sc_logic > B_fifo_3_1_full_n;
    sc_signal< sc_lv<24> > B_fifo_3_1_dout;
    sc_signal< sc_logic > B_fifo_3_1_empty_n;
    sc_signal< sc_logic > C_0_3_V_c_full_n;
    sc_signal< sc_lv<24> > C_0_3_V_c_dout;
    sc_signal< sc_logic > C_0_3_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_1_1_full_n;
    sc_signal< sc_lv<24> > A_fifo_1_1_dout;
    sc_signal< sc_logic > A_fifo_1_1_empty_n;
    sc_signal< sc_logic > B_fifo_0_2_full_n;
    sc_signal< sc_lv<24> > B_fifo_0_2_dout;
    sc_signal< sc_logic > B_fifo_0_2_empty_n;
    sc_signal< sc_logic > C_1_0_V_c_full_n;
    sc_signal< sc_lv<24> > C_1_0_V_c_dout;
    sc_signal< sc_logic > C_1_0_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_1_2_full_n;
    sc_signal< sc_lv<24> > A_fifo_1_2_dout;
    sc_signal< sc_logic > A_fifo_1_2_empty_n;
    sc_signal< sc_logic > B_fifo_1_2_full_n;
    sc_signal< sc_lv<24> > B_fifo_1_2_dout;
    sc_signal< sc_logic > B_fifo_1_2_empty_n;
    sc_signal< sc_logic > C_1_1_V_c_full_n;
    sc_signal< sc_lv<24> > C_1_1_V_c_dout;
    sc_signal< sc_logic > C_1_1_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_1_3_full_n;
    sc_signal< sc_lv<24> > A_fifo_1_3_dout;
    sc_signal< sc_logic > A_fifo_1_3_empty_n;
    sc_signal< sc_logic > B_fifo_2_2_full_n;
    sc_signal< sc_lv<24> > B_fifo_2_2_dout;
    sc_signal< sc_logic > B_fifo_2_2_empty_n;
    sc_signal< sc_logic > C_1_2_V_c_full_n;
    sc_signal< sc_lv<24> > C_1_2_V_c_dout;
    sc_signal< sc_logic > C_1_2_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_1_4_full_n;
    sc_signal< sc_lv<24> > A_fifo_1_4_dout;
    sc_signal< sc_logic > A_fifo_1_4_empty_n;
    sc_signal< sc_logic > B_fifo_3_2_full_n;
    sc_signal< sc_lv<24> > B_fifo_3_2_dout;
    sc_signal< sc_logic > B_fifo_3_2_empty_n;
    sc_signal< sc_logic > C_1_3_V_c_full_n;
    sc_signal< sc_lv<24> > C_1_3_V_c_dout;
    sc_signal< sc_logic > C_1_3_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_2_1_full_n;
    sc_signal< sc_lv<24> > A_fifo_2_1_dout;
    sc_signal< sc_logic > A_fifo_2_1_empty_n;
    sc_signal< sc_logic > B_fifo_0_3_full_n;
    sc_signal< sc_lv<24> > B_fifo_0_3_dout;
    sc_signal< sc_logic > B_fifo_0_3_empty_n;
    sc_signal< sc_logic > C_2_0_V_c_full_n;
    sc_signal< sc_lv<24> > C_2_0_V_c_dout;
    sc_signal< sc_logic > C_2_0_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_2_2_full_n;
    sc_signal< sc_lv<24> > A_fifo_2_2_dout;
    sc_signal< sc_logic > A_fifo_2_2_empty_n;
    sc_signal< sc_logic > B_fifo_1_3_full_n;
    sc_signal< sc_lv<24> > B_fifo_1_3_dout;
    sc_signal< sc_logic > B_fifo_1_3_empty_n;
    sc_signal< sc_logic > C_2_1_V_c_full_n;
    sc_signal< sc_lv<24> > C_2_1_V_c_dout;
    sc_signal< sc_logic > C_2_1_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_2_3_full_n;
    sc_signal< sc_lv<24> > A_fifo_2_3_dout;
    sc_signal< sc_logic > A_fifo_2_3_empty_n;
    sc_signal< sc_logic > B_fifo_2_3_full_n;
    sc_signal< sc_lv<24> > B_fifo_2_3_dout;
    sc_signal< sc_logic > B_fifo_2_3_empty_n;
    sc_signal< sc_logic > C_2_2_V_c_full_n;
    sc_signal< sc_lv<24> > C_2_2_V_c_dout;
    sc_signal< sc_logic > C_2_2_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_2_4_full_n;
    sc_signal< sc_lv<24> > A_fifo_2_4_dout;
    sc_signal< sc_logic > A_fifo_2_4_empty_n;
    sc_signal< sc_logic > B_fifo_3_3_full_n;
    sc_signal< sc_lv<24> > B_fifo_3_3_dout;
    sc_signal< sc_logic > B_fifo_3_3_empty_n;
    sc_signal< sc_logic > C_2_3_V_c_full_n;
    sc_signal< sc_lv<24> > C_2_3_V_c_dout;
    sc_signal< sc_logic > C_2_3_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_3_1_full_n;
    sc_signal< sc_lv<24> > A_fifo_3_1_dout;
    sc_signal< sc_logic > A_fifo_3_1_empty_n;
    sc_signal< sc_logic > B_fifo_0_4_full_n;
    sc_signal< sc_lv<24> > B_fifo_0_4_dout;
    sc_signal< sc_logic > B_fifo_0_4_empty_n;
    sc_signal< sc_logic > C_3_0_V_c_full_n;
    sc_signal< sc_lv<24> > C_3_0_V_c_dout;
    sc_signal< sc_logic > C_3_0_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_3_2_full_n;
    sc_signal< sc_lv<24> > A_fifo_3_2_dout;
    sc_signal< sc_logic > A_fifo_3_2_empty_n;
    sc_signal< sc_logic > B_fifo_1_4_full_n;
    sc_signal< sc_lv<24> > B_fifo_1_4_dout;
    sc_signal< sc_logic > B_fifo_1_4_empty_n;
    sc_signal< sc_logic > C_3_1_V_c_full_n;
    sc_signal< sc_lv<24> > C_3_1_V_c_dout;
    sc_signal< sc_logic > C_3_1_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_3_3_full_n;
    sc_signal< sc_lv<24> > A_fifo_3_3_dout;
    sc_signal< sc_logic > A_fifo_3_3_empty_n;
    sc_signal< sc_logic > B_fifo_2_4_full_n;
    sc_signal< sc_lv<24> > B_fifo_2_4_dout;
    sc_signal< sc_logic > B_fifo_2_4_empty_n;
    sc_signal< sc_logic > C_3_2_V_c_full_n;
    sc_signal< sc_lv<24> > C_3_2_V_c_dout;
    sc_signal< sc_logic > C_3_2_V_c_empty_n;
    sc_signal< sc_logic > A_fifo_3_4_full_n;
    sc_signal< sc_lv<24> > A_fifo_3_4_dout;
    sc_signal< sc_logic > A_fifo_3_4_empty_n;
    sc_signal< sc_logic > B_fifo_3_4_full_n;
    sc_signal< sc_lv<24> > B_fifo_3_4_dout;
    sc_signal< sc_logic > B_fifo_3_4_empty_n;
    sc_signal< sc_logic > C_3_3_V_c_full_n;
    sc_signal< sc_lv<24> > C_3_3_V_c_dout;
    sc_signal< sc_logic > C_3_3_V_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_PE_1310_U0_din;
    sc_signal< sc_logic > start_for_PE_1310_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1310_U0_dout;
    sc_signal< sc_logic > start_for_PE_1310_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1311_U0_din;
    sc_signal< sc_logic > start_for_PE_1311_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1311_U0_dout;
    sc_signal< sc_logic > start_for_PE_1311_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1312_U0_din;
    sc_signal< sc_logic > start_for_PE_1312_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1312_U0_dout;
    sc_signal< sc_logic > start_for_PE_1312_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1313_U0_din;
    sc_signal< sc_logic > start_for_PE_1313_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1313_U0_dout;
    sc_signal< sc_logic > start_for_PE_1313_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1314_U0_din;
    sc_signal< sc_logic > start_for_PE_1314_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1314_U0_dout;
    sc_signal< sc_logic > start_for_PE_1314_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1318_U0_din;
    sc_signal< sc_logic > start_for_PE_1318_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1318_U0_dout;
    sc_signal< sc_logic > start_for_PE_1318_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1322_U0_din;
    sc_signal< sc_logic > start_for_PE_1322_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1322_U0_dout;
    sc_signal< sc_logic > start_for_PE_1322_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_din;
    sc_signal< sc_logic > start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_full_n;
    sc_signal< sc_lv<1> > start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_dout;
    sc_signal< sc_logic > start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1315_U0_din;
    sc_signal< sc_logic > start_for_PE_1315_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1315_U0_dout;
    sc_signal< sc_logic > start_for_PE_1315_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1316_U0_din;
    sc_signal< sc_logic > start_for_PE_1316_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1316_U0_dout;
    sc_signal< sc_logic > start_for_PE_1316_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1317_U0_din;
    sc_signal< sc_logic > start_for_PE_1317_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1317_U0_dout;
    sc_signal< sc_logic > start_for_PE_1317_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_din;
    sc_signal< sc_logic > start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_full_n;
    sc_signal< sc_lv<1> > start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_dout;
    sc_signal< sc_logic > start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_empty_n;
    sc_signal< sc_logic > PE_1314_U0_start_full_n;
    sc_signal< sc_logic > PE_1314_U0_start_write;
    sc_signal< sc_logic > PE_1315_U0_start_full_n;
    sc_signal< sc_logic > PE_1315_U0_start_write;
    sc_signal< sc_lv<1> > start_for_PE_1320_U0_din;
    sc_signal< sc_logic > start_for_PE_1320_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1320_U0_dout;
    sc_signal< sc_logic > start_for_PE_1320_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1321_U0_din;
    sc_signal< sc_logic > start_for_PE_1321_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1321_U0_dout;
    sc_signal< sc_logic > start_for_PE_1321_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1319_U0_din;
    sc_signal< sc_logic > start_for_PE_1319_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1319_U0_dout;
    sc_signal< sc_logic > start_for_PE_1319_U0_empty_n;
    sc_signal< sc_logic > PE_1319_U0_start_full_n;
    sc_signal< sc_logic > PE_1319_U0_start_write;
    sc_signal< sc_logic > PE_1320_U0_start_full_n;
    sc_signal< sc_logic > PE_1320_U0_start_write;
    sc_signal< sc_lv<1> > start_for_PE_1325_U0_din;
    sc_signal< sc_logic > start_for_PE_1325_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1325_U0_dout;
    sc_signal< sc_logic > start_for_PE_1325_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1323_U0_din;
    sc_signal< sc_logic > start_for_PE_1323_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1323_U0_dout;
    sc_signal< sc_logic > start_for_PE_1323_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_PE_1324_U0_din;
    sc_signal< sc_logic > start_for_PE_1324_U0_full_n;
    sc_signal< sc_lv<1> > start_for_PE_1324_U0_dout;
    sc_signal< sc_logic > start_for_PE_1324_U0_empty_n;
    sc_signal< sc_logic > PE_1324_U0_start_full_n;
    sc_signal< sc_logic > PE_1324_U0_start_write;
    sc_signal< sc_logic > PE_1325_U0_start_full_n;
    sc_signal< sc_logic > PE_1325_U0_start_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_start_full_n;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_AB_proc326_U0_start_write;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_start_full_n;
    sc_signal< sc_logic > systolic_array_k_12_Loop_data_drain_C_proc327_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_A_loader_1_V_V_read();
    void thread_A_loader_2_V_V_read();
    void thread_A_loader_3_V_V_read();
    void thread_A_loader_V_V_read();
    void thread_B_loader_1_V_V_read();
    void thread_B_loader_2_V_V_read();
    void thread_B_loader_3_V_V_read();
    void thread_B_loader_V_V_read();
    void thread_C_drainer_1_V_V_din();
    void thread_C_drainer_1_V_V_write();
    void thread_C_drainer_2_V_V_din();
    void thread_C_drainer_2_V_V_write();
    void thread_C_drainer_3_V_V_din();
    void thread_C_drainer_3_V_V_write();
    void thread_C_drainer_V_V_din();
    void thread_C_drainer_V_V_write();
    void thread_PE_1310_U0_ap_continue();
    void thread_PE_1310_U0_ap_start();
    void thread_PE_1311_U0_ap_continue();
    void thread_PE_1311_U0_ap_start();
    void thread_PE_1312_U0_ap_continue();
    void thread_PE_1312_U0_ap_start();
    void thread_PE_1313_U0_ap_continue();
    void thread_PE_1313_U0_ap_start();
    void thread_PE_1313_U0_start_full_n();
    void thread_PE_1314_U0_ap_continue();
    void thread_PE_1314_U0_ap_start();
    void thread_PE_1314_U0_start_full_n();
    void thread_PE_1314_U0_start_write();
    void thread_PE_1315_U0_ap_continue();
    void thread_PE_1315_U0_ap_start();
    void thread_PE_1315_U0_start_full_n();
    void thread_PE_1315_U0_start_write();
    void thread_PE_1316_U0_ap_continue();
    void thread_PE_1316_U0_ap_start();
    void thread_PE_1317_U0_ap_continue();
    void thread_PE_1317_U0_ap_start();
    void thread_PE_1318_U0_ap_continue();
    void thread_PE_1318_U0_ap_start();
    void thread_PE_1319_U0_ap_continue();
    void thread_PE_1319_U0_ap_start();
    void thread_PE_1319_U0_start_full_n();
    void thread_PE_1319_U0_start_write();
    void thread_PE_1320_U0_ap_continue();
    void thread_PE_1320_U0_ap_start();
    void thread_PE_1320_U0_start_full_n();
    void thread_PE_1320_U0_start_write();
    void thread_PE_1321_U0_ap_continue();
    void thread_PE_1321_U0_ap_start();
    void thread_PE_1322_U0_ap_continue();
    void thread_PE_1322_U0_ap_start();
    void thread_PE_1323_U0_ap_continue();
    void thread_PE_1323_U0_ap_start();
    void thread_PE_1324_U0_ap_continue();
    void thread_PE_1324_U0_ap_start();
    void thread_PE_1324_U0_start_full_n();
    void thread_PE_1324_U0_start_write();
    void thread_PE_1325_U0_ap_continue();
    void thread_PE_1325_U0_ap_start();
    void thread_PE_1325_U0_start_full_n();
    void thread_PE_1325_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_start_for_PE_1310_U0_din();
    void thread_start_for_PE_1311_U0_din();
    void thread_start_for_PE_1312_U0_din();
    void thread_start_for_PE_1313_U0_din();
    void thread_start_for_PE_1314_U0_din();
    void thread_start_for_PE_1315_U0_din();
    void thread_start_for_PE_1316_U0_din();
    void thread_start_for_PE_1317_U0_din();
    void thread_start_for_PE_1318_U0_din();
    void thread_start_for_PE_1319_U0_din();
    void thread_start_for_PE_1320_U0_din();
    void thread_start_for_PE_1321_U0_din();
    void thread_start_for_PE_1322_U0_din();
    void thread_start_for_PE_1323_U0_din();
    void thread_start_for_PE_1324_U0_din();
    void thread_start_for_PE_1325_U0_din();
    void thread_start_for_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_din();
    void thread_start_for_systolic_array_k_12_Loop_data_drain_C_proc327_U0_din();
    void thread_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_continue();
    void thread_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_ap_start();
    void thread_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_start_full_n();
    void thread_systolic_array_k_12_Loop_data_drain_AB_proc326_U0_start_write();
    void thread_systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_continue();
    void thread_systolic_array_k_12_Loop_data_drain_C_proc327_U0_ap_start();
    void thread_systolic_array_k_12_Loop_data_drain_C_proc327_U0_start_full_n();
    void thread_systolic_array_k_12_Loop_data_drain_C_proc327_U0_start_write();
    void thread_systolic_array_k_12_Loop_data_load_proc309_U0_ap_continue();
    void thread_systolic_array_k_12_Loop_data_load_proc309_U0_ap_start();
    void thread_systolic_array_k_12_Loop_data_load_proc309_U0_start_full_n();
};

}

using namespace ap_rtl;

#endif
