// Seed: 2918660876
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  logic id_6;
  assign id_2 = 1'b0;
  logic id_7;
  logic id_8;
  always @(posedge 1 or posedge 1) begin
    SystemTFIdentifier(1, (1), id_5);
  end
  logic id_9;
  logic id_10;
  logic id_11;
  always @(posedge id_1) begin
    id_3 <= id_9 + id_9;
    id_2 = 1;
  end
  logic id_12;
endmodule
