/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [4:0] _01_;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [21:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_3z;
  wire [27:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [21:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[70] ? in_data[71] : in_data[92];
  assign celloutsig_1_4z = !(celloutsig_1_3z[2] ? celloutsig_1_3z[0] : celloutsig_1_0z[3]);
  assign celloutsig_0_32z = ~((celloutsig_0_12z[1] | celloutsig_0_31z[1]) & (celloutsig_0_14z | celloutsig_0_19z[1]));
  assign celloutsig_1_1z = ~((in_data[96] | in_data[99]) & (in_data[151] | in_data[179]));
  assign celloutsig_1_19z = celloutsig_1_6z[4] | ~(celloutsig_1_16z);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(in_data[70]);
  assign celloutsig_1_2z = in_data[125] ^ in_data[166];
  assign celloutsig_1_8z = celloutsig_1_6z[0] ^ celloutsig_1_7z[8];
  assign celloutsig_1_18z = in_data[117] ^ celloutsig_1_9z[18];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_2z[14:11], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_13z[0], celloutsig_0_22z } / { 1'h1, celloutsig_0_24z[4:2], celloutsig_0_2z[18], in_data[73:70], celloutsig_0_30z };
  assign celloutsig_0_3z = in_data[67:52] / { 1'h1, celloutsig_0_2z[17:4], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:0], _00_ } / { 1'h1, celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_1z, _00_[8:1], in_data[96] };
  assign celloutsig_0_7z = { _01_[3:1], celloutsig_0_1z, 1'h0, in_data[73:70], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, 1'h0 } / { 1'h1, celloutsig_0_2z[17:0], _01_, in_data[73:70] };
  assign celloutsig_0_10z = _01_[2:0] / { 1'h1, in_data[71], celloutsig_0_1z };
  assign celloutsig_0_20z = { 1'h0, celloutsig_0_9z, celloutsig_0_1z } / { 1'h1, in_data[71:70] };
  assign celloutsig_1_16z = celloutsig_1_4z & ~(celloutsig_1_8z);
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_22z = celloutsig_0_8z[11:3] % { 1'h1, celloutsig_0_8z[8:1] };
  assign celloutsig_0_2z = { in_data[82:64], in_data[73:70] } % { 1'h1, in_data[22:5], in_data[73:71], in_data[0] };
  assign celloutsig_0_8z = in_data[32] ? in_data[50:39] : { in_data[36:33], 1'h0, in_data[31:26], celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_1z ? { celloutsig_0_20z, _01_, celloutsig_0_15z } : { celloutsig_0_22z[6:2], celloutsig_0_19z };
  assign celloutsig_0_15z = { _01_[4:3], celloutsig_0_1z } != in_data[73:71];
  assign celloutsig_0_12z = - { 1'h0, celloutsig_0_10z };
  assign celloutsig_0_13z = - { in_data[78:65], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_19z = - { celloutsig_0_2z[3], celloutsig_0_10z };
  assign celloutsig_0_30z = celloutsig_0_24z[5] & celloutsig_0_2z[18];
  assign celloutsig_0_11z = celloutsig_0_3z[10:8] << celloutsig_0_7z[7:5];
  assign celloutsig_1_7z = { in_data[143:133], celloutsig_1_1z } >> { _00_[7:3], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[189:184] <<< in_data[151:146];
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 22'h000000;
    else if (clkin_data[128]) celloutsig_1_9z = { _00_, celloutsig_1_6z };
  assign celloutsig_0_14z = ~((celloutsig_0_1z & celloutsig_0_13z[10]) | (celloutsig_0_1z & celloutsig_0_8z[7]));
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
