Analysis & Synthesis report for signal
Sun Sep 18 09:27:38 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |signal|ir_module:inst1|state
 11. State Machine - |signal|ir_module:inst1|IR_code
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated
 17. Parameter Settings for User Entity Instance: count:inst2
 18. Parameter Settings for User Entity Instance: count:inst2|dt_module:dt_ct
 19. Parameter Settings for User Entity Instance: PLL:inst|altpll0:inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: PLL:inst|altpll1:inst1|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: clk_hz:inst3
 22. Parameter Settings for User Entity Instance: ir_module:inst1
 23. Parameter Settings for User Entity Instance: sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: count:inst2|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult3
 26. Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult2
 27. Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult4
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 18 09:27:38 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; signal                                           ;
; Top-level Entity Name              ; signal                                           ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 1,812                                            ;
;     Total combinational functions  ; 1,770                                            ;
;     Dedicated logic registers      ; 280                                              ;
; Total registers                    ; 280                                              ;
; Total pins                         ; 30                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 2                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; signal             ; signal             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; dt.v                             ; yes             ; User Verilog HDL File              ; D:/composite design/signal2/dt.v                                          ;         ;
; ir.v                             ; yes             ; User Verilog HDL File              ; D:/composite design/signal2/ir.v                                          ;         ;
; altpll0.v                        ; yes             ; User Wizard-Generated File         ; D:/composite design/signal2/altpll0.v                                     ;         ;
; altpll1.v                        ; yes             ; User Wizard-Generated File         ; D:/composite design/signal2/altpll1.v                                     ;         ;
; PLL.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/composite design/signal2/PLL.bdf                                       ;         ;
; signal.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/composite design/signal2/signal.bdf                                    ;         ;
; count.v                          ; yes             ; User Verilog HDL File              ; D:/composite design/signal2/count.v                                       ;         ;
; clk_hz.v                         ; yes             ; User Verilog HDL File              ; D:/composite design/signal2/clk_hz.v                                      ;         ;
; output_files/sin.mif             ; yes             ; User Memory Initialization File    ; D:/composite design/signal2/output_files/sin.mif                          ;         ;
; ROM_sin.v                        ; yes             ; User Wizard-Generated File         ; D:/composite design/signal2/ROM_sin.v                                     ;         ;
; output_files/address.v           ; yes             ; User Verilog HDL File              ; D:/composite design/signal2/output_files/address.v                        ;         ;
; sin_block.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/composite design/signal2/sin_block.bdf                                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/altpll0_altpll.v                           ;         ;
; db/altpll1_altpll.v              ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/altpll1_altpll.v                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_e2b1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/altsyncram_e2b1.tdf                        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_mkm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/lpm_divide_mkm.tdf                         ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/sign_div_unsign_9nh.tdf                    ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/alt_u_div_6af.tdf                          ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_7pc.tdf                            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_8pc.tdf                            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_lgh.tdf                            ;         ;
; db/add_sub_pgh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_pgh.tdf                            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_rgh.tdf                            ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_mgh.tdf                            ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_ngh.tdf                            ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_kgh.tdf                            ;         ;
; db/add_sub_ogh.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/composite design/signal2/db/add_sub_ogh.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,812                                                                                        ;
;                                             ;                                                                                              ;
; Total combinational functions               ; 1770                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                              ;
;     -- 4 input functions                    ; 750                                                                                          ;
;     -- 3 input functions                    ; 609                                                                                          ;
;     -- <=2 input functions                  ; 411                                                                                          ;
;                                             ;                                                                                              ;
; Logic elements by mode                      ;                                                                                              ;
;     -- normal mode                          ; 952                                                                                          ;
;     -- arithmetic mode                      ; 818                                                                                          ;
;                                             ;                                                                                              ;
; Total registers                             ; 280                                                                                          ;
;     -- Dedicated logic registers            ; 280                                                                                          ;
;     -- I/O registers                        ; 0                                                                                            ;
;                                             ;                                                                                              ;
; I/O pins                                    ; 30                                                                                           ;
; Total memory bits                           ; 2048                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                            ;
; Total PLLs                                  ; 2                                                                                            ;
;     -- PLLs                                 ; 2                                                                                            ;
;                                             ;                                                                                              ;
; Maximum fan-out node                        ; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 141                                                                                          ;
; Total fan-out                               ; 6479                                                                                         ;
; Average fan-out                             ; 3.06                                                                                         ;
+---------------------------------------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |signal                                           ; 1770 (1)          ; 280 (0)      ; 2048        ; 0            ; 0       ; 0         ; 30   ; 0            ; |signal                                                                                                                                    ; work         ;
;    |PLL:inst|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst                                                                                                                           ; work         ;
;       |altpll0:inst|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst|altpll0:inst                                                                                                              ; work         ;
;          |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst|altpll0:inst|altpll:altpll_component                                                                                      ; work         ;
;             |altpll0_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated                                                        ; work         ;
;       |altpll1:inst1|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst|altpll1:inst1                                                                                                             ; work         ;
;          |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst|altpll1:inst1|altpll:altpll_component                                                                                     ; work         ;
;             |altpll1_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated                                                       ; work         ;
;    |clk_hz:inst3|                                 ; 52 (52)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|clk_hz:inst3                                                                                                                       ; work         ;
;    |count:inst2|                                  ; 1619 (417)        ; 152 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2                                                                                                                        ; work         ;
;       |dt_module:dt_ct|                           ; 63 (63)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|dt_module:dt_ct                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 932 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_mkm:auto_generated|          ; 932 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 932 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 932 (932)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 38 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_ogh:auto_generated| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 49 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_rgh:auto_generated| ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; work         ;
;       |lpm_mult:Mult2|                            ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 57 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_rgh:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_mgh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; work         ;
;       |lpm_mult:Mult3|                            ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 57 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_lgh:auto_generated|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_pgh:auto_generated| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; work         ;
;       |lpm_mult:Mult4|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult4                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|count:inst2|lpm_mult:Mult4|multcore:mult_core                                                                                      ; work         ;
;    |ir_module:inst1|                              ; 90 (90)           ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|ir_module:inst1                                                                                                                    ; work         ;
;    |sin_block:inst5|                              ; 8 (0)             ; 8 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|sin_block:inst5                                                                                                                    ; work         ;
;       |ROM_sin:inst|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|sin_block:inst5|ROM_sin:inst                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component                                                                       ; work         ;
;             |altsyncram_e2b1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated                                        ; work         ;
;       |address:inst1|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |signal|sin_block:inst5|address:inst1                                                                                                      ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+
; Name                                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                    ;
+--------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+
; sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ./output_files/sin.mif ;
+--------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |signal|PLL:inst|altpll0:inst        ; D:/composite design/signal2/altpll0.v ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |signal|PLL:inst|altpll1:inst1       ; D:/composite design/signal2/altpll1.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |signal|sin_block:inst5|ROM_sin:inst ; D:/composite design/signal2/ROM_sin.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |signal|ir_module:inst1|state                            ;
+------------------+-----------------+------------------+------------------+
; Name             ; state.ST_CODE_P ; state.ST_START_H ; state.ST_START_L ;
+------------------+-----------------+------------------+------------------+
; state.ST_START_L ; 0               ; 0                ; 0                ;
; state.ST_CODE_P  ; 1               ; 0                ; 1                ;
; state.ST_START_H ; 0               ; 1                ; 1                ;
+------------------+-----------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |signal|ir_module:inst1|IR_code ;
+----------------+--------------------------------+
; Name           ; IR_code.CODE_1                 ;
+----------------+--------------------------------+
; IR_code.CODE_0 ; 0                              ;
; IR_code.CODE_1 ; 1                              ;
+----------------+--------------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; count:inst2|num[28..31]                 ; Stuck at GND due to stuck port data_in ;
; count:inst2|tmp2[31]                    ; Merged with count:inst2|tmp2[30]       ;
; ir_module:inst1|state~6                 ; Lost fanout                            ;
; ir_module:inst1|IR_code~5               ; Lost fanout                            ;
; ir_module:inst1|IR_code~6               ; Lost fanout                            ;
; ir_module:inst1|IR_code~7               ; Lost fanout                            ;
; ir_module:inst1|IR_code~8               ; Lost fanout                            ;
; ir_module:inst1|IR_code~9               ; Lost fanout                            ;
; ir_module:inst1|IR_code~10              ; Lost fanout                            ;
; ir_module:inst1|IR_code~11              ; Lost fanout                            ;
; ir_module:inst1|IR_code~12              ; Lost fanout                            ;
; ir_module:inst1|IR_code~13              ; Lost fanout                            ;
; ir_module:inst1|IR_code~14              ; Lost fanout                            ;
; ir_module:inst1|IR_code~16              ; Lost fanout                            ;
; ir_module:inst1|IR_code~17              ; Lost fanout                            ;
; ir_module:inst1|IR_code~18              ; Lost fanout                            ;
; ir_module:inst1|IR_code~19              ; Lost fanout                            ;
; ir_module:inst1|IR_code~20              ; Lost fanout                            ;
; count:inst2|dt_module:dt_ct|cnt[17..31] ; Lost fanout                            ;
; Total Number of Removed Registers = 36  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 280   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 81    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; count:inst2|clk_out                    ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |signal|ir_module:inst1|IR_Value[14]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |signal|count:inst2|dt_module:dt_ct|ds_en[3]  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |signal|count:inst2|dt_module:dt_ct|ds_reg[0] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |signal|ir_module:inst1|cnt_num[5]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |signal|count:inst2|tmp2[24]                  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |signal|count:inst2|tmp2[12]                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |signal|count:inst2|tmp2[22]                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |signal|count:inst2|tmp2[16]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |signal|ir_module:inst1|IR_code.CODE_1        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |signal|ir_module:inst1|Selector0             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: count:inst2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TIME           ; 00000101111101011110000100000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: count:inst2|dt_module:dt_ct ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; NUM_0          ; 0111111 ; Unsigned Binary                               ;
; NUM_1          ; 0000110 ; Unsigned Binary                               ;
; NUM_2          ; 1011011 ; Unsigned Binary                               ;
; NUM_3          ; 1001111 ; Unsigned Binary                               ;
; NUM_4          ; 1100110 ; Unsigned Binary                               ;
; NUM_5          ; 1101101 ; Unsigned Binary                               ;
; NUM_6          ; 1111101 ; Unsigned Binary                               ;
; NUM_7          ; 0000111 ; Unsigned Binary                               ;
; NUM_8          ; 1111111 ; Unsigned Binary                               ;
; NUM_9          ; 1101111 ; Unsigned Binary                               ;
; NUM_A          ; 1110111 ; Unsigned Binary                               ;
; NUM_B          ; 1111100 ; Unsigned Binary                               ;
; NUM_C          ; 1011000 ; Unsigned Binary                               ;
; NUM_D          ; 1011110 ; Unsigned Binary                               ;
; NUM_E          ; 1111001 ; Unsigned Binary                               ;
; NUM_F          ; 1110001 ; Unsigned Binary                               ;
; NUM_BLK        ; 0000000 ; Unsigned Binary                               ;
; EN_1           ; 1110    ; Unsigned Binary                               ;
; EN_2           ; 1101    ; Unsigned Binary                               ;
; EN_3           ; 1011    ; Unsigned Binary                               ;
; EN_4           ; 0111    ; Unsigned Binary                               ;
; EN_A           ; 0000    ; Unsigned Binary                               ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst|altpll0:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------------+
; Parameter Name                ; Value                     ; Type                           ;
+-------------------------------+---------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                        ;
; PLL_TYPE                      ; AUTO                      ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20833                     ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                        ;
; LOCK_HIGH                     ; 1                         ; Untyped                        ;
; LOCK_LOW                      ; 1                         ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                        ;
; SKIP_VCO                      ; OFF                       ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                        ;
; BANDWIDTH                     ; 0                         ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                        ;
; DOWN_SPREAD                   ; 0                         ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer                 ;
; CLK2_MULTIPLY_BY              ; 5                         ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 25                        ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 480                       ; Signed Integer                 ;
; CLK2_DIVIDE_BY                ; 24                        ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 48                        ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 4                         ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                        ;
; DPA_DIVIDER                   ; 0                         ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                        ;
; VCO_MIN                       ; 0                         ; Untyped                        ;
; VCO_MAX                       ; 0                         ; Untyped                        ;
; VCO_CENTER                    ; 0                         ; Untyped                        ;
; PFD_MIN                       ; 0                         ; Untyped                        ;
; PFD_MAX                       ; 0                         ; Untyped                        ;
; M_INITIAL                     ; 0                         ; Untyped                        ;
; M                             ; 0                         ; Untyped                        ;
; N                             ; 1                         ; Untyped                        ;
; M2                            ; 1                         ; Untyped                        ;
; N2                            ; 1                         ; Untyped                        ;
; SS                            ; 1                         ; Untyped                        ;
; C0_HIGH                       ; 0                         ; Untyped                        ;
; C1_HIGH                       ; 0                         ; Untyped                        ;
; C2_HIGH                       ; 0                         ; Untyped                        ;
; C3_HIGH                       ; 0                         ; Untyped                        ;
; C4_HIGH                       ; 0                         ; Untyped                        ;
; C5_HIGH                       ; 0                         ; Untyped                        ;
; C6_HIGH                       ; 0                         ; Untyped                        ;
; C7_HIGH                       ; 0                         ; Untyped                        ;
; C8_HIGH                       ; 0                         ; Untyped                        ;
; C9_HIGH                       ; 0                         ; Untyped                        ;
; C0_LOW                        ; 0                         ; Untyped                        ;
; C1_LOW                        ; 0                         ; Untyped                        ;
; C2_LOW                        ; 0                         ; Untyped                        ;
; C3_LOW                        ; 0                         ; Untyped                        ;
; C4_LOW                        ; 0                         ; Untyped                        ;
; C5_LOW                        ; 0                         ; Untyped                        ;
; C6_LOW                        ; 0                         ; Untyped                        ;
; C7_LOW                        ; 0                         ; Untyped                        ;
; C8_LOW                        ; 0                         ; Untyped                        ;
; C9_LOW                        ; 0                         ; Untyped                        ;
; C0_INITIAL                    ; 0                         ; Untyped                        ;
; C1_INITIAL                    ; 0                         ; Untyped                        ;
; C2_INITIAL                    ; 0                         ; Untyped                        ;
; C3_INITIAL                    ; 0                         ; Untyped                        ;
; C4_INITIAL                    ; 0                         ; Untyped                        ;
; C5_INITIAL                    ; 0                         ; Untyped                        ;
; C6_INITIAL                    ; 0                         ; Untyped                        ;
; C7_INITIAL                    ; 0                         ; Untyped                        ;
; C8_INITIAL                    ; 0                         ; Untyped                        ;
; C9_INITIAL                    ; 0                         ; Untyped                        ;
; C0_MODE                       ; BYPASS                    ; Untyped                        ;
; C1_MODE                       ; BYPASS                    ; Untyped                        ;
; C2_MODE                       ; BYPASS                    ; Untyped                        ;
; C3_MODE                       ; BYPASS                    ; Untyped                        ;
; C4_MODE                       ; BYPASS                    ; Untyped                        ;
; C5_MODE                       ; BYPASS                    ; Untyped                        ;
; C6_MODE                       ; BYPASS                    ; Untyped                        ;
; C7_MODE                       ; BYPASS                    ; Untyped                        ;
; C8_MODE                       ; BYPASS                    ; Untyped                        ;
; C9_MODE                       ; BYPASS                    ; Untyped                        ;
; C0_PH                         ; 0                         ; Untyped                        ;
; C1_PH                         ; 0                         ; Untyped                        ;
; C2_PH                         ; 0                         ; Untyped                        ;
; C3_PH                         ; 0                         ; Untyped                        ;
; C4_PH                         ; 0                         ; Untyped                        ;
; C5_PH                         ; 0                         ; Untyped                        ;
; C6_PH                         ; 0                         ; Untyped                        ;
; C7_PH                         ; 0                         ; Untyped                        ;
; C8_PH                         ; 0                         ; Untyped                        ;
; C9_PH                         ; 0                         ; Untyped                        ;
; L0_HIGH                       ; 1                         ; Untyped                        ;
; L1_HIGH                       ; 1                         ; Untyped                        ;
; G0_HIGH                       ; 1                         ; Untyped                        ;
; G1_HIGH                       ; 1                         ; Untyped                        ;
; G2_HIGH                       ; 1                         ; Untyped                        ;
; G3_HIGH                       ; 1                         ; Untyped                        ;
; E0_HIGH                       ; 1                         ; Untyped                        ;
; E1_HIGH                       ; 1                         ; Untyped                        ;
; E2_HIGH                       ; 1                         ; Untyped                        ;
; E3_HIGH                       ; 1                         ; Untyped                        ;
; L0_LOW                        ; 1                         ; Untyped                        ;
; L1_LOW                        ; 1                         ; Untyped                        ;
; G0_LOW                        ; 1                         ; Untyped                        ;
; G1_LOW                        ; 1                         ; Untyped                        ;
; G2_LOW                        ; 1                         ; Untyped                        ;
; G3_LOW                        ; 1                         ; Untyped                        ;
; E0_LOW                        ; 1                         ; Untyped                        ;
; E1_LOW                        ; 1                         ; Untyped                        ;
; E2_LOW                        ; 1                         ; Untyped                        ;
; E3_LOW                        ; 1                         ; Untyped                        ;
; L0_INITIAL                    ; 1                         ; Untyped                        ;
; L1_INITIAL                    ; 1                         ; Untyped                        ;
; G0_INITIAL                    ; 1                         ; Untyped                        ;
; G1_INITIAL                    ; 1                         ; Untyped                        ;
; G2_INITIAL                    ; 1                         ; Untyped                        ;
; G3_INITIAL                    ; 1                         ; Untyped                        ;
; E0_INITIAL                    ; 1                         ; Untyped                        ;
; E1_INITIAL                    ; 1                         ; Untyped                        ;
; E2_INITIAL                    ; 1                         ; Untyped                        ;
; E3_INITIAL                    ; 1                         ; Untyped                        ;
; L0_MODE                       ; BYPASS                    ; Untyped                        ;
; L1_MODE                       ; BYPASS                    ; Untyped                        ;
; G0_MODE                       ; BYPASS                    ; Untyped                        ;
; G1_MODE                       ; BYPASS                    ; Untyped                        ;
; G2_MODE                       ; BYPASS                    ; Untyped                        ;
; G3_MODE                       ; BYPASS                    ; Untyped                        ;
; E0_MODE                       ; BYPASS                    ; Untyped                        ;
; E1_MODE                       ; BYPASS                    ; Untyped                        ;
; E2_MODE                       ; BYPASS                    ; Untyped                        ;
; E3_MODE                       ; BYPASS                    ; Untyped                        ;
; L0_PH                         ; 0                         ; Untyped                        ;
; L1_PH                         ; 0                         ; Untyped                        ;
; G0_PH                         ; 0                         ; Untyped                        ;
; G1_PH                         ; 0                         ; Untyped                        ;
; G2_PH                         ; 0                         ; Untyped                        ;
; G3_PH                         ; 0                         ; Untyped                        ;
; E0_PH                         ; 0                         ; Untyped                        ;
; E1_PH                         ; 0                         ; Untyped                        ;
; E2_PH                         ; 0                         ; Untyped                        ;
; E3_PH                         ; 0                         ; Untyped                        ;
; M_PH                          ; 0                         ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                        ;
; CLK0_COUNTER                  ; G0                        ; Untyped                        ;
; CLK1_COUNTER                  ; G0                        ; Untyped                        ;
; CLK2_COUNTER                  ; G0                        ; Untyped                        ;
; CLK3_COUNTER                  ; G0                        ; Untyped                        ;
; CLK4_COUNTER                  ; G0                        ; Untyped                        ;
; CLK5_COUNTER                  ; G0                        ; Untyped                        ;
; CLK6_COUNTER                  ; E0                        ; Untyped                        ;
; CLK7_COUNTER                  ; E1                        ; Untyped                        ;
; CLK8_COUNTER                  ; E2                        ; Untyped                        ;
; CLK9_COUNTER                  ; E3                        ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                        ;
; M_TIME_DELAY                  ; 0                         ; Untyped                        ;
; N_TIME_DELAY                  ; 0                         ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                        ;
; VCO_POST_SCALE                ; 0                         ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                        ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                        ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                 ;
+-------------------------------+---------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst|altpll1:inst1|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------------+
; Parameter Name                ; Value                     ; Type                            ;
+-------------------------------+---------------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                         ;
; PLL_TYPE                      ; AUTO                      ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 3333                      ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                         ;
; LOCK_HIGH                     ; 1                         ; Untyped                         ;
; LOCK_LOW                      ; 1                         ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                         ;
; SKIP_VCO                      ; OFF                       ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                         ;
; BANDWIDTH                     ; 0                         ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                         ;
; DOWN_SPREAD                   ; 0                         ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 3                         ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                         ;
; DPA_DIVIDER                   ; 0                         ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                         ;
; VCO_MIN                       ; 0                         ; Untyped                         ;
; VCO_MAX                       ; 0                         ; Untyped                         ;
; VCO_CENTER                    ; 0                         ; Untyped                         ;
; PFD_MIN                       ; 0                         ; Untyped                         ;
; PFD_MAX                       ; 0                         ; Untyped                         ;
; M_INITIAL                     ; 0                         ; Untyped                         ;
; M                             ; 0                         ; Untyped                         ;
; N                             ; 1                         ; Untyped                         ;
; M2                            ; 1                         ; Untyped                         ;
; N2                            ; 1                         ; Untyped                         ;
; SS                            ; 1                         ; Untyped                         ;
; C0_HIGH                       ; 0                         ; Untyped                         ;
; C1_HIGH                       ; 0                         ; Untyped                         ;
; C2_HIGH                       ; 0                         ; Untyped                         ;
; C3_HIGH                       ; 0                         ; Untyped                         ;
; C4_HIGH                       ; 0                         ; Untyped                         ;
; C5_HIGH                       ; 0                         ; Untyped                         ;
; C6_HIGH                       ; 0                         ; Untyped                         ;
; C7_HIGH                       ; 0                         ; Untyped                         ;
; C8_HIGH                       ; 0                         ; Untyped                         ;
; C9_HIGH                       ; 0                         ; Untyped                         ;
; C0_LOW                        ; 0                         ; Untyped                         ;
; C1_LOW                        ; 0                         ; Untyped                         ;
; C2_LOW                        ; 0                         ; Untyped                         ;
; C3_LOW                        ; 0                         ; Untyped                         ;
; C4_LOW                        ; 0                         ; Untyped                         ;
; C5_LOW                        ; 0                         ; Untyped                         ;
; C6_LOW                        ; 0                         ; Untyped                         ;
; C7_LOW                        ; 0                         ; Untyped                         ;
; C8_LOW                        ; 0                         ; Untyped                         ;
; C9_LOW                        ; 0                         ; Untyped                         ;
; C0_INITIAL                    ; 0                         ; Untyped                         ;
; C1_INITIAL                    ; 0                         ; Untyped                         ;
; C2_INITIAL                    ; 0                         ; Untyped                         ;
; C3_INITIAL                    ; 0                         ; Untyped                         ;
; C4_INITIAL                    ; 0                         ; Untyped                         ;
; C5_INITIAL                    ; 0                         ; Untyped                         ;
; C6_INITIAL                    ; 0                         ; Untyped                         ;
; C7_INITIAL                    ; 0                         ; Untyped                         ;
; C8_INITIAL                    ; 0                         ; Untyped                         ;
; C9_INITIAL                    ; 0                         ; Untyped                         ;
; C0_MODE                       ; BYPASS                    ; Untyped                         ;
; C1_MODE                       ; BYPASS                    ; Untyped                         ;
; C2_MODE                       ; BYPASS                    ; Untyped                         ;
; C3_MODE                       ; BYPASS                    ; Untyped                         ;
; C4_MODE                       ; BYPASS                    ; Untyped                         ;
; C5_MODE                       ; BYPASS                    ; Untyped                         ;
; C6_MODE                       ; BYPASS                    ; Untyped                         ;
; C7_MODE                       ; BYPASS                    ; Untyped                         ;
; C8_MODE                       ; BYPASS                    ; Untyped                         ;
; C9_MODE                       ; BYPASS                    ; Untyped                         ;
; C0_PH                         ; 0                         ; Untyped                         ;
; C1_PH                         ; 0                         ; Untyped                         ;
; C2_PH                         ; 0                         ; Untyped                         ;
; C3_PH                         ; 0                         ; Untyped                         ;
; C4_PH                         ; 0                         ; Untyped                         ;
; C5_PH                         ; 0                         ; Untyped                         ;
; C6_PH                         ; 0                         ; Untyped                         ;
; C7_PH                         ; 0                         ; Untyped                         ;
; C8_PH                         ; 0                         ; Untyped                         ;
; C9_PH                         ; 0                         ; Untyped                         ;
; L0_HIGH                       ; 1                         ; Untyped                         ;
; L1_HIGH                       ; 1                         ; Untyped                         ;
; G0_HIGH                       ; 1                         ; Untyped                         ;
; G1_HIGH                       ; 1                         ; Untyped                         ;
; G2_HIGH                       ; 1                         ; Untyped                         ;
; G3_HIGH                       ; 1                         ; Untyped                         ;
; E0_HIGH                       ; 1                         ; Untyped                         ;
; E1_HIGH                       ; 1                         ; Untyped                         ;
; E2_HIGH                       ; 1                         ; Untyped                         ;
; E3_HIGH                       ; 1                         ; Untyped                         ;
; L0_LOW                        ; 1                         ; Untyped                         ;
; L1_LOW                        ; 1                         ; Untyped                         ;
; G0_LOW                        ; 1                         ; Untyped                         ;
; G1_LOW                        ; 1                         ; Untyped                         ;
; G2_LOW                        ; 1                         ; Untyped                         ;
; G3_LOW                        ; 1                         ; Untyped                         ;
; E0_LOW                        ; 1                         ; Untyped                         ;
; E1_LOW                        ; 1                         ; Untyped                         ;
; E2_LOW                        ; 1                         ; Untyped                         ;
; E3_LOW                        ; 1                         ; Untyped                         ;
; L0_INITIAL                    ; 1                         ; Untyped                         ;
; L1_INITIAL                    ; 1                         ; Untyped                         ;
; G0_INITIAL                    ; 1                         ; Untyped                         ;
; G1_INITIAL                    ; 1                         ; Untyped                         ;
; G2_INITIAL                    ; 1                         ; Untyped                         ;
; G3_INITIAL                    ; 1                         ; Untyped                         ;
; E0_INITIAL                    ; 1                         ; Untyped                         ;
; E1_INITIAL                    ; 1                         ; Untyped                         ;
; E2_INITIAL                    ; 1                         ; Untyped                         ;
; E3_INITIAL                    ; 1                         ; Untyped                         ;
; L0_MODE                       ; BYPASS                    ; Untyped                         ;
; L1_MODE                       ; BYPASS                    ; Untyped                         ;
; G0_MODE                       ; BYPASS                    ; Untyped                         ;
; G1_MODE                       ; BYPASS                    ; Untyped                         ;
; G2_MODE                       ; BYPASS                    ; Untyped                         ;
; G3_MODE                       ; BYPASS                    ; Untyped                         ;
; E0_MODE                       ; BYPASS                    ; Untyped                         ;
; E1_MODE                       ; BYPASS                    ; Untyped                         ;
; E2_MODE                       ; BYPASS                    ; Untyped                         ;
; E3_MODE                       ; BYPASS                    ; Untyped                         ;
; L0_PH                         ; 0                         ; Untyped                         ;
; L1_PH                         ; 0                         ; Untyped                         ;
; G0_PH                         ; 0                         ; Untyped                         ;
; G1_PH                         ; 0                         ; Untyped                         ;
; G2_PH                         ; 0                         ; Untyped                         ;
; G3_PH                         ; 0                         ; Untyped                         ;
; E0_PH                         ; 0                         ; Untyped                         ;
; E1_PH                         ; 0                         ; Untyped                         ;
; E2_PH                         ; 0                         ; Untyped                         ;
; E3_PH                         ; 0                         ; Untyped                         ;
; M_PH                          ; 0                         ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; CLK0_COUNTER                  ; G0                        ; Untyped                         ;
; CLK1_COUNTER                  ; G0                        ; Untyped                         ;
; CLK2_COUNTER                  ; G0                        ; Untyped                         ;
; CLK3_COUNTER                  ; G0                        ; Untyped                         ;
; CLK4_COUNTER                  ; G0                        ; Untyped                         ;
; CLK5_COUNTER                  ; G0                        ; Untyped                         ;
; CLK6_COUNTER                  ; E0                        ; Untyped                         ;
; CLK7_COUNTER                  ; E1                        ; Untyped                         ;
; CLK8_COUNTER                  ; E2                        ; Untyped                         ;
; CLK9_COUNTER                  ; E3                        ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                         ;
; M_TIME_DELAY                  ; 0                         ; Untyped                         ;
; N_TIME_DELAY                  ; 0                         ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                         ;
; VCO_POST_SCALE                ; 0                         ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                         ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                  ;
+-------------------------------+---------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_hz:inst3 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; TIME           ; 1000000 ; Signed Integer                 ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ir_module:inst1 ;
+----------------+------------------+--------------------------+
; Parameter Name ; Value            ; Type                     ;
+----------------+------------------+--------------------------+
; ST_START_L     ; 000              ; Unsigned Binary          ;
; ST_CODE_P      ; 001              ; Unsigned Binary          ;
; ST_VALUE_P     ; 010              ; Unsigned Binary          ;
; ST_START_H     ; 011              ; Unsigned Binary          ;
; ST_CODE_N      ; 100              ; Unsigned Binary          ;
; ST_VALUE_N     ; 101              ; Unsigned Binary          ;
; START_H        ; 0001000000000000 ; Unsigned Binary          ;
; START_L        ; 0010000000000000 ; Unsigned Binary          ;
; CODE_0         ; 0000010000000000 ; Unsigned Binary          ;
; CODE_1         ; 0000100000000000 ; Unsigned Binary          ;
+----------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                        ;
+------------------------------------+------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                     ;
; WIDTH_A                            ; 8                      ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                     ;
; WIDTH_B                            ; 1                      ; Untyped                                     ;
; WIDTHAD_B                          ; 1                      ; Untyped                                     ;
; NUMWORDS_B                         ; 1                      ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                     ;
; INIT_FILE                          ; ./output_files/sin.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_e2b1        ; Untyped                                     ;
+------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:inst2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                            ;
; LPM_WIDTHD             ; 32             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult3         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult2         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult1         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:inst2|lpm_mult:Mult4         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; PLL:inst|altpll0:inst|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; PLL:inst|altpll1:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 3333                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                          ;
;     -- WIDTH_A                            ; 8                                                            ;
;     -- NUMWORDS_A                         ; 256                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 5                          ;
; Entity Instance                       ; count:inst2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 12                         ;
;     -- LPM_WIDTHB                     ; 17                         ;
;     -- LPM_WIDTHP                     ; 29                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; count:inst2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 12                         ;
;     -- LPM_WIDTHB                     ; 14                         ;
;     -- LPM_WIDTHP                     ; 26                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; count:inst2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12                         ;
;     -- LPM_WIDTHB                     ; 10                         ;
;     -- LPM_WIDTHP                     ; 22                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; count:inst2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                         ;
;     -- LPM_WIDTHB                     ; 7                          ;
;     -- LPM_WIDTHP                     ; 19                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
; Entity Instance                       ; count:inst2|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 4                          ;
;     -- LPM_WIDTHB                     ; 7                          ;
;     -- LPM_WIDTHP                     ; 11                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                        ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Sep 18 09:27:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off signal -c signal
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dt.v
    Info (12023): Found entity 1: dt_module
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir_module
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file altpll1.v
    Info (12023): Found entity 1: altpll1
Info (12021): Found 1 design units, including 1 entities, in source file pll.bdf
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file signal.bdf
    Info (12023): Found entity 1: signal
Info (12021): Found 1 design units, including 1 entities, in source file count.v
    Info (12023): Found entity 1: count
Info (12021): Found 1 design units, including 1 entities, in source file clk_hz.v
    Info (12023): Found entity 1: clk_hz
Info (12021): Found 1 design units, including 1 entities, in source file rom_sin.v
    Info (12023): Found entity 1: ROM_sin
Info (12021): Found 1 design units, including 1 entities, in source file output_files/address.v
    Info (12023): Found entity 1: address
Info (12021): Found 1 design units, including 1 entities, in source file sin_block.bdf
    Info (12023): Found entity 1: sin_block
Warning (10227): Verilog HDL Port Declaration warning at count.v(19): data type declaration for "ir_code" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at count.v(10): see declaration for object "ir_code"
Warning (10227): Verilog HDL Port Declaration warning at address.v(4): data type declaration for "add" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at address.v(3): see declaration for object "add"
Info (12127): Elaborating entity "signal" for the top level hierarchy
Info (12128): Elaborating entity "count" for hierarchy "count:inst2"
Warning (10034): Output port "DS_DP" at count.v(16) has no driver
Info (12128): Elaborating entity "dt_module" for hierarchy "count:inst2|dt_module:dt_ct"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst"
Info (12128): Elaborating entity "altpll0" for hierarchy "PLL:inst|altpll0:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst|altpll0:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst|altpll0:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst|altpll0:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "48"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "24"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "480"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "altpll1" for hierarchy "PLL:inst|altpll1:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst|altpll1:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst|altpll1:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst|altpll1:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "3333"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated"
Info (12128): Elaborating entity "clk_hz" for hierarchy "clk_hz:inst3"
Info (12128): Elaborating entity "ir_module" for hierarchy "ir_module:inst1"
Warning (10036): Verilog HDL or VHDL warning at ir.v(47): object "T_Value" assigned a value but never read
Info (12128): Elaborating entity "sin_block" for hierarchy "sin_block:inst5"
Info (12128): Elaborating entity "ROM_sin" for hierarchy "sin_block:inst5|ROM_sin:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./output_files/sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2b1.tdf
    Info (12023): Found entity 1: altsyncram_e2b1
Info (12128): Elaborating entity "altsyncram_e2b1" for hierarchy "sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated"
Info (12128): Elaborating entity "address" for hierarchy "sin_block:inst5|address:inst1"
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "count:inst2|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "count:inst2|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "count:inst2|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "count:inst2|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "count:inst2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "count:inst2|Mult4"
Info (12130): Elaborated megafunction instantiation "count:inst2|lpm_divide:Div0"
Info (12133): Instantiated megafunction "count:inst2|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "28"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf
    Info (12023): Found entity 1: lpm_divide_mkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "count:inst2|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "count:inst2|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "count:inst2|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "count:inst2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "count:inst2|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "count:inst2|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "count:inst2|lpm_mult:Mult4"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DS_DP" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/composite design/signal2/output_files/signal.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1"
Info (21057): Implemented 1868 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 1828 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 547 megabytes
    Info: Processing ended: Sun Sep 18 09:27:38 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/composite design/signal2/output_files/signal.map.smsg.


