# ğŸš€ RISC-V Assembler & Five-Stage Pipelined CPU Simulator

A complete simulation of **low-level hardware design**, this project implements a **RISC-V assembler** alongside a **five-stage pipelined processor**, both written entirely in **C++**. It demonstrates how high-level RISC-V assembly is parsed, translated to machine code, and then executed via a realistic hardware pipeline model.

---

## ğŸ§© Components

1. **RISC-V Assembler** â€“ Converts RISC-V assembly instructions into 32-bit binary machine code  
2. **Pipelined Processor** â€“ Simulates a hardware-accurate 5-stage pipelined CPU using that machine code

---

# ğŸ”§ RISC-V ASSEMBLER

The assembler component translates **RISC-V assembly language** into corresponding **32-bit binary instructions**, storing them in a simulated instruction memory. It mimics the behavior of real-world assembler tools used in hardware systems.

### ğŸ“ Key Responsibilities

- âœ… Parse RISC-V assembly syntax  
- âœ… Identify instruction types (R, I, S, B, U, J, and subtypes)  
- âœ… Convert registers and immediate values into binary  
- âœ… Generate 32-bit machine code for each instruction  
- âœ… Store output in instruction memory for CPU simulation

### ğŸš€ Features

- âœ… **Full Instruction Format Support**:
  - **R-Type**: `ADD`, `SUB`, `MUL`, `AND`, `OR`, etc.
  - **I-Type**: `ADDI`, `ANDI`, `ORI`, etc.
  - **IR/IL-Type**: `SLLI`, `SRLI`, `SRAI`, etc.
  - **S-Type**: `SW`, `SB`, `SH`
  - **B-Type**: `BEQ`, `BNE`, `BGE`, etc.
  - **J-Type**: `JAL`
  - **JL-Type**: `JALR`
  - **U-Type**: `LUI`, `AUIPC`
- âœ… Accurate handling of **immediate fields**, sign-extension, and bit-shifts  
- âœ… Modular **object-oriented design** using C++ classes  
- âœ… Ready for integration with any RISC-V backend

---

# âš™ï¸ FIVE-STAGE PIPELINED CPU SIMULATOR

This processor simulates the classic **5-stage RISC-V pipeline** architecture:  
**Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Write Back**  
It replicates real hardware behavior, including parallel instruction processing, hazard resolution, and cycle-accurate execution.

### ğŸ“ Core Objectives

- âœ… Emulate each pipeline stage precisely  
- âœ… Maintain **register file**, **data memory**, and **program counter**  
- âœ… Simulate pipeline **hazards** and resolve them with realistic techniques  
- âœ… Track **performance metrics** like CPI, stalls, and total cycles

### ğŸš€ Features

#### âœ… Pipeline Stages:
- **IF (Instruction Fetch)**: Fetches machine code from instruction memory  
- **ID (Instruction Decode)**: Decodes opcodes, extracts operands  
- **EX (Execute)**: Performs ALU operations or branch offset calculations  
- **MEM (Memory Access)**: Reads from or writes to data memory  
- **WB (Write Back)**: Updates registers with results from EX or MEM  

#### âœ… Hazard Handling:
- **Data Hazards**:
  - Data **forwarding** where applicable  
  - Automatic insertion of **NOPs** when necessary  
- **Control Hazards**:
  - **Branch stalling** to maintain correctness  
  - Optional branch prediction logic

#### âœ… Additional Features:
- Simulated **32-register file** and **memory module**  
- Easy-to-read **debug output** showing pipeline state per cycle  
- Tracks:
  - Instruction count  
  - Stall count  
  - Cycle count  
  - **CPI (Cycles Per Instruction)** calculation  

---

## ğŸ§  Educational Value

This project demonstrates how **hardware logic** and **software abstraction** come together:

- ğŸ”¬ Mimics how real assemblers convert human-readable code to binary  
- ğŸ§® Shows how CPUs execute instructions in pipelined fashion for performance  
- ğŸ’¡ Helps students and hardware enthusiasts grasp low-level CPU internals

---

## ğŸ“ File Structure

