ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB71:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include<stdio.h>
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_TIM2_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 3


  91:Core/Src/main.c ****   MX_TIM2_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Infinite loop */
  98:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  99:Core/Src/main.c ****   while (1)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****     TIM2->CCR1 = 1000;
 105:Core/Src/main.c ****   }
 106:Core/Src/main.c ****   /* USER CODE END 3 */
 107:Core/Src/main.c **** }
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /**
 110:Core/Src/main.c ****   * @brief System Clock Configuration
 111:Core/Src/main.c ****   * @retval None
 112:Core/Src/main.c ****   */
 113:Core/Src/main.c **** void SystemClock_Config(void)
 114:Core/Src/main.c **** {
 115:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 119:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 126:Core/Src/main.c ****   {
 127:Core/Src/main.c ****     Error_Handler();
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     Error_Handler();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c **** }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** /**
 146:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 147:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 4


 148:Core/Src/main.c ****   * @retval None
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c **** static void MX_TIM2_Init(void)
 151:Core/Src/main.c **** {
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 158:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 163:Core/Src/main.c ****   htim2.Instance = TIM2;
 164:Core/Src/main.c ****   htim2.Init.Prescaler = 7;
 165:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 166:Core/Src/main.c ****   htim2.Init.Period = 9999;
 167:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 168:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 169:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 170:Core/Src/main.c ****   {
 171:Core/Src/main.c ****     Error_Handler();
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 174:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 175:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     Error_Handler();
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 180:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 181:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 182:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 183:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 190:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /**
 195:Core/Src/main.c ****   * @brief GPIO Initialization Function
 196:Core/Src/main.c ****   * @param None
 197:Core/Src/main.c ****   * @retval None
 198:Core/Src/main.c ****   */
 199:Core/Src/main.c **** static void MX_GPIO_Init(void)
 200:Core/Src/main.c **** {
  26              		.loc 1 200 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 5


  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              		.cfi_def_cfa_offset 8
 201:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 202:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 205:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  33              		.loc 1 205 3 view .LVU1
  34              	.LBB4:
  35              		.loc 1 205 3 view .LVU2
  36              		.loc 1 205 3 view .LVU3
  37 0002 0A4B     		ldr	r3, .L3
  38 0004 9A69     		ldr	r2, [r3, #24]
  39 0006 42F02002 		orr	r2, r2, #32
  40 000a 9A61     		str	r2, [r3, #24]
  41              		.loc 1 205 3 view .LVU4
  42 000c 9A69     		ldr	r2, [r3, #24]
  43 000e 02F02002 		and	r2, r2, #32
  44 0012 0092     		str	r2, [sp]
  45              		.loc 1 205 3 view .LVU5
  46 0014 009A     		ldr	r2, [sp]
  47              	.LBE4:
  48              		.loc 1 205 3 view .LVU6
 206:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49              		.loc 1 206 3 view .LVU7
  50              	.LBB5:
  51              		.loc 1 206 3 view .LVU8
  52              		.loc 1 206 3 view .LVU9
  53 0016 9A69     		ldr	r2, [r3, #24]
  54 0018 42F00402 		orr	r2, r2, #4
  55 001c 9A61     		str	r2, [r3, #24]
  56              		.loc 1 206 3 view .LVU10
  57 001e 9B69     		ldr	r3, [r3, #24]
  58 0020 03F00403 		and	r3, r3, #4
  59 0024 0193     		str	r3, [sp, #4]
  60              		.loc 1 206 3 view .LVU11
  61 0026 019B     		ldr	r3, [sp, #4]
  62              	.LBE5:
  63              		.loc 1 206 3 view .LVU12
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 209:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 210:Core/Src/main.c **** }
  64              		.loc 1 210 1 is_stmt 0 view .LVU13
  65 0028 02B0     		add	sp, sp, #8
  66              		.cfi_def_cfa_offset 0
  67              		@ sp needed
  68 002a 7047     		bx	lr
  69              	.L4:
  70              		.align	2
  71              	.L3:
  72 002c 00100240 		.word	1073876992
  73              		.cfi_endproc
  74              	.LFE71:
  76              		.section	.text.Error_Handler,"ax",%progbits
  77              		.align	1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 6


  78              		.global	Error_Handler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	Error_Handler:
  84              	.LFB72:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /* USER CODE END 4 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c **** void Error_Handler(void)
 221:Core/Src/main.c **** {
  85              		.loc 1 221 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ Volatile: function does not return.
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
 222:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 223:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 224:Core/Src/main.c ****   __disable_irq();
  91              		.loc 1 224 3 view .LVU15
  92              	.LBB6:
  93              	.LBI6:
  94              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 7


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 8


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  95              		.loc 2 140 27 view .LVU16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 9


  96              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97              		.loc 2 142 3 view .LVU17
  98              		.syntax unified
  99              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 100 0000 72B6     		cpsid i
 101              	@ 0 "" 2
 102              		.thumb
 103              		.syntax unified
 104              	.L6:
 105              	.LBE7:
 106              	.LBE6:
 225:Core/Src/main.c ****   while (1)
 107              		.loc 1 225 3 view .LVU18
 226:Core/Src/main.c ****   {
 227:Core/Src/main.c ****   }
 108              		.loc 1 227 3 view .LVU19
 225:Core/Src/main.c ****   while (1)
 109              		.loc 1 225 9 view .LVU20
 110 0002 FEE7     		b	.L6
 111              		.cfi_endproc
 112              	.LFE72:
 114              		.section	.text.MX_TIM2_Init,"ax",%progbits
 115              		.align	1
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	MX_TIM2_Init:
 121              	.LFB70:
 151:Core/Src/main.c **** 
 122              		.loc 1 151 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 40
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126 0000 00B5     		push	{lr}
 127              		.cfi_def_cfa_offset 4
 128              		.cfi_offset 14, -4
 129 0002 8BB0     		sub	sp, sp, #44
 130              		.cfi_def_cfa_offset 48
 157:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 131              		.loc 1 157 3 view .LVU22
 157:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 132              		.loc 1 157 27 is_stmt 0 view .LVU23
 133 0004 0023     		movs	r3, #0
 134 0006 0893     		str	r3, [sp, #32]
 135 0008 0993     		str	r3, [sp, #36]
 158:Core/Src/main.c **** 
 136              		.loc 1 158 3 is_stmt 1 view .LVU24
 158:Core/Src/main.c **** 
 137              		.loc 1 158 22 is_stmt 0 view .LVU25
 138 000a 0193     		str	r3, [sp, #4]
 139 000c 0293     		str	r3, [sp, #8]
 140 000e 0393     		str	r3, [sp, #12]
 141 0010 0493     		str	r3, [sp, #16]
 142 0012 0593     		str	r3, [sp, #20]
 143 0014 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 10


 144 0016 0793     		str	r3, [sp, #28]
 163:Core/Src/main.c ****   htim2.Init.Prescaler = 7;
 145              		.loc 1 163 3 is_stmt 1 view .LVU26
 163:Core/Src/main.c ****   htim2.Init.Prescaler = 7;
 146              		.loc 1 163 18 is_stmt 0 view .LVU27
 147 0018 1648     		ldr	r0, .L15
 148 001a 4FF08042 		mov	r2, #1073741824
 149 001e 0260     		str	r2, [r0]
 164:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 150              		.loc 1 164 3 is_stmt 1 view .LVU28
 164:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 151              		.loc 1 164 24 is_stmt 0 view .LVU29
 152 0020 0722     		movs	r2, #7
 153 0022 4260     		str	r2, [r0, #4]
 165:Core/Src/main.c ****   htim2.Init.Period = 9999;
 154              		.loc 1 165 3 is_stmt 1 view .LVU30
 165:Core/Src/main.c ****   htim2.Init.Period = 9999;
 155              		.loc 1 165 26 is_stmt 0 view .LVU31
 156 0024 8360     		str	r3, [r0, #8]
 166:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 157              		.loc 1 166 3 is_stmt 1 view .LVU32
 166:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 158              		.loc 1 166 21 is_stmt 0 view .LVU33
 159 0026 42F20F72 		movw	r2, #9999
 160 002a C260     		str	r2, [r0, #12]
 167:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 161              		.loc 1 167 3 is_stmt 1 view .LVU34
 167:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 162              		.loc 1 167 28 is_stmt 0 view .LVU35
 163 002c 0361     		str	r3, [r0, #16]
 168:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 164              		.loc 1 168 3 is_stmt 1 view .LVU36
 168:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 165              		.loc 1 168 32 is_stmt 0 view .LVU37
 166 002e 8361     		str	r3, [r0, #24]
 169:Core/Src/main.c ****   {
 167              		.loc 1 169 3 is_stmt 1 view .LVU38
 169:Core/Src/main.c ****   {
 168              		.loc 1 169 7 is_stmt 0 view .LVU39
 169 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 170              	.LVL0:
 169:Core/Src/main.c ****   {
 171              		.loc 1 169 6 discriminator 1 view .LVU40
 172 0034 C0B9     		cbnz	r0, .L12
 173:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 173              		.loc 1 173 3 is_stmt 1 view .LVU41
 173:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 174              		.loc 1 173 37 is_stmt 0 view .LVU42
 175 0036 0023     		movs	r3, #0
 176 0038 0893     		str	r3, [sp, #32]
 174:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 177              		.loc 1 174 3 is_stmt 1 view .LVU43
 174:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 178              		.loc 1 174 33 is_stmt 0 view .LVU44
 179 003a 0993     		str	r3, [sp, #36]
 175:Core/Src/main.c ****   {
 180              		.loc 1 175 3 is_stmt 1 view .LVU45
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 11


 175:Core/Src/main.c ****   {
 181              		.loc 1 175 7 is_stmt 0 view .LVU46
 182 003c 08A9     		add	r1, sp, #32
 183 003e 0D48     		ldr	r0, .L15
 184 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 185              	.LVL1:
 175:Core/Src/main.c ****   {
 186              		.loc 1 175 6 discriminator 1 view .LVU47
 187 0044 90B9     		cbnz	r0, .L13
 179:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 188              		.loc 1 179 3 is_stmt 1 view .LVU48
 179:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 189              		.loc 1 179 20 is_stmt 0 view .LVU49
 190 0046 6023     		movs	r3, #96
 191 0048 0193     		str	r3, [sp, #4]
 180:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 192              		.loc 1 180 3 is_stmt 1 view .LVU50
 180:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 193              		.loc 1 180 19 is_stmt 0 view .LVU51
 194 004a 0022     		movs	r2, #0
 195 004c 0292     		str	r2, [sp, #8]
 181:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 196              		.loc 1 181 3 is_stmt 1 view .LVU52
 181:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 197              		.loc 1 181 24 is_stmt 0 view .LVU53
 198 004e 0392     		str	r2, [sp, #12]
 182:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 199              		.loc 1 182 3 is_stmt 1 view .LVU54
 182:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 200              		.loc 1 182 24 is_stmt 0 view .LVU55
 201 0050 0592     		str	r2, [sp, #20]
 183:Core/Src/main.c ****   {
 202              		.loc 1 183 3 is_stmt 1 view .LVU56
 183:Core/Src/main.c ****   {
 203              		.loc 1 183 7 is_stmt 0 view .LVU57
 204 0052 01A9     		add	r1, sp, #4
 205 0054 0748     		ldr	r0, .L15
 206 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 207              	.LVL2:
 183:Core/Src/main.c ****   {
 208              		.loc 1 183 6 discriminator 1 view .LVU58
 209 005a 48B9     		cbnz	r0, .L14
 190:Core/Src/main.c **** 
 210              		.loc 1 190 3 is_stmt 1 view .LVU59
 211 005c 0548     		ldr	r0, .L15
 212 005e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 213              	.LVL3:
 192:Core/Src/main.c **** 
 214              		.loc 1 192 1 is_stmt 0 view .LVU60
 215 0062 0BB0     		add	sp, sp, #44
 216              		.cfi_remember_state
 217              		.cfi_def_cfa_offset 4
 218              		@ sp needed
 219 0064 5DF804FB 		ldr	pc, [sp], #4
 220              	.L12:
 221              		.cfi_restore_state
 171:Core/Src/main.c ****   }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 12


 222              		.loc 1 171 5 is_stmt 1 view .LVU61
 223 0068 FFF7FEFF 		bl	Error_Handler
 224              	.LVL4:
 225              	.L13:
 177:Core/Src/main.c ****   }
 226              		.loc 1 177 5 view .LVU62
 227 006c FFF7FEFF 		bl	Error_Handler
 228              	.LVL5:
 229              	.L14:
 185:Core/Src/main.c ****   }
 230              		.loc 1 185 5 view .LVU63
 231 0070 FFF7FEFF 		bl	Error_Handler
 232              	.LVL6:
 233              	.L16:
 234              		.align	2
 235              	.L15:
 236 0074 00000000 		.word	htim2
 237              		.cfi_endproc
 238              	.LFE70:
 240              		.section	.text.SystemClock_Config,"ax",%progbits
 241              		.align	1
 242              		.global	SystemClock_Config
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	SystemClock_Config:
 248              	.LFB69:
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 249              		.loc 1 114 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 64
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 00B5     		push	{lr}
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 14, -4
 256 0002 91B0     		sub	sp, sp, #68
 257              		.cfi_def_cfa_offset 72
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 258              		.loc 1 115 3 view .LVU65
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 259              		.loc 1 115 22 is_stmt 0 view .LVU66
 260 0004 2822     		movs	r2, #40
 261 0006 0021     		movs	r1, #0
 262 0008 06A8     		add	r0, sp, #24
 263 000a FFF7FEFF 		bl	memset
 264              	.LVL7:
 116:Core/Src/main.c **** 
 265              		.loc 1 116 3 is_stmt 1 view .LVU67
 116:Core/Src/main.c **** 
 266              		.loc 1 116 22 is_stmt 0 view .LVU68
 267 000e 0023     		movs	r3, #0
 268 0010 0193     		str	r3, [sp, #4]
 269 0012 0293     		str	r3, [sp, #8]
 270 0014 0393     		str	r3, [sp, #12]
 271 0016 0493     		str	r3, [sp, #16]
 272 0018 0593     		str	r3, [sp, #20]
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 13


 273              		.loc 1 121 3 is_stmt 1 view .LVU69
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 274              		.loc 1 121 36 is_stmt 0 view .LVU70
 275 001a 0223     		movs	r3, #2
 276 001c 0693     		str	r3, [sp, #24]
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 277              		.loc 1 122 3 is_stmt 1 view .LVU71
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 278              		.loc 1 122 30 is_stmt 0 view .LVU72
 279 001e 0123     		movs	r3, #1
 280 0020 0A93     		str	r3, [sp, #40]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 281              		.loc 1 123 3 is_stmt 1 view .LVU73
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 282              		.loc 1 123 41 is_stmt 0 view .LVU74
 283 0022 1023     		movs	r3, #16
 284 0024 0B93     		str	r3, [sp, #44]
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 285              		.loc 1 124 3 is_stmt 1 view .LVU75
 125:Core/Src/main.c ****   {
 286              		.loc 1 125 3 view .LVU76
 125:Core/Src/main.c ****   {
 287              		.loc 1 125 7 is_stmt 0 view .LVU77
 288 0026 06A8     		add	r0, sp, #24
 289 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 290              	.LVL8:
 125:Core/Src/main.c ****   {
 291              		.loc 1 125 6 discriminator 1 view .LVU78
 292 002c 68B9     		cbnz	r0, .L21
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 293              		.loc 1 132 3 is_stmt 1 view .LVU79
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 294              		.loc 1 132 31 is_stmt 0 view .LVU80
 295 002e 0F23     		movs	r3, #15
 296 0030 0193     		str	r3, [sp, #4]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 297              		.loc 1 134 3 is_stmt 1 view .LVU81
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 298              		.loc 1 134 34 is_stmt 0 view .LVU82
 299 0032 0021     		movs	r1, #0
 300 0034 0291     		str	r1, [sp, #8]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 301              		.loc 1 135 3 is_stmt 1 view .LVU83
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 302              		.loc 1 135 35 is_stmt 0 view .LVU84
 303 0036 0391     		str	r1, [sp, #12]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 304              		.loc 1 136 3 is_stmt 1 view .LVU85
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 305              		.loc 1 136 36 is_stmt 0 view .LVU86
 306 0038 0491     		str	r1, [sp, #16]
 137:Core/Src/main.c **** 
 307              		.loc 1 137 3 is_stmt 1 view .LVU87
 137:Core/Src/main.c **** 
 308              		.loc 1 137 36 is_stmt 0 view .LVU88
 309 003a 0591     		str	r1, [sp, #20]
 139:Core/Src/main.c ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 14


 310              		.loc 1 139 3 is_stmt 1 view .LVU89
 139:Core/Src/main.c ****   {
 311              		.loc 1 139 7 is_stmt 0 view .LVU90
 312 003c 01A8     		add	r0, sp, #4
 313 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 314              	.LVL9:
 139:Core/Src/main.c ****   {
 315              		.loc 1 139 6 discriminator 1 view .LVU91
 316 0042 20B9     		cbnz	r0, .L22
 143:Core/Src/main.c **** 
 317              		.loc 1 143 1 view .LVU92
 318 0044 11B0     		add	sp, sp, #68
 319              		.cfi_remember_state
 320              		.cfi_def_cfa_offset 4
 321              		@ sp needed
 322 0046 5DF804FB 		ldr	pc, [sp], #4
 323              	.L21:
 324              		.cfi_restore_state
 127:Core/Src/main.c ****   }
 325              		.loc 1 127 5 is_stmt 1 view .LVU93
 326 004a FFF7FEFF 		bl	Error_Handler
 327              	.LVL10:
 328              	.L22:
 141:Core/Src/main.c ****   }
 329              		.loc 1 141 5 view .LVU94
 330 004e FFF7FEFF 		bl	Error_Handler
 331              	.LVL11:
 332              		.cfi_endproc
 333              	.LFE69:
 335              		.section	.text.main,"ax",%progbits
 336              		.align	1
 337              		.global	main
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	main:
 343              	.LFB68:
  67:Core/Src/main.c **** 
 344              		.loc 1 67 1 view -0
 345              		.cfi_startproc
 346              		@ Volatile: function does not return.
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349 0000 08B5     		push	{r3, lr}
 350              		.cfi_def_cfa_offset 8
 351              		.cfi_offset 3, -8
 352              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 353              		.loc 1 76 3 view .LVU96
 354 0002 FFF7FEFF 		bl	HAL_Init
 355              	.LVL12:
  83:Core/Src/main.c **** 
 356              		.loc 1 83 3 view .LVU97
 357 0006 FFF7FEFF 		bl	SystemClock_Config
 358              	.LVL13:
  90:Core/Src/main.c ****   MX_TIM2_Init();
 359              		.loc 1 90 3 view .LVU98
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 15


 360 000a FFF7FEFF 		bl	MX_GPIO_Init
 361              	.LVL14:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 362              		.loc 1 91 3 view .LVU99
 363 000e FFF7FEFF 		bl	MX_TIM2_Init
 364              	.LVL15:
  93:Core/Src/main.c **** 
 365              		.loc 1 93 3 view .LVU100
 366 0012 0021     		movs	r1, #0
 367 0014 0448     		ldr	r0, .L26
 368 0016 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 369              	.LVL16:
 370              	.L24:
  99:Core/Src/main.c ****   {
 371              		.loc 1 99 3 view .LVU101
 104:Core/Src/main.c ****   }
 372              		.loc 1 104 5 discriminator 1 view .LVU102
 104:Core/Src/main.c ****   }
 373              		.loc 1 104 16 is_stmt 0 discriminator 1 view .LVU103
 374 001a 4FF08043 		mov	r3, #1073741824
 375 001e 4FF47A72 		mov	r2, #1000
 376 0022 5A63     		str	r2, [r3, #52]
  99:Core/Src/main.c ****   {
 377              		.loc 1 99 9 is_stmt 1 view .LVU104
 378 0024 F9E7     		b	.L24
 379              	.L27:
 380 0026 00BF     		.align	2
 381              	.L26:
 382 0028 00000000 		.word	htim2
 383              		.cfi_endproc
 384              	.LFE68:
 386              		.global	htim2
 387              		.section	.bss.htim2,"aw",%nobits
 388              		.align	2
 391              	htim2:
 392 0000 00000000 		.space	72
 392      00000000 
 392      00000000 
 392      00000000 
 392      00000000 
 393              		.text
 394              	.Letext0:
 395              		.file 3 "C:/Users/User/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 396              		.file 4 "C:/Users/User/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 397              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 398              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 399              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 400              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 401              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 402              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 403              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 404              		.file 12 "Core/Inc/main.h"
 405              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 406              		.file 14 "<built-in>"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccxsIjDm.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:72     .text.MX_GPIO_Init:0000002c $d
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:77     .text.Error_Handler:00000000 $t
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:83     .text.Error_Handler:00000000 Error_Handler
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:115    .text.MX_TIM2_Init:00000000 $t
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:120    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:236    .text.MX_TIM2_Init:00000074 $d
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:391    .bss.htim2:00000000 htim2
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:241    .text.SystemClock_Config:00000000 $t
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:247    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:336    .text.main:00000000 $t
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:342    .text.main:00000000 main
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:382    .text.main:00000028 $d
C:\Users\User\AppData\Local\Temp\ccxsIjDm.s:388    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
