
*** Running vivado
    with args -log led_thingy_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_thingy_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source led_thingy_top.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1315.832 ; gain = 0.023 ; free physical = 635 ; free virtual = 4433
Command: synth_design -top led_thingy_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15487
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/student/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.664 ; gain = 313.832 ; free physical = 127 ; free virtual = 3931
Synthesis current peak Physical Memory [PSS] (MB): peak = 1069.534; parent = 851.058; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2636.914; parent = 1629.668; children = 1007.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_thingy_top' [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB1_Setup/Source/vhdl/lab1_template.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'led_thingy_top' (0#1) [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB1_Setup/Source/vhdl/lab1_template.vhd:39]
WARNING: [Synth 8-7129] Port sw[1] in module led_thingy_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module led_thingy_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.633 ; gain = 380.801 ; free physical = 296 ; free virtual = 4042
Synthesis current peak Physical Memory [PSS] (MB): peak = 1150.702; parent = 932.237; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2703.883; parent = 1696.637; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1711.477 ; gain = 395.645 ; free physical = 286 ; free virtual = 4032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1150.702; parent = 932.237; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2718.727; parent = 1711.480; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.480 ; gain = 403.648 ; free physical = 286 ; free virtual = 4032
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1150.702; parent = 932.237; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2726.730; parent = 1719.484; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.387 ; gain = 412.555 ; free physical = 276 ; free virtual = 4023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1150.702; parent = 932.237; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2735.637; parent = 1728.391; children = 1007.246
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[1] in module led_thingy_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module led_thingy_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1872.480 ; gain = 556.648 ; free physical = 135 ; free virtual = 3717
Synthesis current peak Physical Memory [PSS] (MB): peak = 1309.776; parent = 1091.836; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2879.730; parent = 1872.484; children = 1007.246
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1872.480 ; gain = 556.648 ; free physical = 135 ; free virtual = 3718
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.179; parent = 1095.258; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2879.730; parent = 1872.484; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 127 ; free virtual = 3709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.687; parent = 1095.766; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.858; parent = 1095.938; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.874; parent = 1095.953; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.921; parent = 1096.000; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.937; parent = 1096.016; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.952; parent = 1096.031; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.968; parent = 1096.047; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT4 |     4|
|3     |IBUF |     4|
|4     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 135 ; free virtual = 3697
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.999; parent = 1096.078; children = 218.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2887.738; parent = 1880.492; children = 1007.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.488 ; gain = 564.656 ; free physical = 149 ; free virtual = 3711
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.496 ; gain = 564.656 ; free physical = 149 ; free virtual = 3711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.426 ; gain = 0.000 ; free physical = 244 ; free virtual = 3806
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.059 ; gain = 0.000 ; free physical = 143 ; free virtual = 3720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b0489ef
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1984.059 ; gain = 668.227 ; free physical = 355 ; free virtual = 3932
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB1_Setup/LAB1.runs/synth_1/led_thingy_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_thingy_top_utilization_synth.rpt -pb led_thingy_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 29 16:45:20 2025...
