$data = {
"cores" => {
"P" => {
"doc" => <<DATA
Example documentation string- place overview information here.

DATA
,
"bit_endianness" => "little",
"RaMask" => {
"initial" => "0xffffffff",
"constant" => 1,
},
"EaMask" => {
"initial" => "0xffffffff",
"constant" => 1,
},
"regs" => {
"CIA" => {
"doc" => <<DATA
Current instruction address.
    
DATA
,
"width" => 32,
"attributes" => {
"cia" => "",
},
"shared" => 0,
},
"NIA" => {
"doc" => <<DATA
Next instruction address.
    
DATA
,
"width" => 32,
"attributes" => {
"nia" => "",
},
"shared" => 0,
},
"SP" => {
"width" => 32,
"shared" => 0,
},
"SR" => {
"width" => 32,
"fields" => {
"C" => {
"bits" => [
[
0,
0,
],
],
},
"LF" => {
"bits" => [
[
30,
27,
],
],
},
"OVF" => {
"bits" => [
[
10,
10,
],
],
},
"P0" => {
"bits" => [
[
1,
1,
],
],
},
"P1" => {
"bits" => [
[
31,
31,
],
],
},
"P2" => {
"bits" => [
[
30,
30,
],
],
},
"P3" => {
"bits" => [
[
29,
29,
],
],
},
"P4" => {
"bits" => [
[
28,
28,
],
],
},
"P5" => {
"bits" => [
[
27,
27,
],
],
},
"RF" => {
"bits" => [
[
13,
13,
],
],
},
"RM" => {
"bits" => [
[
3,
3,
],
],
},
"S" => {
"bits" => [
[
6,
6,
],
],
},
"SAT" => {
"bits" => [
[
11,
11,
],
],
},
"SCM" => {
"bits" => [
[
8,
8,
],
[
5,
4,
],
],
},
"SM" => {
"bits" => [
[
2,
2,
],
],
},
"SM2" => {
"bits" => [
[
7,
7,
],
],
},
"T" => {
"bits" => [
[
1,
1,
],
],
},
"W20" => {
"bits" => [
[
12,
12,
],
],
},
},
"reserved_mask" => "0b00000111111111111100001000000000",
"shared" => 0,
},
},
"regfiles" => {
"D" => {
"doc" => <<DATA
General purpose registers.
    
DATA
,
"width" => 32,
"size" => 32,
"shared" => 0,
},
},
"instrfields" => {
"OPCD" => {
"doc" => <<DATA
Primary opcode.
    
DATA
,
"bits" => [
[
5,
0,
],
],
"width" => 6,
"size" => 6,
"shift" => 0,
"offset" => 0,
"mask" => "0x3f",
"type" => "imm",
},
"RA" => {
"doc" => <<DATA
Field used to specify a General Purpose Register (D_) to be used as a source.
    
DATA
,
"bits" => [
[
15,
11,
],
],
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0xf800",
"type" => "imm",
},
"RB" => {
"doc" => <<DATA
Field used to specify a General Purpose Register (D_) to be used as a source.
    
DATA
,
"bits" => [
[
20,
16,
],
],
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x1f0000",
"type" => "imm",
},
"RC" => {
"doc" => <<DATA
Field used to specify a General Purpose Register (D_) to be used as a source.
    
DATA
,
"bits" => [
[
25,
21,
],
],
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x3e00000",
"type" => "imm",
},
"RS" => {
"doc" => <<DATA
Field used to specify a General Purpose Register (D_) as a target.
    
DATA
,
"bits" => [
[
10,
6,
],
],
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x7c0",
"type" => "imm",
},
"RT" => {
"doc" => <<DATA
Field used to specify a General Purpose Register (D_) to be used as a target.
    
DATA
,
"bits" => [
[
10,
6,
],
],
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x7c0",
"type" => "imm",
},
"Src1" => {
"pseudo" => 1,
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x0",
"type" => "imm",
},
"Src2" => {
"pseudo" => 1,
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x0",
"type" => "imm",
},
"Src3" => {
"pseudo" => 1,
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x0",
"type" => "imm",
},
"Subtraction" => {
"pseudo" => 1,
"width" => 1,
"size" => 1,
"shift" => 0,
"offset" => 0,
"mask" => "0x0",
"type" => "imm",
},
"Trg" => {
"pseudo" => 1,
"width" => 5,
"size" => 5,
"shift" => 0,
"offset" => 0,
"mask" => "0x0",
"type" => "imm",
},
"XO" => {
"doc" => <<DATA
Extended opcode.
    
DATA
,
"bits" => [
[
30,
21,
],
],
"width" => 10,
"size" => 10,
"shift" => 0,
"offset" => 0,
"mask" => "0x7fe00000",
"type" => "imm",
},
},
"instrs" => {
"ld_family" => {
"syntax" => "ld_family Src1, Src2, Src3, Trg, Subtraction",
"dsyntax" => "ld_family ${Src1}, ${Src2}, ${Src3}, ${Trg}, ${Subtraction}",
"fields" => {
"Src1" => "",
"Src2" => "",
"Src3" => "",
"Trg" => "",
"Subtraction" => "",
},
"action" => <<DATA
{
     bits < 32 > eff_mem_add = ( sbits < 32 >  ) SP + ( sbits < 32 >  ) Src1 ;
     bits < 64 > mem_data = Mem ( eff_mem_add , 8 ) ;
    D ( Trg ) . WL = signExtend ( mem_data ( 15 , 0 ) , 20 ) ;
    D ( Trg ) . WH = signExtend ( mem_data ( 31 , 16 ) , 20 ) ;
    D ( Trg ) . WL = signExtend ( mem_data ( 47 , 32 ) , 20 ) ;
    D ( Trg ) . WH = signExtend ( mem_data ( 63 , 48 ) , 20 ) ;
}
DATA
,
"disassemble" => 1,
"extracted-doc-op" => <<DATA

Trg . WL = (S20) (( (S32)SP + (S32)Src1 )+6)..(( (S32)SP + (S32)Src1 )+7) ;
Trg . WH = (S20) (( (S32)SP + (S32)Src1 )+4)..(( (S32)SP + (S32)Src1 )+5) ;
Trg . WL = (S20) (( (S32)SP + (S32)Src1 )+2)..(( (S32)SP + (S32)Src1 )+3) ;
Trg . WH = (S20) (( (S32)SP + (S32)Src1 )+0)..(( (S32)SP + (S32)Src1 )+1) ;
DATA
,
"inputs" => [
"SP",
],
"outputs" => [
"D(Trg)",
],
"input_mems" => [
"Mem",
],
},
"ld1" => {
"width" => 32,
"syntax" => "ld1 RC, RB, RA, RT",
"dsyntax" => "ld1 ${RC}, ${RB}, ${RA}, ${RT}",
"fields" => {
"RC" => "",
"RB" => "",
"RA" => "",
"RT" => "",
"OPCD" => 31,
},
"aliases" => {
"ld_family" => {
"sources" => [
],
"destinations" => [
"destination" => {
"field" => "Trg",
"value" => "RT",
},
],
"miscs" => [
"misc" => {
"field" => "Src1",
"value" => "RA",
},
"misc" => {
"field" => "Src2",
"value" => "RB",
},
"misc" => {
"field" => "Src3",
"value" => "RC",
},
"misc" => {
"field" => "Subtraction",
"value" => 0,
},
],
"parent_action" => <<DATA
{
     bits < 32 > eff_mem_add = ( sbits < 32 >  ) SP + ( sbits < 32 >  ) RA ;
     bits < 64 > mem_data = Mem ( eff_mem_add , 8 ) ;
    D ( RT ) . WL = signExtend ( mem_data ( 15 , 0 ) , 20 ) ;
    D ( RT ) . WH = signExtend ( mem_data ( 31 , 16 ) , 20 ) ;
    D ( RT ) . WL = signExtend ( mem_data ( 47 , 32 ) , 20 ) ;
    D ( RT ) . WH = signExtend ( mem_data ( 63 , 48 ) , 20 ) ;
}
DATA
,
"extracted-doc-op" => <<DATA

RT . WL = (S20) (( (S32)SP + (S32)RA )+6)..(( (S32)SP + (S32)RA )+7) ;
RT . WH = (S20) (( (S32)SP + (S32)RA )+4)..(( (S32)SP + (S32)RA )+5) ;
RT . WL = (S20) (( (S32)SP + (S32)RA )+2)..(( (S32)SP + (S32)RA )+3) ;
RT . WH = (S20) (( (S32)SP + (S32)RA )+0)..(( (S32)SP + (S32)RA )+1) ;
DATA
,
},
},
"parent" => "ld_family",
"disassemble" => 1,
"inputs" => [
"SP",
],
"outputs" => [
"D(RT)",
],
"input_mems" => [
"Mem",
],
},
"st_family" => {
"syntax" => "st_family Src1, Src2, Src3, Trg, Subtraction",
"dsyntax" => "st_family ${Src1}, ${Src2}, ${Src3}, ${Trg}, ${Subtraction}",
"fields" => {
"Src1" => "",
"Src2" => "",
"Src3" => "",
"Trg" => "",
"Subtraction" => "",
},
"action" => <<DATA
{
     bits < 32 > eff_mem_add = ( RA  ) + D ( Src1 ) ;
     bits < 16 > mem_data = concat ( D ( Src2 ) . HL , D ( Src3 ) . LL ) ;
    Mem ( eff_mem_add , 2 ) = mem_data ;
}
DATA
,
"disassemble" => 1,
"extracted-doc-op" => <<DATA

(( ( RA  ) + Src1 ))..(( ( RA  ) + Src1 )+1) =  concat ( Src2 . HL , Src3 . LL ) ;
DATA
,
"inputs" => [
"D(Src1)",
"D(Src2)",
"D(Src3)",
],
"output_mems" => [
"Mem",
],
},
"st1" => {
"width" => 32,
"syntax" => "st1 RC, RB, RA, RT",
"dsyntax" => "st1 ${RC}, ${RB}, ${RA}, ${RT}",
"fields" => {
"RC" => "",
"RB" => "",
"RA" => "",
"RT" => "",
"OPCD" => 32,
},
"aliases" => {
"st_family" => {
"sources" => [
"source" => {
"field" => "Src1",
"value" => "RA",
},
"source" => {
"field" => "Src2",
"value" => "RB",
},
"source" => {
"field" => "Src3",
"value" => "RC",
},
],
"destinations" => [
],
"miscs" => [
"misc" => {
"field" => "Trg",
"value" => "RT",
},
"misc" => {
"field" => "Subtraction",
"value" => 0,
},
],
"parent_action" => <<DATA
{
     bits < 32 > eff_mem_add = ( RA  ) + D ( RA ) ;
     bits < 16 > mem_data = concat ( D ( RB ) . HL , D ( RC ) . LL ) ;
    Mem ( eff_mem_add , 2 ) = mem_data ;
}
DATA
,
"extracted-doc-op" => <<DATA

(( ( RA  ) + RA ))..(( ( RA  ) + RA )+1) =  concat ( RB . HL , RC . LL ) ;
DATA
,
},
},
"parent" => "st_family",
"disassemble" => 1,
"inputs" => [
"D(RA)",
"D(RB)",
"D(RC)",
],
"output_mems" => [
"Mem",
],
},
},
"core-level-hooks" => {
"decode-miss" => <<DATA

DATA
,
"pre-cycle" => <<DATA

DATA
,
"post-cycle" => <<DATA

DATA
,
"pre-fetch" => <<DATA

DATA
,
"post-fetch" => <<DATA

DATA
,
"post-exec" => <<DATA

DATA
,
"post-asm" => <<DATA

DATA
,
"post-packet-asm" => <<DATA

DATA
,
"post-packet" => <<DATA

DATA
,
"active-watch" => <<DATA

DATA
,
"instr-table-watch" => <<DATA

DATA
,
},
"asm_config" => {
"comments" => [
"#",
],
"line_comments" => [
"#",
],
},
"helpers" => {
"ABS20" => {
"action" => <<DATA
 bits < 32 > ABS20 ( bits < 32 > src ) {
    return src ;
}
DATA
,
},
"f_inst_rnd_mpy" => {
"action" => <<DATA
 bits < 32 > f_inst_rnd_mpy ( sbits < 32 > x ) {
}
DATA
,
},
"fp_fusedmpy" => {
"action" => <<DATA
 bits < 32 > fp_fusedmpy ( bits < 32 > src1 , bits < 32 > src2 , bits < 32 > src3 , bool addition ) {
    if ( addition ) {
        return src1 + src2 * src3 ;
    } else {
        return src1 - src2 * src3 ;
    }
}
DATA
,
},
"get" => {
"action" => <<DATA
 void get ( int a1 , bits < 32 > * r1 , int a2 , bits < 32 > * r2 , bool  ) {
}
DATA
,
},
},
},
},
"systems" => {
},
};

