# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4311 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4312 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4313 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4314 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4315 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4316 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4317 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4318 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4319 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4320 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4321 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4322 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4323 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4324 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4325 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4326 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4327 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4328 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4329 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4330 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4331 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4332 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4333 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4334 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4335 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4336 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4337 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4338 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4339 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4340 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4341 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4342 \
    name enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22 \
    op interface \
    ports { enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_address0 { O 14 vector } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0 { O 1 bit } enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4309 \
    name gmem_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_out \
    op interface \
    ports { m_axi_gmem_out_AWVALID { O 1 bit } m_axi_gmem_out_AWREADY { I 1 bit } m_axi_gmem_out_AWADDR { O 64 vector } m_axi_gmem_out_AWID { O 1 vector } m_axi_gmem_out_AWLEN { O 32 vector } m_axi_gmem_out_AWSIZE { O 3 vector } m_axi_gmem_out_AWBURST { O 2 vector } m_axi_gmem_out_AWLOCK { O 2 vector } m_axi_gmem_out_AWCACHE { O 4 vector } m_axi_gmem_out_AWPROT { O 3 vector } m_axi_gmem_out_AWQOS { O 4 vector } m_axi_gmem_out_AWREGION { O 4 vector } m_axi_gmem_out_AWUSER { O 1 vector } m_axi_gmem_out_WVALID { O 1 bit } m_axi_gmem_out_WREADY { I 1 bit } m_axi_gmem_out_WDATA { O 16 vector } m_axi_gmem_out_WSTRB { O 2 vector } m_axi_gmem_out_WLAST { O 1 bit } m_axi_gmem_out_WID { O 1 vector } m_axi_gmem_out_WUSER { O 1 vector } m_axi_gmem_out_ARVALID { O 1 bit } m_axi_gmem_out_ARREADY { I 1 bit } m_axi_gmem_out_ARADDR { O 64 vector } m_axi_gmem_out_ARID { O 1 vector } m_axi_gmem_out_ARLEN { O 32 vector } m_axi_gmem_out_ARSIZE { O 3 vector } m_axi_gmem_out_ARBURST { O 2 vector } m_axi_gmem_out_ARLOCK { O 2 vector } m_axi_gmem_out_ARCACHE { O 4 vector } m_axi_gmem_out_ARPROT { O 3 vector } m_axi_gmem_out_ARQOS { O 4 vector } m_axi_gmem_out_ARREGION { O 4 vector } m_axi_gmem_out_ARUSER { O 1 vector } m_axi_gmem_out_RVALID { I 1 bit } m_axi_gmem_out_RREADY { O 1 bit } m_axi_gmem_out_RDATA { I 16 vector } m_axi_gmem_out_RLAST { I 1 bit } m_axi_gmem_out_RID { I 1 vector } m_axi_gmem_out_RFIFONUM { I 10 vector } m_axi_gmem_out_RUSER { I 1 vector } m_axi_gmem_out_RRESP { I 2 vector } m_axi_gmem_out_BVALID { I 1 bit } m_axi_gmem_out_BREADY { O 1 bit } m_axi_gmem_out_BRESP { I 2 vector } m_axi_gmem_out_BID { I 1 vector } m_axi_gmem_out_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4310 \
    name sext_ln161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln161 \
    op interface \
    ports { sext_ln161 { I 63 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName lane_seg_top_flow_control_loop_pipe_sequential_init_U
set CompName lane_seg_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix lane_seg_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


