Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 6ac5c4390d9f4afea13ca142f1e4a9f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux8to1_tb_behav xil_defaultlib.mux8to1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.mux4to1 [mux4to1_default]
Compiling architecture behavior of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8to1 [mux8to1_default]
Compiling architecture behavior of entity xil_defaultlib.mux8to1_tb
Built simulation snapshot mux8to1_tb_behav
