git clone --depth 1 --no-tags https://github.com/sg05060/SKKU_TermProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472312657
git clone --depth 1 --no-tags https://github.com/f16junsu/COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471883948
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/2-1-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472044110
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472040477
git clone --depth 1 --no-tags https://github.com/nimamaguale/hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473865708
git clone --depth 1 --no-tags https://github.com/01fe20bec415/half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473672847
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473764561
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474033922
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/TIC_TAC_TOE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474405869
git clone --depth 1 --no-tags https://github.com/preston-1/Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470558169
git clone --depth 1 --no-tags https://github.com/RameenAnwar/Experiment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470648164
git clone --depth 1 --no-tags https://github.com/mkelser/CS-552-Direct-Mapped-Cache-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470801759
git clone --depth 1 --no-tags https://github.com/3441k/fsk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471396113
git clone --depth 1 --no-tags https://github.com/lyftfc/vitis-alveo-cmac-kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471405417
git clone --depth 1 --no-tags https://github.com/jmlv929/Wireless_MATLAB_FPGA_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474659858
git clone --depth 1 --no-tags https://github.com/BrandTruong/CS152B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475160094
git clone --depth 1 --no-tags https://github.com/01fe20bec408/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473985391
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Assignment1-Car-Parking-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474103203
git clone --depth 1 --no-tags https://github.com/tejsudarshan/SequenceDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474098665
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Parking-System-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474090276
git clone --depth 1 --no-tags https://github.com/ANUPBENNI/Assignment_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474133612
git clone --depth 1 --no-tags https://github.com/santoshmudenur/GCD-verilog-code-using-datapath-and-controller-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474060871
git clone --depth 1 --no-tags https://github.com/JUNYOU0424/IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474012404
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/MultiplicationFsm-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474566067
git clone --depth 1 --no-tags https://github.com/Adidev-KGP/Microcontroller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468666239
git clone --depth 1 --no-tags https://github.com/djmorvay/Small-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469249426
git clone --depth 1 --no-tags https://github.com/sach1n1/fpgaMiner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469360769
git clone --depth 1 --no-tags https://github.com/natalia1310/Baggage-drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469055028
git clone --depth 1 --no-tags https://github.com/birdybro/SlugCross_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469509877
git clone --depth 1 --no-tags https://github.com/tinyynoob/EEDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469577799
git clone --depth 1 --no-tags https://github.com/ee-uet/UETRV-ECORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469586427
git clone --depth 1 --no-tags https://github.com/ayushsrivastava01/ICDESIGN_AYUSH_ASSIGN4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469588198
git clone --depth 1 --no-tags https://github.com/khktseng/EE577b-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468584639
git clone --depth 1 --no-tags https://github.com/madalinnaionica/Baggage-Drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468707246
git clone --depth 1 --no-tags https://github.com/Bryanltp/Processador-16bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468848710
git clone --depth 1 --no-tags https://github.com/UncleZhang13/NiukeWang_Answer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468958529
git clone --depth 1 --no-tags https://github.com/2588469/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468973485
git clone --depth 1 --no-tags https://github.com/jiangaihui75/Gigabit-Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470436880
git clone --depth 1 --no-tags https://github.com/Jonathan1214/riscv-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470590146
git clone --depth 1 --no-tags https://github.com/YinChian/Practice_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470578753
git clone --depth 1 --no-tags https://github.com/Project-Lab-1-Group-3/PL1-main-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469170716
git clone --depth 1 --no-tags https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/MIPS_Single_Cycle_Microprocessor_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469477197
git clone --depth 1 --no-tags https://github.com/Yoannez/Arbiter32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469476166
git clone --depth 1 --no-tags https://github.com/WillyChennnn/CellBased_2016_B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471693337
git clone --depth 1 --no-tags https://github.com/rstanton422/CPU_Project_Texas_State.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469958143
git clone --depth 1 --no-tags https://github.com/brandon9838/DCT_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472089830
git clone --depth 1 --no-tags https://github.com/AN-0609/logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472281534
git clone --depth 1 --no-tags https://github.com/kero-mina/Digital_design_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472057356
git clone --depth 1 --no-tags https://github.com/gutbu/Test01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472323156
git clone --depth 1 --no-tags https://github.com/Apoorva1000/01fe19bec036-ADVANCED-DIGITAL-LOGIC-DESIGN-ADLD-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472025725
git clone --depth 1 --no-tags https://github.com/UnrealNightZero/verliog_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471926294
git clone --depth 1 --no-tags https://github.com/1y1c0c8/Cumputer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471995079
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/FULLADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472711594
git clone --depth 1 --no-tags https://github.com/zbigos/caravel_personal_target.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472631695
git clone --depth 1 --no-tags https://github.com/sicajc/2018_univ_cell_ic_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470843997
git clone --depth 1 --no-tags https://github.com/tmao123/tmao123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473053312
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473701079
git clone --depth 1 --no-tags https://github.com/Linkegvh/FYP_BCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474898742
git clone --depth 1 --no-tags https://github.com/01fe20bec413/tiktaktoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474356115
git clone --depth 1 --no-tags https://github.com/Tommywei0628/Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473519653
git clone --depth 1 --no-tags https://github.com/01fe20bec415/memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473659667
git clone --depth 1 --no-tags https://github.com/Async-Clock/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473366045
git clone --depth 1 --no-tags https://github.com/Jbalkind/axi_pmesh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473434576
git clone --depth 1 --no-tags https://github.com/zhahchun/CAAI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473186833
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Greatest_Common_Divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474030357
git clone --depth 1 --no-tags https://github.com/Arseniy16/FPGA_LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474062638
git clone --depth 1 --no-tags https://github.com/0901122/0325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473837612
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474035832
git clone --depth 1 --no-tags https://github.com/imajiayu/elevator-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473951466
git clone --depth 1 --no-tags https://github.com/01fe20bec404/PARKINGSYSTEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473954652
git clone --depth 1 --no-tags https://github.com/alexblue0329/3-8decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473480767
git clone --depth 1 --no-tags https://github.com/jmkim0514/tool_core_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469799218
git clone --depth 1 --no-tags https://github.com/Radio-Stack/caravel_ft8_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480608977
git clone --depth 1 --no-tags https://github.com/MZhao-ouo/For_HDU_ISE_Victims.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479662665
git clone --depth 1 --no-tags https://github.com/GoWest279/XuanTie-C910-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480172055
git clone --depth 1 --no-tags https://github.com/emeb/ESP32C3_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480154458
git clone --depth 1 --no-tags https://github.com/XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476163100
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/VERICA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481502009
git clone --depth 1 --no-tags https://github.com/Wevel/ExperiarSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476477303
git clone --depth 1 --no-tags https://github.com/ChrisG1997/pll2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478642457
git clone --depth 1 --no-tags https://github.com/OpenResearchInstitute/adi_adrv9371_zc706.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481169731
git clone --depth 1 --no-tags https://github.com/lijyhh/LEGv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477073656
git clone --depth 1 --no-tags https://github.com/armanbarghi/Arm-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480676625
git clone --depth 1 --no-tags https://github.com/somewhatdistracted/OpenEnclave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475577369
git clone --depth 1 --no-tags https://github.com/hypocrasy/NPUSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476690347
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/LWC-Masking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478009244
git clone --depth 1 --no-tags https://github.com/lawrie/ulx4m_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480887463
git clone --depth 1 --no-tags https://github.com/TChapman500/16-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479201735
git clone --depth 1 --no-tags https://github.com/UT-LCA/koios_proxy_benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479475469
git clone --depth 1 --no-tags https://github.com/WeChatTeam/StandardDFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479717741
git clone --depth 1 --no-tags https://github.com/Chris-Not-Mikey/Fast-ANN-Fieldious.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477147558
git clone --depth 1 --no-tags https://github.com/SE-starshippilot/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481625253
git clone --depth 1 --no-tags https://github.com/WeChatTeam/MathFunction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479945564
