-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity scurve_adderv2 is
generic (
    C_S_AXI_CTRL_BUS_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CTRL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of scurve_adderv2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "scurve_adderv2,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030ffg676-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.760000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=183,HLS_SYN_LUT=371}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_pp1_stg0_fsm_3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_st6_fsm_4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_st7_fsm_5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_pp2_stg0_fsm_6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_st10_fsm_7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_BF : STD_LOGIC_VECTOR (7 downto 0) := "10111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_25 : BOOLEAN;
    signal ap_ready : STD_LOGIC;
    signal N_ADDS : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp1_stg0_fsm_3 : STD_LOGIC;
    signal ap_sig_57 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp2_stg0_fsm_6 : STD_LOGIC;
    signal ap_sig_74 : BOOLEAN;
    signal ap_reg_ppiten_pp2_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp2_it0 : STD_LOGIC := '0';
    signal exitcond_reg_595 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_305 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_2_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal N_ADDS_read_reg_510 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_3_fu_344_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_138 : BOOLEAN;
    signal bound_fu_374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_reg_524 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_147 : BOOLEAN;
    signal exitcond_flatten_reg_529 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_152 : BOOLEAN;
    signal indvar_flatten_next_fu_385_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_433_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_538 : STD_LOGIC_VECTOR (7 downto 0);
    signal phitmp_reg_543 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_addr_2_reg_548 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_addr_2_reg_554 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_5_fu_447_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_4 : STD_LOGIC;
    signal ap_sig_178 : BOOLEAN;
    signal dub_pix_user_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_user_V_1_reg_580 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_5 : STD_LOGIC;
    signal ap_sig_191 : BOOLEAN;
    signal dub_pix_id_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_id_V_1_reg_585 : STD_LOGIC_VECTOR (4 downto 0);
    signal dub_pix_dest_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_dest_V_1_reg_590 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_out_stream_TREADY : STD_LOGIC;
    signal i_4_fu_479_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_614 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_pix1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ce0 : STD_LOGIC;
    signal sum_pix1_we0 : STD_LOGIC;
    signal sum_pix1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix1_ce1 : STD_LOGIC;
    signal sum_pix1_we1 : STD_LOGIC;
    signal sum_pix1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ce0 : STD_LOGIC;
    signal sum_pix2_we0 : STD_LOGIC;
    signal sum_pix2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_pix2_ce1 : STD_LOGIC;
    signal sum_pix2_we1 : STD_LOGIC;
    signal sum_pix2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_pix2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dub_pix_user_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_user_V_ce0 : STD_LOGIC;
    signal dub_pix_user_V_we0 : STD_LOGIC;
    signal dub_pix_id_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_id_V_ce0 : STD_LOGIC;
    signal dub_pix_id_V_we0 : STD_LOGIC;
    signal dub_pix_dest_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dub_pix_dest_V_ce0 : STD_LOGIC;
    signal dub_pix_dest_V_we0 : STD_LOGIC;
    signal i_reg_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_out_stream_TREADY : STD_LOGIC := '0';
    signal tmp_fu_363_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl_fu_356_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_fu_370_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond2_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_mid2_fu_397_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_453_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_463_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_7 : STD_LOGIC;
    signal ap_sig_459 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component scurve_adderv2_sum_pix1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component scurve_adderv2_dub_pix_user_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component scurve_adderv2_dub_pix_id_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component scurve_adderv2_dub_pix_dest_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component scurve_adderv2_CTRL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        N_ADDS : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    scurve_adderv2_CTRL_BUS_s_axi_U : component scurve_adderv2_CTRL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_BUS_AWVALID,
        AWREADY => s_axi_CTRL_BUS_AWREADY,
        AWADDR => s_axi_CTRL_BUS_AWADDR,
        WVALID => s_axi_CTRL_BUS_WVALID,
        WREADY => s_axi_CTRL_BUS_WREADY,
        WDATA => s_axi_CTRL_BUS_WDATA,
        WSTRB => s_axi_CTRL_BUS_WSTRB,
        ARVALID => s_axi_CTRL_BUS_ARVALID,
        ARREADY => s_axi_CTRL_BUS_ARREADY,
        ARADDR => s_axi_CTRL_BUS_ARADDR,
        RVALID => s_axi_CTRL_BUS_RVALID,
        RREADY => s_axi_CTRL_BUS_RREADY,
        RDATA => s_axi_CTRL_BUS_RDATA,
        RRESP => s_axi_CTRL_BUS_RRESP,
        BVALID => s_axi_CTRL_BUS_BVALID,
        BREADY => s_axi_CTRL_BUS_BREADY,
        BRESP => s_axi_CTRL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        N_ADDS => N_ADDS);

    sum_pix1_U : component scurve_adderv2_sum_pix1
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix1_address0,
        ce0 => sum_pix1_ce0,
        we0 => sum_pix1_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix1_q0,
        address1 => sum_pix1_address1,
        ce1 => sum_pix1_ce1,
        we1 => sum_pix1_we1,
        d1 => sum_pix1_d1,
        q1 => sum_pix1_q1);

    sum_pix2_U : component scurve_adderv2_sum_pix1
    generic map (
        DataWidth => 32,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sum_pix2_address0,
        ce0 => sum_pix2_ce0,
        we0 => sum_pix2_we0,
        d0 => ap_const_lv32_0,
        q0 => sum_pix2_q0,
        address1 => sum_pix2_address1,
        ce1 => sum_pix2_ce1,
        we1 => sum_pix2_we1,
        d1 => sum_pix2_d1,
        q1 => sum_pix2_q1);

    dub_pix_user_V_U : component scurve_adderv2_dub_pix_user_V
    generic map (
        DataWidth => 2,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_user_V_address0,
        ce0 => dub_pix_user_V_ce0,
        we0 => dub_pix_user_V_we0,
        d0 => in_stream_TUSER,
        q0 => dub_pix_user_V_q0);

    dub_pix_id_V_U : component scurve_adderv2_dub_pix_id_V
    generic map (
        DataWidth => 5,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_id_V_address0,
        ce0 => dub_pix_id_V_ce0,
        we0 => dub_pix_id_V_we0,
        d0 => in_stream_TID,
        q0 => dub_pix_id_V_q0);

    dub_pix_dest_V_U : component scurve_adderv2_dub_pix_dest_V
    generic map (
        DataWidth => 6,
        AddressRange => 192,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dub_pix_dest_V_address0,
        ce0 => dub_pix_dest_V_ce0,
        we0 => dub_pix_dest_V_we0,
        d0 => in_stream_TDEST,
        q0 => dub_pix_dest_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ioackin_out_stream_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_out_stream_TREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))))) then 
                    ap_reg_ioackin_out_stream_TREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_1 = out_stream_TREADY)))) then 
                    ap_reg_ioackin_out_stream_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)) and not((exitcond_flatten_fu_380_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)) and not((exitcond_flatten_fu_380_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_473_p2)))) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
                    ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp2_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond_fu_473_p2))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_473_p2))))) then 
                    ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)))) then 
                i_1_reg_316 <= i_5_fu_447_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                i_1_reg_316 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    i_2_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
                i_2_reg_327 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond_fu_473_p2))) then 
                i_2_reg_327 <= i_4_fu_479_p2;
            end if; 
        end if;
    end process;

    i_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_294 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_338_p2))) then 
                i_reg_294 <= i_3_fu_344_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)))) then 
                indvar_flatten_reg_305 <= indvar_flatten_next_fu_385_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
                indvar_flatten_reg_305 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                N_ADDS_read_reg_510 <= N_ADDS;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                    bound_reg_524(15 downto 6) <= bound_fu_374_p2(15 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)))) then
                exitcond_flatten_reg_529 <= exitcond_flatten_fu_380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))))) then
                exitcond_reg_595 <= exitcond_fu_473_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)))) then
                phitmp_reg_543 <= in_stream_TDATA(15 downto 8);
                sum_pix1_addr_2_reg_548 <= tmp_9_fu_405_p1(8 - 1 downto 0);
                sum_pix2_addr_2_reg_554 <= tmp_9_fu_405_p1(8 - 1 downto 0);
                tmp_4_reg_538 <= tmp_4_fu_433_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then
                tmp_dest_V_1_reg_590 <= dub_pix_dest_V_q0;
                tmp_id_V_1_reg_585 <= dub_pix_id_V_q0;
                tmp_user_V_1_reg_580 <= dub_pix_user_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and (ap_const_lv1_0 = exitcond_fu_473_p2))) then
                tmp_last_V_reg_614 <= tmp_last_V_fu_491_p2;
            end if;
        end if;
    end process;
    bound_reg_524(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_380_p2, ap_reg_ppiten_pp2_it1, ap_reg_ppiten_pp2_it0, exitcond_reg_595, ap_sig_152, exitcond_fu_473_p2, ap_sig_ioackin_out_stream_TREADY, exitcond1_fu_338_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = exitcond1_fu_338_p2)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_pp1_stg0_fsm_3;
            when ap_ST_pp1_stg0_fsm_3 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)) and not((exitcond_flatten_fu_380_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_3;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)) and not((exitcond_flatten_fu_380_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_3;
                end if;
            when ap_ST_st6_fsm_4 => 
                ap_NS_fsm <= ap_ST_st7_fsm_5;
            when ap_ST_st7_fsm_5 => 
                ap_NS_fsm <= ap_ST_pp2_stg0_fsm_6;
            when ap_ST_pp2_stg0_fsm_6 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_473_p2))))) then
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_6;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_473_p2)))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_pp2_stg0_fsm_6;
                end if;
            when ap_ST_st10_fsm_7 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_sig_cseq_ST_st10_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st10_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_138_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_138 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_147_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_147 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_152_assign_proc : process(in_stream_TVALID, exitcond_flatten_fu_380_p2)
    begin
                ap_sig_152 <= ((exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and (in_stream_TVALID = ap_const_logic_0));
    end process;


    ap_sig_178_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_178 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_191_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_191 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_459_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_459 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_57_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_57 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_74_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_74 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_3_assign_proc : process(ap_sig_57)
    begin
        if (ap_sig_57) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp2_stg0_fsm_6_assign_proc : process(ap_sig_74)
    begin
        if (ap_sig_74) then 
            ap_sig_cseq_ST_pp2_stg0_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp2_stg0_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st10_fsm_7_assign_proc : process(ap_sig_459)
    begin
        if (ap_sig_459) then 
            ap_sig_cseq_ST_st10_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_25)
    begin
        if (ap_sig_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_138)
    begin
        if (ap_sig_138) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_147)
    begin
        if (ap_sig_147) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_4_assign_proc : process(ap_sig_178)
    begin
        if (ap_sig_178) then 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_5_assign_proc : process(ap_sig_191)
    begin
        if (ap_sig_191) then 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_out_stream_TREADY_assign_proc : process(out_stream_TREADY, ap_reg_ioackin_out_stream_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)) then 
            ap_sig_ioackin_out_stream_TREADY <= out_stream_TREADY;
        else 
            ap_sig_ioackin_out_stream_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    bound_fu_374_p2 <= std_logic_vector(unsigned(p_shl_fu_356_p3) - unsigned(p_shl2_fu_370_p1));

    dub_pix_dest_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st6_fsm_4, tmp_9_fu_405_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            dub_pix_dest_V_address0 <= tmp_9_fu_405_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            dub_pix_dest_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_dest_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_dest_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_152, ap_sig_cseq_ST_st6_fsm_4)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
            dub_pix_dest_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_dest_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_380_p2, ap_sig_152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            dub_pix_dest_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_id_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st6_fsm_4, tmp_9_fu_405_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            dub_pix_id_V_address0 <= tmp_9_fu_405_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            dub_pix_id_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_id_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_id_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_152, ap_sig_cseq_ST_st6_fsm_4)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
            dub_pix_id_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_id_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_380_p2, ap_sig_152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            dub_pix_id_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_user_V_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st6_fsm_4, tmp_9_fu_405_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            dub_pix_user_V_address0 <= tmp_9_fu_405_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then 
            dub_pix_user_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            dub_pix_user_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    dub_pix_user_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_152, ap_sig_cseq_ST_st6_fsm_4)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4))) then 
            dub_pix_user_V_ce0 <= ap_const_logic_1;
        else 
            dub_pix_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dub_pix_user_V_we0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_380_p2, ap_sig_152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            dub_pix_user_V_we0 <= ap_const_logic_1;
        else 
            dub_pix_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_338_p2 <= "1" when (i_reg_294 = ap_const_lv8_C0) else "0";
    exitcond2_fu_391_p2 <= "1" when (i_1_reg_316 = ap_const_lv8_C0) else "0";
    exitcond_flatten_fu_380_p2 <= "1" when (indvar_flatten_reg_305 = bound_reg_524) else "0";
    exitcond_fu_473_p2 <= "1" when (i_2_reg_327 = ap_const_lv8_C0) else "0";
    i_1_mid2_fu_397_p3 <= 
        ap_const_lv8_0 when (exitcond2_fu_391_p2(0) = '1') else 
        i_1_reg_316;
    i_3_fu_344_p2 <= std_logic_vector(unsigned(i_reg_294) + unsigned(ap_const_lv8_1));
    i_4_fu_479_p2 <= std_logic_vector(unsigned(i_2_reg_327) + unsigned(ap_const_lv8_1));
    i_5_fu_447_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(i_1_mid2_fu_397_p3));

    in_stream_TDATA_blk_n_assign_proc : process(in_stream_TVALID, ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_380_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_TREADY_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, exitcond_flatten_fu_380_p2, ap_sig_152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (exitcond_flatten_fu_380_p2 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            in_stream_TREADY <= ap_const_logic_1;
        else 
            in_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_385_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_305) + unsigned(ap_const_lv16_1));
    out_stream_TDATA <= (sum_pix1_q1 or tmp_11_fu_497_p2);

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_TREADY, ap_sig_cseq_ST_pp2_stg0_fsm_6, ap_reg_ppiten_pp2_it1, exitcond_reg_595)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDEST <= tmp_dest_V_1_reg_590;
    out_stream_TID <= tmp_id_V_1_reg_585;
    out_stream_TKEEP <= ap_const_lv4_F;
    out_stream_TLAST <= tmp_last_V_reg_614;
    out_stream_TSTRB <= ap_const_lv4_F;
    out_stream_TUSER <= tmp_user_V_1_reg_580;

    out_stream_TVALID_assign_proc : process(ap_sig_cseq_ST_pp2_stg0_fsm_6, ap_reg_ppiten_pp2_it1, exitcond_reg_595, ap_reg_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_reg_ioackin_out_stream_TREADY)))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_shl2_fu_370_p1 <= std_logic_vector(resize(unsigned(tmp_fu_363_p3),16));
    p_shl_fu_356_p3 <= (N_ADDS_read_reg_510 & ap_const_lv8_0);

    sum_pix1_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st2_fsm_1, tmp_1_fu_350_p1, tmp_9_fu_405_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            sum_pix1_address0 <= tmp_1_fu_350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            sum_pix1_address0 <= tmp_9_fu_405_p1(8 - 1 downto 0);
        else 
            sum_pix1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_address1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_pp2_stg0_fsm_6, ap_reg_ppiten_pp2_it0, sum_pix1_addr_2_reg_548, tmp_3_fu_485_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix1_address1 <= sum_pix1_addr_2_reg_548;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0))) then 
            sum_pix1_address1 <= tmp_3_fu_485_p1(8 - 1 downto 0);
        else 
            sum_pix1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix1_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_152)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            sum_pix1_ce0 <= ap_const_logic_1;
        else 
            sum_pix1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_ce1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_pp2_stg0_fsm_6, ap_reg_ppiten_pp2_it1, ap_reg_ppiten_pp2_it0, exitcond_reg_595, ap_sig_152, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            sum_pix1_ce1 <= ap_const_logic_1;
        else 
            sum_pix1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sum_pix1_d1 <= std_logic_vector(unsigned(tmp_6_fu_453_p1) + unsigned(sum_pix1_q0));

    sum_pix1_we0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_338_p2)))) then 
            sum_pix1_we0 <= ap_const_logic_1;
        else 
            sum_pix1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix1_we1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond_flatten_reg_529, ap_sig_152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)) and (ap_const_lv1_0 = exitcond_flatten_reg_529)))) then 
            sum_pix1_we1 <= ap_const_logic_1;
        else 
            sum_pix1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st2_fsm_1, tmp_1_fu_350_p1, tmp_9_fu_405_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            sum_pix2_address0 <= tmp_1_fu_350_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            sum_pix2_address0 <= tmp_9_fu_405_p1(8 - 1 downto 0);
        else 
            sum_pix2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_address1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_pp2_stg0_fsm_6, ap_reg_ppiten_pp2_it0, sum_pix2_addr_2_reg_554, tmp_3_fu_485_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            sum_pix2_address1 <= sum_pix2_addr_2_reg_554;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0))) then 
            sum_pix2_address1 <= tmp_3_fu_485_p1(8 - 1 downto 0);
        else 
            sum_pix2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    sum_pix2_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_152)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            sum_pix2_ce0 <= ap_const_logic_1;
        else 
            sum_pix2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_ce1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, ap_sig_cseq_ST_pp2_stg0_fsm_6, ap_reg_ppiten_pp2_it1, ap_reg_ppiten_pp2_it0, exitcond_reg_595, ap_sig_152, ap_sig_ioackin_out_stream_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp2_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp2_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp2_it1) and (ap_const_lv1_0 = exitcond_reg_595) and (ap_const_logic_0 = ap_sig_ioackin_out_stream_TREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152))))) then 
            sum_pix2_ce1 <= ap_const_logic_1;
        else 
            sum_pix2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sum_pix2_d1 <= std_logic_vector(unsigned(tmp_8_fu_463_p1) + unsigned(sum_pix2_q0));

    sum_pix2_we0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond1_fu_338_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond1_fu_338_p2)))) then 
            sum_pix2_we0 <= ap_const_logic_1;
        else 
            sum_pix2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sum_pix2_we1_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_3, ap_reg_ppiten_pp1_it0, ap_reg_ppiten_pp1_it1, exitcond_flatten_reg_529, ap_sig_152)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and ap_sig_152)) and (ap_const_lv1_0 = exitcond_flatten_reg_529)))) then 
            sum_pix2_we1 <= ap_const_logic_1;
        else 
            sum_pix2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_497_p2 <= std_logic_vector(shift_left(unsigned(sum_pix2_q1),to_integer(unsigned('0' & ap_const_lv32_10(31-1 downto 0)))));
    tmp_1_fu_350_p1 <= std_logic_vector(resize(unsigned(i_reg_294),64));
    tmp_3_fu_485_p1 <= std_logic_vector(resize(unsigned(i_2_reg_327),64));
    tmp_4_fu_433_p1 <= in_stream_TDATA(8 - 1 downto 0);
    tmp_6_fu_453_p1 <= std_logic_vector(resize(unsigned(tmp_4_reg_538),32));
    tmp_8_fu_463_p1 <= std_logic_vector(resize(unsigned(phitmp_reg_543),32));
    tmp_9_fu_405_p1 <= std_logic_vector(resize(unsigned(i_1_mid2_fu_397_p3),64));
    tmp_fu_363_p3 <= (N_ADDS_read_reg_510 & ap_const_lv6_0);
    tmp_last_V_fu_491_p2 <= "1" when (i_2_reg_327 = ap_const_lv8_BF) else "0";
end behav;
