# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z045ffg900-2
set_property target_language Verilog [current_project]
set_property board xilinx.com:zynq:zc706:1.1 [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property ip_repo_paths {
  /home/raghu/work/projects/dma3/hls/simple_top/solution1/impl
  /home/raghu/work/projects/dma3/hls/bmm_top/solution1/impl
  /home/raghu/work/projects/dma3/hls/fe_top/solution1/impl
} [current_fileset]

add_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_bram_ctrl_0_0/dma3_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_xbar_1/dma3_xbar_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_xbar_2/dma3_xbar_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_xbar_5/dma3_xbar_5_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_blk_mem_gen_1_1/dma3_blk_mem_gen_1_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_fe_top_0_0/constraints/fe_top_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bmm_top_0_1/constraints/bmm_top_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_bram_ctrl_0_1/dma3_axi_bram_ctrl_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_blk_mem_gen_1_2/dma3_blk_mem_gen_1_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_bram_ctrl_in_blk_2/dma3_bram_ctrl_in_blk_2_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_blk_mem_gen_inblk_3/dma3_blk_mem_gen_inblk_3_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_pc_141/dma3_auto_pc_141_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_pc_142/dma3_auto_pc_142_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_auto_pc_143/dma3_auto_pc_143_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3_ooc.xdc]
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property is_locked true [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd]

read_verilog /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/hdl/dma3_wrapper.v
read_xdc /home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc
set_property used_in_implementation false [get_files /home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/raghu/work/projects/dma3/dma3.data/wt [current_project]
set_property parent.project_dir /home/raghu/work/projects/dma3 [current_project]
synth_design -top dma3_wrapper -part xc7z045ffg900-2
write_checkpoint dma3_wrapper.dcp
report_utilization -file dma3_wrapper_utilization_synth.rpt -pb dma3_wrapper_utilization_synth.pb
