
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014cd4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000aa18  08014f78  08014f78  00024f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f990  0801f990  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801f990  0801f990  0002f990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f998  0801f998  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f998  0801f998  0002f998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f99c  0801f99c  0002f99c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e4  24000000  0801f9a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000dffc  24000600  0801ff84  00030600  2**5
                  ALLOC
 10 ._user_heap_stack 00000644  2400e5fc  0801ff84  0003e5fc  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004cf04  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008b01  00000000  00000000  0009bf32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00032484  00000000  00000000  000a4a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bf8  00000000  00000000  000d6eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00005510  00000000  00000000  000d8ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000098b9  00000000  00000000  000ddfc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00045f9c  00000000  00000000  000e7879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00187893  00000000  00000000  0012d815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000c5  00000000  00000000  002b50a8  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000071ec  00000000  00000000  002b5170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000600 	.word	0x24000600
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014f5c 	.word	0x08014f5c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000604 	.word	0x24000604
 80002dc:	08014f5c 	.word	0x08014f5c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 8000694:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 8000696:	4c05      	ldr	r4, [pc, #20]	; (80006ac <loadWPM+0x18>)
{
 8000698:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 800069a:	17c3      	asrs	r3, r0, #31
 800069c:	2100      	movs	r1, #0
 800069e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80006a2:	f7ff fe75 	bl	8000390 <__aeabi_uldivmod>
 80006a6:	6020      	str	r0, [r4, #0]

}
 80006a8:	bd10      	pop	{r4, pc}
 80006aa:	bf00      	nop
 80006ac:	24008c38 	.word	0x24008c38

080006b0 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80006b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

void DoKeyer(void)
{

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80006b4:	4c9a      	ldr	r4, [pc, #616]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80006b6:	6823      	ldr	r3, [r4, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d12f      	bne.n	800071c <HAL_TIM_PeriodElapsedCallback+0x6c>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 80006bc:	4a99      	ldr	r2, [pc, #612]	; (8000924 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80006be:	7812      	ldrb	r2, [r2, #0]
 80006c0:	2a02      	cmp	r2, #2
 80006c2:	d029      	beq.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 80006c4:	4d98      	ldr	r5, [pc, #608]	; (8000928 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80006c6:	782a      	ldrb	r2, [r5, #0]
 80006c8:	2a05      	cmp	r2, #5
 80006ca:	d825      	bhi.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
 80006cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80006d0:	009f0070 	.word	0x009f0070
 80006d4:	000600d9 	.word	0x000600d9
 80006d8:	004000ad 	.word	0x004000ad
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 80006dc:	4a93      	ldr	r2, [pc, #588]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80006de:	2001      	movs	r0, #1
 80006e0:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	f000 80e2 	beq.w	80008ac <HAL_TIM_PeriodElapsedCallback+0x1fc>
 80006e8:	4f91      	ldr	r7, [pc, #580]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
	tx = tx_enable;
 80006ea:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 80006ec:	2300      	movs	r3, #0
			CarrierEnable(1);
 80006ee:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 80006f0:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80006f2:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 80006f4:	f003 fdb4 	bl	8004260 <CarrierEnable>
		TXSwitch(1);
 80006f8:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 80006fa:	2404      	movs	r4, #4
		TXSwitch(1);
 80006fc:	f003 fd4c 	bl	8004198 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000700:	f005 fb78 	bl	8005df4 <HAL_GetTick>
 8000704:	498b      	ldr	r1, [pc, #556]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8000706:	4a8c      	ldr	r2, [pc, #560]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000708:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 800070a:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800070c:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800070e:	7813      	ldrb	r3, [r2, #0]
 8000710:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000714:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8000716:	7013      	strb	r3, [r2, #0]
}
 8000718:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 800071c:	f005 fb6a 	bl	8005df4 <HAL_GetTick>
 8000720:	6823      	ldr	r3, [r4, #0]
 8000722:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8000726:	4290      	cmp	r0, r2
 8000728:	f200 80b9 	bhi.w	800089e <HAL_TIM_PeriodElapsedCallback+0x1ee>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 800072c:	2b00      	cmp	r3, #0
 800072e:	d0c5      	beq.n	80006bc <HAL_TIM_PeriodElapsedCallback+0xc>
 8000730:	f005 fb60 	bl	8005df4 <HAL_GetTick>
 8000734:	6823      	ldr	r3, [r4, #0]
 8000736:	4298      	cmp	r0, r3
 8000738:	d9c0      	bls.n	80006bc <HAL_TIM_PeriodElapsedCallback+0xc>
						pk = Saved_pk;
 800073a:	4f80      	ldr	r7, [pc, #512]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
			TXSwitch(0);
 800073c:	2000      	movs	r0, #0
 800073e:	f003 fd2b 	bl	8004198 <TXSwitch>
						pk = Saved_pk;
 8000742:	4e7f      	ldr	r6, [pc, #508]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
			semi_qsk_timeout = 0;
 8000744:	2200      	movs	r2, #0
						pk = Saved_pk;
 8000746:	6839      	ldr	r1, [r7, #0]
 8000748:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 800074a:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 800074c:	6031      	str	r1, [r6, #0]
 800074e:	e7b5      	b.n	80006bc <HAL_TIM_PeriodElapsedCallback+0xc>
	if(KEYER_DASH) {
 8000750:	2140      	movs	r1, #64	; 0x40
 8000752:	487c      	ldr	r0, [pc, #496]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000754:	f008 fbf2 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000758:	b948      	cbnz	r0, 800076e <HAL_TIM_PeriodElapsedCallback+0xbe>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800075a:	4b7b      	ldr	r3, [pc, #492]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800075c:	4a76      	ldr	r2, [pc, #472]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	7811      	ldrb	r1, [r2, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	bf14      	ite	ne
 8000766:	2302      	movne	r3, #2
 8000768:	2301      	moveq	r3, #1
 800076a:	430b      	orrs	r3, r1
 800076c:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 800076e:	2180      	movs	r1, #128	; 0x80
 8000770:	4874      	ldr	r0, [pc, #464]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000772:	f008 fbe3 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000776:	b948      	cbnz	r0, 800078c <HAL_TIM_PeriodElapsedCallback+0xdc>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 8000778:	4b73      	ldr	r3, [pc, #460]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800077a:	4a6f      	ldr	r2, [pc, #444]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	7811      	ldrb	r1, [r2, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	bf14      	ite	ne
 8000784:	2301      	movne	r3, #1
 8000786:	2302      	moveq	r3, #2
 8000788:	430b      	orrs	r3, r1
 800078a:	7013      	strb	r3, [r2, #0]
			}
			break;
		case INTER_ELEMENT:
			// Insert time between dits/dahs
			update_PaddleLatch();               // latch paddle state
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 800078c:	f005 fb32 	bl	8005df4 <HAL_GetTick>
 8000790:	4b68      	ldr	r3, [pc, #416]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4298      	cmp	r0, r3
 8000796:	d9bf      	bls.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 8000798:	4a67      	ldr	r2, [pc, #412]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800079a:	7813      	ldrb	r3, [r2, #0]
 800079c:	f013 0104 	ands.w	r1, r3, #4
 80007a0:	f000 80b9 	beq.w	8000916 <HAL_TIM_PeriodElapsedCallback+0x266>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007a4:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007a8:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007aa:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007ac:	7029      	strb	r1, [r5, #0]
 80007ae:	e7b3      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if((KEYER_DASH) ||
 80007b0:	2140      	movs	r1, #64	; 0x40
 80007b2:	4864      	ldr	r0, [pc, #400]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007b4:	f008 fbc2 	bl	8008f3c <HAL_GPIO_ReadPin>
 80007b8:	b140      	cbz	r0, 80007cc <HAL_TIM_PeriodElapsedCallback+0x11c>
					(KEYER_DOT) ||
 80007ba:	2180      	movs	r1, #128	; 0x80
 80007bc:	4861      	ldr	r0, [pc, #388]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007be:	f008 fbbd 	bl	8008f3c <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 80007c2:	b118      	cbz	r0, 80007cc <HAL_TIM_PeriodElapsedCallback+0x11c>
					(keyerControl & 0x03))
 80007c4:	4b5c      	ldr	r3, [pc, #368]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
					(KEYER_DOT) ||
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	0798      	lsls	r0, r3, #30
 80007ca:	d0a5      	beq.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
	if(KEYER_DASH) {
 80007cc:	2140      	movs	r1, #64	; 0x40
 80007ce:	485d      	ldr	r0, [pc, #372]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007d0:	f008 fbb4 	bl	8008f3c <HAL_GPIO_ReadPin>
 80007d4:	b948      	cbnz	r0, 80007ea <HAL_TIM_PeriodElapsedCallback+0x13a>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80007d6:	4b5c      	ldr	r3, [pc, #368]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80007d8:	4a57      	ldr	r2, [pc, #348]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	7811      	ldrb	r1, [r2, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	bf14      	ite	ne
 80007e2:	2302      	movne	r3, #2
 80007e4:	2301      	moveq	r3, #1
 80007e6:	430b      	orrs	r3, r1
 80007e8:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80007ea:	2180      	movs	r1, #128	; 0x80
 80007ec:	4855      	ldr	r0, [pc, #340]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007ee:	f008 fba5 	bl	8008f3c <HAL_GPIO_ReadPin>
 80007f2:	b948      	cbnz	r0, 8000808 <HAL_TIM_PeriodElapsedCallback+0x158>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80007f4:	4b54      	ldr	r3, [pc, #336]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80007f6:	4a50      	ldr	r2, [pc, #320]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	7811      	ldrb	r1, [r2, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	bf14      	ite	ne
 8000800:	2301      	movne	r3, #1
 8000802:	2302      	moveq	r3, #2
 8000804:	430b      	orrs	r3, r1
 8000806:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8000808:	2301      	movs	r3, #1
 800080a:	702b      	strb	r3, [r5, #0]
 800080c:	e784      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(keyerControl & DIT_L) {
 800080e:	4a4a      	ldr	r2, [pc, #296]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000810:	7813      	ldrb	r3, [r2, #0]
 8000812:	07d9      	lsls	r1, r3, #31
 8000814:	d55e      	bpl.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x224>
				keyerControl |= DIT_PROC;
 8000816:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 800081a:	484c      	ldr	r0, [pc, #304]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800081c:	4945      	ldr	r1, [pc, #276]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800081e:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 8000820:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 8000822:	2303      	movs	r3, #3
				ktimer = ditTime;
 8000824:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 8000826:	702b      	strb	r3, [r5, #0]
 8000828:	e776      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 800082a:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8000934 <HAL_TIM_PeriodElapsedCallback+0x284>
 800082e:	f005 fae1 	bl	8005df4 <HAL_GetTick>
 8000832:	f8d8 3000 	ldr.w	r3, [r8]
 8000836:	4298      	cmp	r0, r3
 8000838:	d84f      	bhi.n	80008da <HAL_TIM_PeriodElapsedCallback+0x22a>
			} else if(keyerControl & IAMBICB) {
 800083a:	4c3f      	ldr	r4, [pc, #252]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800083c:	7823      	ldrb	r3, [r4, #0]
 800083e:	06db      	lsls	r3, r3, #27
 8000840:	f57f af6a 	bpl.w	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
	if(KEYER_DASH) {
 8000844:	2140      	movs	r1, #64	; 0x40
 8000846:	483f      	ldr	r0, [pc, #252]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000848:	f008 fb78 	bl	8008f3c <HAL_GPIO_ReadPin>
 800084c:	b940      	cbnz	r0, 8000860 <HAL_TIM_PeriodElapsedCallback+0x1b0>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800084e:	4b3e      	ldr	r3, [pc, #248]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000850:	7822      	ldrb	r2, [r4, #0]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	bf14      	ite	ne
 8000858:	2302      	movne	r3, #2
 800085a:	2301      	moveq	r3, #1
 800085c:	4313      	orrs	r3, r2
 800085e:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	4838      	ldr	r0, [pc, #224]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000864:	f008 fb6a 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000868:	2800      	cmp	r0, #0
 800086a:	f47f af55 	bne.w	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800086e:	4b36      	ldr	r3, [pc, #216]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000870:	7822      	ldrb	r2, [r4, #0]
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	2b00      	cmp	r3, #0
 8000876:	bf14      	ite	ne
 8000878:	2301      	movne	r3, #1
 800087a:	2302      	moveq	r3, #2
 800087c:	4313      	orrs	r3, r2
 800087e:	7023      	strb	r3, [r4, #0]
}
 8000880:	e74a      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			if(keyerControl & DAH_L) {
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	f013 0302 	ands.w	r3, r3, #2
 800088a:	d00d      	beq.n	80008a8 <HAL_TIM_PeriodElapsedCallback+0x1f8>
				ktimer = ditTime*3;
 800088c:	4b2f      	ldr	r3, [pc, #188]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
				keyerState = KEYED_PREP;
 800088e:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 8000890:	4a28      	ldr	r2, [pc, #160]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000892:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 8000894:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 8000896:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800089a:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800089c:	e73c      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
		TXSwitch(0);
 800089e:	2000      	movs	r0, #0
 80008a0:	f003 fc7a 	bl	8004198 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80008a4:	6823      	ldr	r3, [r4, #0]
 80008a6:	e741      	b.n	800072c <HAL_TIM_PeriodElapsedCallback+0x7c>
				keyerState = IDLE;
 80008a8:	702b      	strb	r3, [r5, #0]
 80008aa:	e735      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80008ac:	4e28      	ldr	r6, [pc, #160]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80008ae:	4f20      	ldr	r7, [pc, #128]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80008b0:	7833      	ldrb	r3, [r6, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f43f af19 	beq.w	80006ea <HAL_TIM_PeriodElapsedCallback+0x3a>
 80008b8:	783b      	ldrb	r3, [r7, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f47f af15 	bne.w	80006ea <HAL_TIM_PeriodElapsedCallback+0x3a>
					Saved_pk = pk;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b1d      	ldr	r3, [pc, #116]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80008c6:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 80008c8:	f003 fc66 	bl	8004198 <TXSwitch>
			HAL_Delay(txdelay);
 80008cc:	7830      	ldrb	r0, [r6, #0]
 80008ce:	f005 fa97 	bl	8005e00 <HAL_Delay>
 80008d2:	e70a      	b.n	80006ea <HAL_TIM_PeriodElapsedCallback+0x3a>
				keyerState = CHK_DAH;
 80008d4:	2302      	movs	r3, #2
 80008d6:	702b      	strb	r3, [r5, #0]
 80008d8:	e71e      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
				Key_state = LOW;
 80008da:	4a14      	ldr	r2, [pc, #80]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80008dc:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 80008de:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 80008e0:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 80008e2:	bbb8      	cbnz	r0, 8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>
	tx = tx_enable;
 80008e4:	4b12      	ldr	r3, [pc, #72]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008e6:	f8df 9064 	ldr.w	r9, [pc, #100]	; 800094c <HAL_TIM_PeriodElapsedCallback+0x29c>
	tx = tx_enable;
 80008ea:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 80008ec:	f003 fcb8 	bl	8004260 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008f0:	f005 fa80 	bl	8005df4 <HAL_GetTick>
 80008f4:	f8d9 3000 	ldr.w	r3, [r9]
 80008f8:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80008fc:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80008fe:	2800      	cmp	r0, #0
 8000900:	d039      	beq.n	8000976 <HAL_TIM_PeriodElapsedCallback+0x2c6>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8000902:	f005 fa77 	bl	8005df4 <HAL_GetTick>
 8000906:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 800090a:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800090c:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 800090e:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8000910:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 8000914:	e700      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
				} else {
					keyerControl &= ~(DAH_L);              // clear dah latch
 8000916:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 800091a:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 800091c:	7013      	strb	r3, [r2, #0]
}
 800091e:	e6fb      	b.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
 8000920:	2400b998 	.word	0x2400b998
 8000924:	2400b80e 	.word	0x2400b80e
 8000928:	2400b80d 	.word	0x2400b80d
 800092c:	24006254 	.word	0x24006254
 8000930:	2400c9cc 	.word	0x2400c9cc
 8000934:	2400b818 	.word	0x2400b818
 8000938:	2400b80c 	.word	0x2400b80c
 800093c:	2400728c 	.word	0x2400728c
 8000940:	2400b844 	.word	0x2400b844
 8000944:	58020000 	.word	0x58020000
 8000948:	2400b814 	.word	0x2400b814
 800094c:	24008c38 	.word	0x24008c38
 8000950:	2400c9cd 	.word	0x2400c9cd
	tx = tx_enable;
 8000954:	4a09      	ldr	r2, [pc, #36]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
			pk = Saved_pk;
 8000956:	4f0a      	ldr	r7, [pc, #40]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000958:	4e0a      	ldr	r6, [pc, #40]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
			semi_qsk_timeout = 0;
 800095a:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 800095c:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 800095e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8000988 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 8000966:	2000      	movs	r0, #0
 8000968:	f003 fc16 	bl	8004198 <TXSwitch>
						pk = Saved_pk;
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 8000974:	e7c5      	b.n	8000902 <HAL_TIM_PeriodElapsedCallback+0x252>
 8000976:	4e03      	ldr	r6, [pc, #12]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000978:	4f01      	ldr	r7, [pc, #4]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800097a:	e7f4      	b.n	8000966 <HAL_TIM_PeriodElapsedCallback+0x2b6>
 800097c:	2400c9cc 	.word	0x2400c9cc
 8000980:	2400728c 	.word	0x2400728c
 8000984:	2400b844 	.word	0x2400b844
 8000988:	24008c38 	.word	0x24008c38

0800098c <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 800098c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 8000990:	497d      	ldr	r1, [pc, #500]	; (8000b88 <cw_tx_char+0x1fc>)
 8000992:	237e      	movs	r3, #126	; 0x7e
 8000994:	2500      	movs	r5, #0
 8000996:	e004      	b.n	80009a2 <cw_tx_char+0x16>
 8000998:	b2d5      	uxtb	r5, r2
 800099a:	5d4b      	ldrb	r3, [r1, r5]
 800099c:	2b00      	cmp	r3, #0
 800099e:	f000 808b 	beq.w	8000ab8 <cw_tx_char+0x12c>
    if(sym == ch){  // found -> transmit CW character j
 80009a2:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80009a4:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 80009a8:	d1f6      	bne.n	8000998 <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80009aa:	062b      	lsls	r3, r5, #24
 80009ac:	f100 80e6 	bmi.w	8000b7c <cw_tx_char+0x1f0>
 80009b0:	2380      	movs	r3, #128	; 0x80
 80009b2:	461e      	mov	r6, r3
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	422b      	tst	r3, r5
 80009b8:	d0fb      	beq.n	80009b2 <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 80009ba:	08b6      	lsrs	r6, r6, #2
 80009bc:	f000 80b2 	beq.w	8000b24 <cw_tx_char+0x198>
 80009c0:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 8000b9c <cw_tx_char+0x210>
 80009c4:	4f71      	ldr	r7, [pc, #452]	; (8000b8c <cw_tx_char+0x200>)
 80009c6:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 8000ba4 <cw_tx_char+0x218>
					Saved_pk = pk;
 80009ca:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 8000ba0 <cw_tx_char+0x214>
	if(!(semi_qsk_timeout))
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b93b      	cbnz	r3, 80009e2 <cw_tx_char+0x56>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80009d2:	4b6f      	ldr	r3, [pc, #444]	; (8000b90 <cw_tx_char+0x204>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b123      	cbz	r3, 80009e2 <cw_tx_char+0x56>
 80009d8:	f898 3000 	ldrb.w	r3, [r8]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	f000 8095 	beq.w	8000b0c <cw_tx_char+0x180>
	tx = tx_enable;
 80009e2:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 80009e4:	2300      	movs	r3, #0
			CarrierEnable(1);
 80009e6:	4620      	mov	r0, r4
		semi_qsk_timeout = 0;
 80009e8:	603b      	str	r3, [r7, #0]
	tx = tx_enable;
 80009ea:	f888 4000 	strb.w	r4, [r8]
			CarrierEnable(1);
 80009ee:	f003 fc37 	bl	8004260 <CarrierEnable>
		TXSwitch(1);
 80009f2:	4620      	mov	r0, r4
    if(KEYER_DASH || KEYER_DOT){
 80009f4:	4c67      	ldr	r4, [pc, #412]	; (8000b94 <cw_tx_char+0x208>)
		TXSwitch(1);
 80009f6:	f003 fbcf 	bl	8004198 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 80009fa:	422e      	tst	r6, r5
 80009fc:	f8d9 0000 	ldr.w	r0, [r9]
 8000a00:	bf14      	ite	ne
 8000a02:	f04f 0b03 	movne.w	fp, #3
 8000a06:	f04f 0b01 	moveq.w	fp, #1
 8000a0a:	fb00 fb0b 	mul.w	fp, r0, fp
  uint32_t event = HAL_GetTick() + ms;
 8000a0e:	f005 f9f1 	bl	8005df4 <HAL_GetTick>
 8000a12:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 8000a14:	e00a      	b.n	8000a2c <cw_tx_char+0xa0>
    if(KEYER_DASH || KEYER_DOT){
 8000a16:	f008 fa91 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2180      	movs	r1, #128	; 0x80
 8000a1e:	4620      	mov	r0, r4
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d04c      	beq.n	8000abe <cw_tx_char+0x132>
 8000a24:	f008 fa8a 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000a28:	2800      	cmp	r0, #0
 8000a2a:	d048      	beq.n	8000abe <cw_tx_char+0x132>
  while(HAL_GetTick() < event){
 8000a2c:	f005 f9e2 	bl	8005df4 <HAL_GetTick>
 8000a30:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000a32:	2140      	movs	r1, #64	; 0x40
 8000a34:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000a36:	459b      	cmp	fp, r3
 8000a38:	d8ed      	bhi.n	8000a16 <cw_tx_char+0x8a>
	if(!(semi_qsk_timeout))
 8000a3a:	6838      	ldr	r0, [r7, #0]
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d151      	bne.n	8000ae4 <cw_tx_char+0x158>
	tx = tx_enable;
 8000a40:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8000a44:	f003 fc0c 	bl	8004260 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8000a48:	f005 f9d4 	bl	8005df4 <HAL_GetTick>
 8000a4c:	f8d9 b000 	ldr.w	fp, [r9]
 8000a50:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 8000a54:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8000a56:	2800      	cmp	r0, #0
 8000a58:	d04c      	beq.n	8000af4 <cw_tx_char+0x168>
  uint32_t event = HAL_GetTick() + ms;
 8000a5a:	f005 f9cb 	bl	8005df4 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 8000a5e:	4c4d      	ldr	r4, [pc, #308]	; (8000b94 <cw_tx_char+0x208>)
  uint32_t event = HAL_GetTick() + ms;
 8000a60:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 8000a62:	e008      	b.n	8000a76 <cw_tx_char+0xea>
    if(KEYER_DASH || KEYER_DOT){
 8000a64:	f008 fa6a 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	4620      	mov	r0, r4
 8000a6e:	b3b3      	cbz	r3, 8000ade <cw_tx_char+0x152>
 8000a70:	f008 fa64 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000a74:	b398      	cbz	r0, 8000ade <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 8000a76:	f005 f9bd 	bl	8005df4 <HAL_GetTick>
 8000a7a:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000a7c:	2140      	movs	r1, #64	; 0x40
 8000a7e:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000a80:	459b      	cmp	fp, r3
 8000a82:	d8ef      	bhi.n	8000a64 <cw_tx_char+0xd8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 8000a84:	0876      	lsrs	r6, r6, #1
 8000a86:	d1a2      	bne.n	80009ce <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 8000a88:	f8d9 6000 	ldr.w	r6, [r9]
  uint32_t event = HAL_GetTick() + ms;
 8000a8c:	f005 f9b2 	bl	8005df4 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 8000a90:	4c40      	ldr	r4, [pc, #256]	; (8000b94 <cw_tx_char+0x208>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 8000a92:	0076      	lsls	r6, r6, #1
  uint32_t event = HAL_GetTick() + ms;
 8000a94:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 8000a96:	e008      	b.n	8000aaa <cw_tx_char+0x11e>
    if(KEYER_DASH || KEYER_DOT){
 8000a98:	f008 fa50 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2180      	movs	r1, #128	; 0x80
 8000aa0:	4620      	mov	r0, r4
 8000aa2:	b1e3      	cbz	r3, 8000ade <cw_tx_char+0x152>
 8000aa4:	f008 fa4a 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000aa8:	b1c8      	cbz	r0, 8000ade <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 8000aaa:	f005 f9a3 	bl	8005df4 <HAL_GetTick>
 8000aae:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000ab0:	2140      	movs	r1, #64	; 0x40
 8000ab2:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000ab4:	429e      	cmp	r6, r3
 8000ab6:	d8ef      	bhi.n	8000a98 <cw_tx_char+0x10c>
      }
      break; // next character
    }
  }
  return 0;
 8000ab8:	2000      	movs	r0, #0
}
 8000aba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!(semi_qsk_timeout))
 8000abe:	6838      	ldr	r0, [r7, #0]
 8000ac0:	2800      	cmp	r0, #0
 8000ac2:	d14a      	bne.n	8000b5a <cw_tx_char+0x1ce>
	tx = tx_enable;
 8000ac4:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8000ac8:	f003 fbca 	bl	8004260 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8000acc:	f005 f992 	bl	8005df4 <HAL_GetTick>
 8000ad0:	f8d9 3000 	ldr.w	r3, [r9]
 8000ad4:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8000ad8:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8000ada:	2800      	cmp	r0, #0
 8000adc:	d050      	beq.n	8000b80 <cw_tx_char+0x1f4>
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8000ade:	2001      	movs	r0, #1
}
 8000ae0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	tx = tx_enable;
 8000ae4:	2300      	movs	r3, #0
			pk = Saved_pk;
 8000ae6:	4a2c      	ldr	r2, [pc, #176]	; (8000b98 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8000ae8:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8000aec:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8000aee:	f8da 3000 	ldr.w	r3, [sl]
 8000af2:	6013      	str	r3, [r2, #0]
			TXSwitch(0);
 8000af4:	2000      	movs	r0, #0
 8000af6:	f003 fb4f 	bl	8004198 <TXSwitch>
			semi_qsk_timeout = 0;
 8000afa:	2300      	movs	r3, #0
						pk = Saved_pk;
 8000afc:	4a26      	ldr	r2, [pc, #152]	; (8000b98 <cw_tx_char+0x20c>)
			semi_qsk_timeout = 0;
 8000afe:	603b      	str	r3, [r7, #0]
						pk = Saved_pk;
 8000b00:	f8da 3000 	ldr.w	r3, [sl]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 8000b04:	f8d9 b000 	ldr.w	fp, [r9]
						pk = Saved_pk;
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	e7a6      	b.n	8000a5a <cw_tx_char+0xce>
					Saved_pk = pk;
 8000b0c:	4b22      	ldr	r3, [pc, #136]	; (8000b98 <cw_tx_char+0x20c>)
			TXSwitch(1);
 8000b0e:	2001      	movs	r0, #1
					Saved_pk = pk;
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f8ca 3000 	str.w	r3, [sl]
			TXSwitch(1);
 8000b16:	f003 fb3f 	bl	8004198 <TXSwitch>
			HAL_Delay(txdelay);
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <cw_tx_char+0x204>)
 8000b1c:	7818      	ldrb	r0, [r3, #0]
 8000b1e:	f005 f96f 	bl	8005e00 <HAL_Delay>
 8000b22:	e75e      	b.n	80009e2 <cw_tx_char+0x56>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <cw_tx_char+0x210>)
    if(KEYER_DASH || KEYER_DOT){
 8000b26:	4c1b      	ldr	r4, [pc, #108]	; (8000b94 <cw_tx_char+0x208>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8000b28:	681e      	ldr	r6, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 8000b2a:	f005 f963 	bl	8005df4 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8000b2e:	00b6      	lsls	r6, r6, #2
  uint32_t event = HAL_GetTick() + ms;
 8000b30:	4406      	add	r6, r0
  while(HAL_GetTick() < event){
 8000b32:	e00a      	b.n	8000b4a <cw_tx_char+0x1be>
    if(KEYER_DASH || KEYER_DOT){
 8000b34:	f008 fa02 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2180      	movs	r1, #128	; 0x80
 8000b3c:	4620      	mov	r0, r4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0ba      	beq.n	8000ab8 <cw_tx_char+0x12c>
 8000b42:	f008 f9fb 	bl	8008f3c <HAL_GPIO_ReadPin>
 8000b46:	2800      	cmp	r0, #0
 8000b48:	d0b6      	beq.n	8000ab8 <cw_tx_char+0x12c>
  while(HAL_GetTick() < event){
 8000b4a:	f005 f953 	bl	8005df4 <HAL_GetTick>
 8000b4e:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8000b50:	2140      	movs	r1, #64	; 0x40
 8000b52:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8000b54:	429e      	cmp	r6, r3
 8000b56:	d8ed      	bhi.n	8000b34 <cw_tx_char+0x1a8>
 8000b58:	e7ae      	b.n	8000ab8 <cw_tx_char+0x12c>
	tx = tx_enable;
 8000b5a:	2300      	movs	r3, #0
			pk = Saved_pk;
 8000b5c:	4d10      	ldr	r5, [pc, #64]	; (8000ba0 <cw_tx_char+0x214>)
 8000b5e:	4c0e      	ldr	r4, [pc, #56]	; (8000b98 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8000b60:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8000b64:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8000b66:	682b      	ldr	r3, [r5, #0]
 8000b68:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 8000b6a:	2000      	movs	r0, #0
 8000b6c:	f003 fb14 	bl	8004198 <TXSwitch>
			semi_qsk_timeout = 0;
 8000b70:	2200      	movs	r2, #0
						pk = Saved_pk;
 8000b72:	682b      	ldr	r3, [r5, #0]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8000b74:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 8000b76:	603a      	str	r2, [r7, #0]
						pk = Saved_pk;
 8000b78:	6023      	str	r3, [r4, #0]
 8000b7a:	e79e      	b.n	8000aba <cw_tx_char+0x12e>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 8000b7c:	2640      	movs	r6, #64	; 0x40
 8000b7e:	e71f      	b.n	80009c0 <cw_tx_char+0x34>
 8000b80:	4d07      	ldr	r5, [pc, #28]	; (8000ba0 <cw_tx_char+0x214>)
 8000b82:	4c05      	ldr	r4, [pc, #20]	; (8000b98 <cw_tx_char+0x20c>)
 8000b84:	e7f1      	b.n	8000b6a <cw_tx_char+0x1de>
 8000b86:	bf00      	nop
 8000b88:	08014fa0 	.word	0x08014fa0
 8000b8c:	2400b998 	.word	0x2400b998
 8000b90:	2400c9cd 	.word	0x2400c9cd
 8000b94:	58020000 	.word	0x58020000
 8000b98:	2400b844 	.word	0x2400b844
 8000b9c:	24008c38 	.word	0x24008c38
 8000ba0:	2400728c 	.word	0x2400728c
 8000ba4:	2400c9cc 	.word	0x2400c9cc

08000ba8 <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 8000ba8:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 8000baa:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <SendCWMessage+0x28>)
 8000bb0:	012a      	lsls	r2, r5, #4
 8000bb2:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 8000bb6:	5c98      	ldrb	r0, [r3, r2]
 8000bb8:	b148      	cbz	r0, 8000bce <SendCWMessage+0x26>
 8000bba:	2400      	movs	r4, #0
 8000bbc:	e002      	b.n	8000bc4 <SendCWMessage+0x1c>
 8000bbe:	b2e4      	uxtb	r4, r4
 8000bc0:	5d28      	ldrb	r0, [r5, r4]
 8000bc2:	b120      	cbz	r0, 8000bce <SendCWMessage+0x26>
 8000bc4:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8000bc6:	f7ff fee1 	bl	800098c <cw_tx_char>
 8000bca:	2800      	cmp	r0, #0
 8000bcc:	d0f7      	beq.n	8000bbe <SendCWMessage+0x16>
}
 8000bce:	bd38      	pop	{r3, r4, r5, pc}
 8000bd0:	24000000 	.word	0x24000000

08000bd4 <DecodeDCF77>:
{
	uint8_t i;
	static uint8_t MinParity, HourParity;
	MinParity = HourParity = 0;
	for (i = 21 ; i < 28; i++)
		if (DCF77Message[i])
 8000bd4:	4b52      	ldr	r3, [pc, #328]	; (8000d20 <DecodeDCF77+0x14c>)
{
 8000bd6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		if (DCF77Message[i])
 8000bda:	7d5a      	ldrb	r2, [r3, #21]
{
 8000bdc:	b085      	sub	sp, #20
		if (DCF77Message[i])
 8000bde:	f893 a016 	ldrb.w	sl, [r3, #22]
			MinParity ^= 1;
 8000be2:	1e11      	subs	r1, r2, #0
 8000be4:	bf18      	it	ne
 8000be6:	2101      	movne	r1, #1
		if (DCF77Message[i])
 8000be8:	f1ba 0f00 	cmp.w	sl, #0
 8000bec:	d001      	beq.n	8000bf2 <DecodeDCF77+0x1e>
			MinParity ^= 1;
 8000bee:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000bf2:	7ddf      	ldrb	r7, [r3, #23]
 8000bf4:	b10f      	cbz	r7, 8000bfa <DecodeDCF77+0x26>
			MinParity ^= 1;
 8000bf6:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000bfa:	7e18      	ldrb	r0, [r3, #24]
 8000bfc:	9003      	str	r0, [sp, #12]
 8000bfe:	b108      	cbz	r0, 8000c04 <DecodeDCF77+0x30>
			MinParity ^= 1;
 8000c00:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000c04:	7e5c      	ldrb	r4, [r3, #25]
 8000c06:	b10c      	cbz	r4, 8000c0c <DecodeDCF77+0x38>
			MinParity ^= 1;
 8000c08:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000c0c:	f893 901a 	ldrb.w	r9, [r3, #26]
 8000c10:	f1b9 0f00 	cmp.w	r9, #0
 8000c14:	d001      	beq.n	8000c1a <DecodeDCF77+0x46>
			MinParity ^= 1;
 8000c16:	f081 0101 	eor.w	r1, r1, #1
		if (DCF77Message[i])
 8000c1a:	7ede      	ldrb	r6, [r3, #27]
 8000c1c:	b10e      	cbz	r6, 8000c22 <DecodeDCF77+0x4e>
			MinParity ^= 1;
 8000c1e:	f081 0101 	eor.w	r1, r1, #1
	for (i = 21 ; i < 28; i++)
 8000c22:	4840      	ldr	r0, [pc, #256]	; (8000d24 <DecodeDCF77+0x150>)
	for (i = 29 ; i < 35; i++)
		if (DCF77Message[i])
 8000c24:	f893 801e 	ldrb.w	r8, [r3, #30]
 8000c28:	7001      	strb	r1, [r0, #0]
 8000c2a:	7f58      	ldrb	r0, [r3, #29]
			HourParity ^= 1;
 8000c2c:	f1b0 0c00 	subs.w	ip, r0, #0
 8000c30:	bf18      	it	ne
 8000c32:	f04f 0c01 	movne.w	ip, #1
		if (DCF77Message[i])
 8000c36:	f1b8 0f00 	cmp.w	r8, #0
 8000c3a:	d001      	beq.n	8000c40 <DecodeDCF77+0x6c>
			HourParity ^= 1;
 8000c3c:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c40:	7fdd      	ldrb	r5, [r3, #31]
 8000c42:	9501      	str	r5, [sp, #4]
 8000c44:	b10d      	cbz	r5, 8000c4a <DecodeDCF77+0x76>
			HourParity ^= 1;
 8000c46:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c4a:	f893 5020 	ldrb.w	r5, [r3, #32]
 8000c4e:	9502      	str	r5, [sp, #8]
 8000c50:	b10d      	cbz	r5, 8000c56 <DecodeDCF77+0x82>
			HourParity ^= 1;
 8000c52:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c56:	f893 5021 	ldrb.w	r5, [r3, #33]	; 0x21
 8000c5a:	b10d      	cbz	r5, 8000c60 <DecodeDCF77+0x8c>
			HourParity ^= 1;
 8000c5c:	f08c 0c01 	eor.w	ip, ip, #1
		if (DCF77Message[i])
 8000c60:	f893 e022 	ldrb.w	lr, [r3, #34]	; 0x22
 8000c64:	f1be 0f00 	cmp.w	lr, #0
 8000c68:	d141      	bne.n	8000cee <DecodeDCF77+0x11a>
	for (i = 29 ; i < 35; i++)
 8000c6a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8000d40 <DecodeDCF77+0x16c>
 8000c6e:	f88b c000 	strb.w	ip, [fp]

	if (MinParity != DCF77Message[28] && HourParity != DCF77Message[35])
 8000c72:	f893 b01c 	ldrb.w	fp, [r3, #28]
 8000c76:	458b      	cmp	fp, r1
 8000c78:	d006      	beq.n	8000c88 <DecodeDCF77+0xb4>
 8000c7a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000c7e:	4563      	cmp	r3, ip
 8000c80:	d002      	beq.n	8000c88 <DecodeDCF77+0xb4>
			SystemSeconds = 0;
			WSPRBeaconState = FIRST_FIX;
		}
		break;
	}
}
 8000c82:	b005      	add	sp, #20
 8000c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000c88:	eb04 0449 	add.w	r4, r4, r9, lsl #1
		DCF77Hour += (DCF77Message[29+i] << i);
 8000c8c:	9b01      	ldr	r3, [sp, #4]
		DCF77Min += DCF77Message[21+i] << i;
 8000c8e:	eb02 024a 	add.w	r2, r2, sl, lsl #1
		DCF77Hour += (DCF77Message[29+i] << i);
 8000c92:	eb00 0048 	add.w	r0, r0, r8, lsl #1
		DCF77Min += DCF77Message[21+i] << i;
 8000c96:	eb02 0287 	add.w	r2, r2, r7, lsl #2
	switch (WSPRBeaconState)
 8000c9a:	4f23      	ldr	r7, [pc, #140]	; (8000d28 <DecodeDCF77+0x154>)
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000c9c:	eb04 0686 	add.w	r6, r4, r6, lsl #2
		DCF77Hour += (DCF77Message[29+i] << i);
 8000ca0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
		DCF77Min += DCF77Message[21+i] << i;
 8000ca4:	9b03      	ldr	r3, [sp, #12]
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8000ca6:	eb05 054e 	add.w	r5, r5, lr, lsl #1
	switch (WSPRBeaconState)
 8000caa:	783c      	ldrb	r4, [r7, #0]
		DCF77Min += DCF77Message[21+i] << i;
 8000cac:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
		DCF77Hour += (DCF77Message[29+i] << i);
 8000cb0:	9b02      	ldr	r3, [sp, #8]
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000cb2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
		DCF77Hour += (DCF77Message[29+i] << i);
 8000cb6:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8000cba:	4b1c      	ldr	r3, [pc, #112]	; (8000d2c <DecodeDCF77+0x158>)
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000cbc:	eb02 0646 	add.w	r6, r2, r6, lsl #1
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8000cc0:	4a1b      	ldr	r2, [pc, #108]	; (8000d30 <DecodeDCF77+0x15c>)
 8000cc2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
		DCF77Min += 10 * (DCF77Message[25+i] << i);
 8000cc6:	b2f6      	uxtb	r6, r6
		DCF77Hour += 10 * (DCF77Message[33+i] << i);
 8000cc8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8000ccc:	701e      	strb	r6, [r3, #0]
 8000cce:	7015      	strb	r5, [r2, #0]
	switch (WSPRBeaconState)
 8000cd0:	b184      	cbz	r4, 8000cf4 <DecodeDCF77+0x120>
 8000cd2:	2c01      	cmp	r4, #1
 8000cd4:	d1d5      	bne.n	8000c82 <DecodeDCF77+0xae>
		if (SystemMinutes == DCF77Min)
 8000cd6:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <DecodeDCF77+0x160>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	4296      	cmp	r6, r2
 8000cdc:	d013      	beq.n	8000d06 <DecodeDCF77+0x132>
			SystemSeconds = 0;
 8000cde:	4a16      	ldr	r2, [pc, #88]	; (8000d38 <DecodeDCF77+0x164>)
			SystemMinutes = DCF77Min;
 8000ce0:	601e      	str	r6, [r3, #0]
			SystemSeconds = 0;
 8000ce2:	2300      	movs	r3, #0
			WSPRBeaconState = FIRST_FIX;
 8000ce4:	703c      	strb	r4, [r7, #0]
			SystemSeconds = 0;
 8000ce6:	6013      	str	r3, [r2, #0]
}
 8000ce8:	b005      	add	sp, #20
 8000cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			HourParity ^= 1;
 8000cee:	f08c 0c01 	eor.w	ip, ip, #1
 8000cf2:	e7ba      	b.n	8000c6a <DecodeDCF77+0x96>
		SystemMinutes = DCF77Min;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <DecodeDCF77+0x160>)
		SystemSeconds = 0;
 8000cf6:	4a10      	ldr	r2, [pc, #64]	; (8000d38 <DecodeDCF77+0x164>)
		SystemMinutes = DCF77Min;
 8000cf8:	601e      	str	r6, [r3, #0]
		WSPRBeaconState = FIRST_FIX;
 8000cfa:	2301      	movs	r3, #1
		SystemSeconds = 0;
 8000cfc:	6014      	str	r4, [r2, #0]
		WSPRBeaconState = FIRST_FIX;
 8000cfe:	703b      	strb	r3, [r7, #0]
}
 8000d00:	b005      	add	sp, #20
 8000d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			SystemSeconds = 0;
 8000d06:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <DecodeDCF77+0x164>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
			srand((unsigned) HAL_GetTick());
 8000d0c:	f005 f872 	bl	8005df4 <HAL_GetTick>
 8000d10:	f010 fca0 	bl	8011654 <srand>
			TransmittingWSPR = 1;
 8000d14:	4a09      	ldr	r2, [pc, #36]	; (8000d3c <DecodeDCF77+0x168>)
			WSPRBeaconState = SEND_WSPR;
 8000d16:	2302      	movs	r3, #2
			TransmittingWSPR = 1;
 8000d18:	7014      	strb	r4, [r2, #0]
			WSPRBeaconState = SEND_WSPR;
 8000d1a:	703b      	strb	r3, [r7, #0]
 8000d1c:	e7b1      	b.n	8000c82 <DecodeDCF77+0xae>
 8000d1e:	bf00      	nop
 8000d20:	2400062c 	.word	0x2400062c
 8000d24:	2400066a 	.word	0x2400066a
 8000d28:	240083fd 	.word	0x240083fd
 8000d2c:	2400201c 	.word	0x2400201c
 8000d30:	24002019 	.word	0x24002019
 8000d34:	240072d4 	.word	0x240072d4
 8000d38:	240072d8 	.word	0x240072d8
 8000d3c:	240072e9 	.word	0x240072e9
 8000d40:	24000669 	.word	0x24000669

08000d44 <DoDCF77>:

void DoDCF77(uint16_t DCF77In)
{
 8000d44:	b5f0      	push	{r4, r5, r6, r7, lr}
//100 mSec (DCF77 0) is 3200 samples
//200 mSec (DCF77 1) is 6400 samples
//2 Sec (DCF77 Sync) is 64000 samples


	if (DCF77In && !LastDCF77In)
 8000d46:	4d3c      	ldr	r5, [pc, #240]	; (8000e38 <DoDCF77+0xf4>)
{
 8000d48:	b083      	sub	sp, #12
	if (DCF77In && !LastDCF77In)
 8000d4a:	b1f8      	cbz	r0, 8000d8c <DoDCF77+0x48>
 8000d4c:	8829      	ldrh	r1, [r5, #0]
 8000d4e:	2900      	cmp	r1, #0
 8000d50:	d141      	bne.n	8000dd6 <DoDCF77+0x92>
		RisingEdge = 1;
 8000d52:	4b3a      	ldr	r3, [pc, #232]	; (8000e3c <DoDCF77+0xf8>)
 8000d54:	2201      	movs	r2, #1
		DCF77LowSampleCounter = 0;
	}

	if (RisingEdge)
	{
		if (DCF77LowSampleCounter > 3000 && DCF77LowSampleCounter < 6000)
 8000d56:	f640 34b6 	movw	r4, #2998	; 0xbb6
		RisingEdge = 1;
 8000d5a:	701a      	strb	r2, [r3, #0]
	if (!DCF77In && LastDCF77In)
 8000d5c:	4b38      	ldr	r3, [pc, #224]	; (8000e40 <DoDCF77+0xfc>)
 8000d5e:	7019      	strb	r1, [r3, #0]
		if (DCF77LowSampleCounter > 3000 && DCF77LowSampleCounter < 6000)
 8000d60:	4b38      	ldr	r3, [pc, #224]	; (8000e44 <DoDCF77+0x100>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f6a3 36b9 	subw	r6, r3, #3001	; 0xbb9
 8000d68:	42a6      	cmp	r6, r4
 8000d6a:	d855      	bhi.n	8000e18 <DoDCF77+0xd4>
			DCF77Message[DCF77BitCounter++] = 0;
 8000d6c:	4c36      	ldr	r4, [pc, #216]	; (8000e48 <DoDCF77+0x104>)
 8000d6e:	4a37      	ldr	r2, [pc, #220]	; (8000e4c <DoDCF77+0x108>)
 8000d70:	6823      	ldr	r3, [r4, #0]
 8000d72:	54d1      	strb	r1, [r2, r3]
 8000d74:	3301      	adds	r3, #1
 8000d76:	6023      	str	r3, [r4, #0]
{
 8000d78:	2201      	movs	r2, #1
 8000d7a:	4935      	ldr	r1, [pc, #212]	; (8000e50 <DoDCF77+0x10c>)
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
				DCF77Message[DCF77BitCounter++] = 1;
		DCF77HighSampleCounter = 0;
	}
	if (DCF77In && DCF77HighSampleCounter < 100000)
		DCF77HighSampleCounter++;
 8000d7c:	600a      	str	r2, [r1, #0]

	if (!DCF77In && DCF77LowSampleCounter < 100000)
		DCF77LowSampleCounter++;

	if (DCF77BitCounter > 59)
 8000d7e:	2b3b      	cmp	r3, #59	; 0x3b
 8000d80:	d901      	bls.n	8000d86 <DoDCF77+0x42>
		DCF77BitCounter = 59;
 8000d82:	233b      	movs	r3, #59	; 0x3b
 8000d84:	6023      	str	r3, [r4, #0]
	LastDCF77In = DCF77In;
 8000d86:	8028      	strh	r0, [r5, #0]
}
 8000d88:	b003      	add	sp, #12
 8000d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!DCF77In && LastDCF77In)
 8000d8c:	882a      	ldrh	r2, [r5, #0]
		RisingEdge = 0;
 8000d8e:	4f2b      	ldr	r7, [pc, #172]	; (8000e3c <DoDCF77+0xf8>)
	if (!DCF77In && LastDCF77In)
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <DoDCF77+0xfc>)
		RisingEdge = 0;
 8000d94:	7038      	strb	r0, [r7, #0]
	if (!DCF77In && LastDCF77In)
 8000d96:	bf14      	ite	ne
 8000d98:	2201      	movne	r2, #1
 8000d9a:	2200      	moveq	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
	if (FallingEdge)
 8000d9e:	d027      	beq.n	8000df0 <DoDCF77+0xac>
		if (DCF77HighSampleCounter > 40000 && DCF77HighSampleCounter < 90000)
 8000da0:	4e2b      	ldr	r6, [pc, #172]	; (8000e50 <DoDCF77+0x10c>)
 8000da2:	4b2c      	ldr	r3, [pc, #176]	; (8000e54 <DoDCF77+0x110>)
 8000da4:	6832      	ldr	r2, [r6, #0]
 8000da6:	4413      	add	r3, r2
 8000da8:	f24c 324e 	movw	r2, #49998	; 0xc34e
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d90a      	bls.n	8000dc6 <DoDCF77+0x82>
		DCF77LowSampleCounter = 0;
 8000db0:	4a24      	ldr	r2, [pc, #144]	; (8000e44 <DoDCF77+0x100>)
 8000db2:	4c25      	ldr	r4, [pc, #148]	; (8000e48 <DoDCF77+0x104>)
 8000db4:	6010      	str	r0, [r2, #0]
	if (DCF77BitCounter > 59)
 8000db6:	6823      	ldr	r3, [r4, #0]
	if (!DCF77In && DCF77LowSampleCounter < 100000)
 8000db8:	6811      	ldr	r1, [r2, #0]
 8000dba:	4e27      	ldr	r6, [pc, #156]	; (8000e58 <DoDCF77+0x114>)
 8000dbc:	42b1      	cmp	r1, r6
 8000dbe:	d8de      	bhi.n	8000d7e <DoDCF77+0x3a>
		DCF77LowSampleCounter++;
 8000dc0:	3101      	adds	r1, #1
 8000dc2:	6011      	str	r1, [r2, #0]
 8000dc4:	e7db      	b.n	8000d7e <DoDCF77+0x3a>
			if (DCF77BitCounter == 59)
 8000dc6:	4c20      	ldr	r4, [pc, #128]	; (8000e48 <DoDCF77+0x104>)
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	2b3b      	cmp	r3, #59	; 0x3b
 8000dcc:	d013      	beq.n	8000df6 <DoDCF77+0xb2>
		DCF77LowSampleCounter = 0;
 8000dce:	4a1d      	ldr	r2, [pc, #116]	; (8000e44 <DoDCF77+0x100>)
			DCF77BitCounter = 0;
 8000dd0:	6020      	str	r0, [r4, #0]
		DCF77LowSampleCounter = 0;
 8000dd2:	6010      	str	r0, [r2, #0]
	if (RisingEdge)
 8000dd4:	e7ef      	b.n	8000db6 <DoDCF77+0x72>
		RisingEdge = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <DoDCF77+0xf8>)
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8000dda:	491d      	ldr	r1, [pc, #116]	; (8000e50 <DoDCF77+0x10c>)
		RisingEdge = 0;
 8000ddc:	7013      	strb	r3, [r2, #0]
	if (!DCF77In && LastDCF77In)
 8000dde:	4a18      	ldr	r2, [pc, #96]	; (8000e40 <DoDCF77+0xfc>)
 8000de0:	7013      	strb	r3, [r2, #0]
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8000de2:	680a      	ldr	r2, [r1, #0]
 8000de4:	4b1c      	ldr	r3, [pc, #112]	; (8000e58 <DoDCF77+0x114>)
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d912      	bls.n	8000e10 <DoDCF77+0xcc>
	if (DCF77BitCounter > 59)
 8000dea:	4c17      	ldr	r4, [pc, #92]	; (8000e48 <DoDCF77+0x104>)
 8000dec:	6823      	ldr	r3, [r4, #0]
 8000dee:	e7c6      	b.n	8000d7e <DoDCF77+0x3a>
 8000df0:	4a14      	ldr	r2, [pc, #80]	; (8000e44 <DoDCF77+0x100>)
 8000df2:	4c15      	ldr	r4, [pc, #84]	; (8000e48 <DoDCF77+0x104>)
 8000df4:	e7df      	b.n	8000db6 <DoDCF77+0x72>
				DecodeDCF77();
 8000df6:	9001      	str	r0, [sp, #4]
 8000df8:	f7ff feec 	bl	8000bd4 <DecodeDCF77>
			DCF77BitCounter = 0;
 8000dfc:	9801      	ldr	r0, [sp, #4]
		DCF77LowSampleCounter = 0;
 8000dfe:	4a11      	ldr	r2, [pc, #68]	; (8000e44 <DoDCF77+0x100>)
	if (RisingEdge)
 8000e00:	783b      	ldrb	r3, [r7, #0]
			DCF77BitCounter = 0;
 8000e02:	6020      	str	r0, [r4, #0]
		DCF77LowSampleCounter = 0;
 8000e04:	6010      	str	r0, [r2, #0]
	if (RisingEdge)
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d0d5      	beq.n	8000db6 <DoDCF77+0x72>
	if (DCF77BitCounter > 59)
 8000e0a:	4603      	mov	r3, r0
		DCF77HighSampleCounter = 0;
 8000e0c:	6030      	str	r0, [r6, #0]
 8000e0e:	e7d3      	b.n	8000db8 <DoDCF77+0x74>
	if (DCF77BitCounter > 59)
 8000e10:	4c0d      	ldr	r4, [pc, #52]	; (8000e48 <DoDCF77+0x104>)
		DCF77HighSampleCounter++;
 8000e12:	3201      	adds	r2, #1
	if (DCF77BitCounter > 59)
 8000e14:	6823      	ldr	r3, [r4, #0]
 8000e16:	e7b1      	b.n	8000d7c <DoDCF77+0x38>
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8000e18:	4910      	ldr	r1, [pc, #64]	; (8000e5c <DoDCF77+0x118>)
				DCF77Message[DCF77BitCounter++] = 1;
 8000e1a:	4c0b      	ldr	r4, [pc, #44]	; (8000e48 <DoDCF77+0x104>)
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8000e1c:	4419      	add	r1, r3
 8000e1e:	f241 736e 	movw	r3, #5998	; 0x176e
 8000e22:	4299      	cmp	r1, r3
				DCF77Message[DCF77BitCounter++] = 1;
 8000e24:	6823      	ldr	r3, [r4, #0]
			if (DCF77LowSampleCounter > 6000 && DCF77LowSampleCounter < 12000)
 8000e26:	d901      	bls.n	8000e2c <DoDCF77+0xe8>
	if (DCF77In && DCF77HighSampleCounter < 100000)
 8000e28:	4909      	ldr	r1, [pc, #36]	; (8000e50 <DoDCF77+0x10c>)
 8000e2a:	e7a7      	b.n	8000d7c <DoDCF77+0x38>
				DCF77Message[DCF77BitCounter++] = 1;
 8000e2c:	4907      	ldr	r1, [pc, #28]	; (8000e4c <DoDCF77+0x108>)
 8000e2e:	54ca      	strb	r2, [r1, r3]
 8000e30:	3301      	adds	r3, #1
 8000e32:	6023      	str	r3, [r4, #0]
 8000e34:	e7a0      	b.n	8000d78 <DoDCF77+0x34>
 8000e36:	bf00      	nop
 8000e38:	2400725e 	.word	0x2400725e
 8000e3c:	2400066b 	.word	0x2400066b
 8000e40:	24000668 	.word	0x24000668
 8000e44:	24000628 	.word	0x24000628
 8000e48:	2400061c 	.word	0x2400061c
 8000e4c:	2400062c 	.word	0x2400062c
 8000e50:	24000624 	.word	0x24000624
 8000e54:	ffff63bf 	.word	0xffff63bf
 8000e58:	0001869f 	.word	0x0001869f
 8000e5c:	ffffe88f 	.word	0xffffe88f

08000e60 <DCF77StatusDisplay>:

void DCF77StatusDisplay(void)
{
	static uint16_t DCF77DisplayCounter, DCF77DisplayPrescaler;

	if (DCF77DisplayPrescaler++ == 1)
 8000e60:	4a18      	ldr	r2, [pc, #96]	; (8000ec4 <DCF77StatusDisplay+0x64>)
{
 8000e62:	b538      	push	{r3, r4, r5, lr}
	if (DCF77DisplayPrescaler++ == 1)
 8000e64:	8813      	ldrh	r3, [r2, #0]
	{
		DCF77DisplayPrescaler = 0;
		DCF77DisplayCounter++;
 8000e66:	4c18      	ldr	r4, [pc, #96]	; (8000ec8 <DCF77StatusDisplay+0x68>)
	if (DCF77DisplayPrescaler++ == 1)
 8000e68:	1c59      	adds	r1, r3, #1
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	8011      	strh	r1, [r2, #0]
 8000e6e:	d019      	beq.n	8000ea4 <DCF77StatusDisplay+0x44>
	}
	if (DCF77DisplayCounter % 2 == 0)
 8000e70:	8823      	ldrh	r3, [r4, #0]
 8000e72:	f013 0201 	ands.w	r2, r3, #1
 8000e76:	d01e      	beq.n	8000eb6 <DCF77StatusDisplay+0x56>
		LED_GREEN_OFF;
	else
	{
		if (DCF77DisplayCounter <= (WSPRBeaconState + 1) * 2 )
 8000e78:	4d14      	ldr	r5, [pc, #80]	; (8000ecc <DCF77StatusDisplay+0x6c>)
			LED_GREEN_ON;
		else
			LED_GREEN_OFF;
 8000e7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e7e:	4814      	ldr	r0, [pc, #80]	; (8000ed0 <DCF77StatusDisplay+0x70>)
		if (DCF77DisplayCounter <= (WSPRBeaconState + 1) * 2 )
 8000e80:	782a      	ldrb	r2, [r5, #0]
 8000e82:	3201      	adds	r2, #1
 8000e84:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
			LED_GREEN_ON;
 8000e88:	bfd4      	ite	le
 8000e8a:	2201      	movle	r2, #1
			LED_GREEN_OFF;
 8000e8c:	2200      	movgt	r2, #0
 8000e8e:	f008 f85b 	bl	8008f48 <HAL_GPIO_WritePin>
		if (DCF77DisplayCounter > (WSPRBeaconState + 3) * 2 )
 8000e92:	782b      	ldrb	r3, [r5, #0]
 8000e94:	8822      	ldrh	r2, [r4, #0]
 8000e96:	3303      	adds	r3, #3
 8000e98:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8000e9c:	dd01      	ble.n	8000ea2 <DCF77StatusDisplay+0x42>
			DCF77DisplayCounter = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	8023      	strh	r3, [r4, #0]
	}

}
 8000ea2:	bd38      	pop	{r3, r4, r5, pc}
		DCF77DisplayCounter++;
 8000ea4:	8823      	ldrh	r3, [r4, #0]
		DCF77DisplayPrescaler = 0;
 8000ea6:	2100      	movs	r1, #0
		DCF77DisplayCounter++;
 8000ea8:	3301      	adds	r3, #1
		DCF77DisplayPrescaler = 0;
 8000eaa:	8011      	strh	r1, [r2, #0]
		DCF77DisplayCounter++;
 8000eac:	b29b      	uxth	r3, r3
	if (DCF77DisplayCounter % 2 == 0)
 8000eae:	f013 0201 	ands.w	r2, r3, #1
		DCF77DisplayCounter++;
 8000eb2:	8023      	strh	r3, [r4, #0]
	if (DCF77DisplayCounter % 2 == 0)
 8000eb4:	d1e0      	bne.n	8000e78 <DCF77StatusDisplay+0x18>
		LED_GREEN_OFF;
 8000eb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eba:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <DCF77StatusDisplay+0x70>)
}
 8000ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		LED_GREEN_OFF;
 8000ec0:	f008 b842 	b.w	8008f48 <HAL_GPIO_WritePin>
 8000ec4:	24000622 	.word	0x24000622
 8000ec8:	24000620 	.word	0x24000620
 8000ecc:	240083fd 	.word	0x240083fd
 8000ed0:	58020400 	.word	0x58020400

08000ed4 <My_arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8000ed4:	2a01      	cmp	r2, #1
{
 8000ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000eda:	4606      	mov	r6, r0
 8000edc:	4617      	mov	r7, r2
 8000ede:	460c      	mov	r4, r1
 8000ee0:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 8000ee2:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 8000ee4:	d059      	beq.n	8000f9a <My_arm_cfft_f32+0xc6>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 8000ee6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000eea:	d051      	beq.n	8000f90 <My_arm_cfft_f32+0xbc>
 8000eec:	d80f      	bhi.n	8000f0e <My_arm_cfft_f32+0x3a>
 8000eee:	2d40      	cmp	r5, #64	; 0x40
 8000ef0:	d014      	beq.n	8000f1c <My_arm_cfft_f32+0x48>
 8000ef2:	d949      	bls.n	8000f88 <My_arm_cfft_f32+0xb4>
 8000ef4:	2d80      	cmp	r5, #128	; 0x80
 8000ef6:	d103      	bne.n	8000f00 <My_arm_cfft_f32+0x2c>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000ef8:	4621      	mov	r1, r4
 8000efa:	4630      	mov	r0, r6
 8000efc:	f00f f8bc 	bl	8010078 <arm_cfft_radix8by2_f32>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 8000f00:	f1b8 0f00 	cmp.w	r8, #0
 8000f04:	d113      	bne.n	8000f2e <My_arm_cfft_f32+0x5a>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);

  if (ifftFlag == 1U)
 8000f06:	2f01      	cmp	r7, #1
 8000f08:	d018      	beq.n	8000f3c <My_arm_cfft_f32+0x68>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8000f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000f0e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000f12:	d03d      	beq.n	8000f90 <My_arm_cfft_f32+0xbc>
 8000f14:	d931      	bls.n	8000f7a <My_arm_cfft_f32+0xa6>
 8000f16:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8000f1a:	d1f1      	bne.n	8000f00 <My_arm_cfft_f32+0x2c>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	6872      	ldr	r2, [r6, #4]
 8000f20:	4629      	mov	r1, r5
 8000f22:	4620      	mov	r0, r4
 8000f24:	f00e fde6 	bl	800faf4 <arm_radix8_butterfly_f32>
  if ( bitReverseFlag )
 8000f28:	f1b8 0f00 	cmp.w	r8, #0
 8000f2c:	d0eb      	beq.n	8000f06 <My_arm_cfft_f32+0x32>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8000f2e:	68b2      	ldr	r2, [r6, #8]
 8000f30:	4620      	mov	r0, r4
 8000f32:	89b1      	ldrh	r1, [r6, #12]
 8000f34:	f00f fc3e 	bl	80107b4 <arm_bitreversal_32>
  if (ifftFlag == 1U)
 8000f38:	2f01      	cmp	r7, #1
 8000f3a:	d1e6      	bne.n	8000f0a <My_arm_cfft_f32+0x36>
    invL = 1.0f / (float32_t)L;
 8000f3c:	ee07 5a90 	vmov	s15, r5
 8000f40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f48:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (l= 0; l < L; l++)
 8000f4c:	2d00      	cmp	r5, #0
 8000f4e:	d0dc      	beq.n	8000f0a <My_arm_cfft_f32+0x36>
 8000f50:	f104 0108 	add.w	r1, r4, #8
 8000f54:	2300      	movs	r3, #0
      *pSrc++ *=   invL ;
 8000f56:	ed11 7a02 	vldr	s14, [r1, #-8]
    for (l= 0; l < L; l++)
 8000f5a:	3301      	adds	r3, #1
      *pSrc    = -(*pSrc) * invL;
 8000f5c:	ed51 7a01 	vldr	s15, [r1, #-4]
    for (l= 0; l < L; l++)
 8000f60:	3108      	adds	r1, #8
 8000f62:	429d      	cmp	r5, r3
      *pSrc++ *=   invL ;
 8000f64:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pSrc    = -(*pSrc) * invL;
 8000f68:	ee67 7ae6 	vnmul.f32	s15, s15, s13
      *pSrc++ *=   invL ;
 8000f6c:	ed01 7a04 	vstr	s14, [r1, #-16]
      *pSrc    = -(*pSrc) * invL;
 8000f70:	ed41 7a03 	vstr	s15, [r1, #-12]
    for (l= 0; l < L; l++)
 8000f74:	d1ef      	bne.n	8000f56 <My_arm_cfft_f32+0x82>
}
 8000f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000f7a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000f7e:	d0cd      	beq.n	8000f1c <My_arm_cfft_f32+0x48>
 8000f80:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000f84:	d0b8      	beq.n	8000ef8 <My_arm_cfft_f32+0x24>
 8000f86:	e7bb      	b.n	8000f00 <My_arm_cfft_f32+0x2c>
 8000f88:	2d10      	cmp	r5, #16
 8000f8a:	d0b5      	beq.n	8000ef8 <My_arm_cfft_f32+0x24>
 8000f8c:	2d20      	cmp	r5, #32
 8000f8e:	d1b7      	bne.n	8000f00 <My_arm_cfft_f32+0x2c>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000f90:	4621      	mov	r1, r4
 8000f92:	4630      	mov	r0, r6
 8000f94:	f00f f93c 	bl	8010210 <arm_cfft_radix8by4_f32>
    break;
 8000f98:	e7b2      	b.n	8000f00 <My_arm_cfft_f32+0x2c>
    for (l = 0; l < L; l++)
 8000f9a:	b175      	cbz	r5, 8000fba <My_arm_cfft_f32+0xe6>
 8000f9c:	310c      	adds	r1, #12
 8000f9e:	f04f 0c00 	mov.w	ip, #0
      *pSrc = -*pSrc;
 8000fa2:	ed51 7a02 	vldr	s15, [r1, #-8]
    for (l = 0; l < L; l++)
 8000fa6:	f10c 0c01 	add.w	ip, ip, #1
 8000faa:	3108      	adds	r1, #8
      *pSrc = -*pSrc;
 8000fac:	eef1 7a67 	vneg.f32	s15, s15
    for (l = 0; l < L; l++)
 8000fb0:	4565      	cmp	r5, ip
      *pSrc = -*pSrc;
 8000fb2:	ed41 7a04 	vstr	s15, [r1, #-16]
    for (l = 0; l < L; l++)
 8000fb6:	d1f4      	bne.n	8000fa2 <My_arm_cfft_f32+0xce>
 8000fb8:	e795      	b.n	8000ee6 <My_arm_cfft_f32+0x12>
  if ( bitReverseFlag )
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d0a5      	beq.n	8000f0a <My_arm_cfft_f32+0x36>
 8000fbe:	e7b6      	b.n	8000f2e <My_arm_cfft_f32+0x5a>

08000fc0 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <Load_Presets+0x40>)
{
 8000fc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fc6:	4c0f      	ldr	r4, [pc, #60]	; (8001004 <Load_Presets+0x44>)
 8000fc8:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8000fcc:	4f0e      	ldr	r7, [pc, #56]	; (8001008 <Load_Presets+0x48>)
 8000fce:	4e0f      	ldr	r6, [pc, #60]	; (800100c <Load_Presets+0x4c>)
 8000fd0:	4d0f      	ldr	r5, [pc, #60]	; (8001010 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8000fd2:	4621      	mov	r1, r4
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f010 fbc9 	bl	801176c <strcpy>
 8000fda:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8000fdc:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8000fe0:	3410      	adds	r4, #16
 8000fe2:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8000fe4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8000fe8:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8000fec:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8000ff0:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8000ff2:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8000ff6:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8000ffa:	d1ea      	bne.n	8000fd2 <Load_Presets+0x12>
	}
}
 8000ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001000:	2400b848 	.word	0x2400b848
 8001004:	24000120 	.word	0x24000120
 8001008:	0801b030 	.word	0x0801b030
 800100c:	0801b067 	.word	0x0801b067
 8001010:	0801b01f 	.word	0x0801b01f

08001014 <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 8001014:	4b22      	ldr	r3, [pc, #136]	; (80010a0 <SetBW+0x8c>)
	CurrentBW = newbw;
 8001016:	4a23      	ldr	r2, [pc, #140]	; (80010a4 <SetBW+0x90>)
{
 8001018:	b410      	push	{r4}
	switch(CurrentMode)
 800101a:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 800101c:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 800101e:	2b03      	cmp	r3, #3
 8001020:	d83a      	bhi.n	8001098 <SetBW+0x84>
 8001022:	e8df f003 	tbb	[pc, r3]
 8001026:	232b      	.short	0x232b
 8001028:	0210      	.short	0x0210

		break;

	case CW  :

		bw[CW] = newbw;
 800102a:	4c1f      	ldr	r4, [pc, #124]	; (80010a8 <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 800102c:	2100      	movs	r1, #0
 800102e:	4a1f      	ldr	r2, [pc, #124]	; (80010ac <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001030:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 8001034:	70e0      	strb	r0, [r4, #3]
		CWindex = 0; // TODO toglimi
 8001036:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001038:	481d      	ldr	r0, [pc, #116]	; (80010b0 <SetBW+0x9c>)
 800103a:	4a1e      	ldr	r2, [pc, #120]	; (80010b4 <SetBW+0xa0>)
 800103c:	491e      	ldr	r1, [pc, #120]	; (80010b8 <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 800103e:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8001042:	f001 b901 	b.w	8002248 <SDR_2R_toC_f32>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001046:	1e02      	subs	r2, r0, #0
		bw[USB] = newbw;
 8001048:	4917      	ldr	r1, [pc, #92]	; (80010a8 <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 800104a:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <SetBW+0xa8>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 800104c:	bf18      	it	ne
 800104e:	2201      	movne	r2, #1
		USBindex = 0; // TODO toglimi
 8001050:	4c1b      	ldr	r4, [pc, #108]	; (80010c0 <SetBW+0xac>)
		bw[USB] = newbw;
 8001052:	7088      	strb	r0, [r1, #2]
		USBindex = 0; // TODO toglimi
 8001054:	2000      	movs	r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001056:	801a      	strh	r2, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001058:	491a      	ldr	r1, [pc, #104]	; (80010c4 <SetBW+0xb0>)
 800105a:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 800105e:	8020      	strh	r0, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001060:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <SetBW+0xa0>)
 8001062:	4819      	ldr	r0, [pc, #100]	; (80010c8 <SetBW+0xb4>)
}	
 8001064:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001068:	f001 b8ee 	b.w	8002248 <SDR_2R_toC_f32>
		bw[LSB] = newbw;
 800106c:	490e      	ldr	r1, [pc, #56]	; (80010a8 <SetBW+0x94>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 800106e:	1e02      	subs	r2, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001070:	4b12      	ldr	r3, [pc, #72]	; (80010bc <SetBW+0xa8>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001072:	bf18      	it	ne
 8001074:	2201      	movne	r2, #1
		LSBindex = 0; // TODO toglimi
 8001076:	4c15      	ldr	r4, [pc, #84]	; (80010cc <SetBW+0xb8>)
		bw[LSB] = newbw;
 8001078:	7048      	strb	r0, [r1, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 800107a:	e7eb      	b.n	8001054 <SetBW+0x40>
		bw[AM] = newbw;
 800107c:	4c0a      	ldr	r4, [pc, #40]	; (80010a8 <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 800107e:	2100      	movs	r1, #0
 8001080:	4a0e      	ldr	r2, [pc, #56]	; (80010bc <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001082:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 8001086:	7020      	strb	r0, [r4, #0]
		AMindex = 0; // TODO toglimi
 8001088:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 800108a:	4811      	ldr	r0, [pc, #68]	; (80010d0 <SetBW+0xbc>)
 800108c:	4a09      	ldr	r2, [pc, #36]	; (80010b4 <SetBW+0xa0>)
 800108e:	4911      	ldr	r1, [pc, #68]	; (80010d4 <SetBW+0xc0>)
}	
 8001090:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001094:	f001 b8d8 	b.w	8002248 <SDR_2R_toC_f32>
}	
 8001098:	f85d 4b04 	ldr.w	r4, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	24002018 	.word	0x24002018
 80010a4:	24002017 	.word	0x24002017
 80010a8:	24008c30 	.word	0x24008c30
 80010ac:	24002014 	.word	0x24002014
 80010b0:	08018020 	.word	0x08018020
 80010b4:	20004000 	.word	0x20004000
 80010b8:	08017020 	.word	0x08017020
 80010bc:	240017e0 	.word	0x240017e0
 80010c0:	240072f4 	.word	0x240072f4
 80010c4:	08019020 	.word	0x08019020
 80010c8:	0801a020 	.word	0x0801a020
 80010cc:	2400725c 	.word	0x2400725c
 80010d0:	08016020 	.word	0x08016020
 80010d4:	08015020 	.word	0x08015020

080010d8 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 80010d8:	4b25      	ldr	r3, [pc, #148]	; (8001170 <SetAGC+0x98>)
	CurrentAGC =newAGC;
 80010da:	4a26      	ldr	r2, [pc, #152]	; (8001174 <SetAGC+0x9c>)
{
 80010dc:	b410      	push	{r4}
	switch(CurrentMode)
 80010de:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 80010e0:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	d811      	bhi.n	800110a <SetAGC+0x32>
 80010e6:	e8df f003 	tbb	[pc, r3]
 80010ea:	2333      	.short	0x2333
 80010ec:	0213      	.short	0x0213
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 80010ee:	4b22      	ldr	r3, [pc, #136]	; (8001178 <SetAGC+0xa0>)
	case CW :       agc[CW] = newAGC;
 80010f0:	4922      	ldr	r1, [pc, #136]	; (800117c <SetAGC+0xa4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80010f2:	4c23      	ldr	r4, [pc, #140]	; (8001180 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 80010f4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80010f8:	4a22      	ldr	r2, [pc, #136]	; (8001184 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80010fa:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 80010fe:	681b      	ldr	r3, [r3, #0]
	case CW :       agc[CW] = newAGC;
 8001100:	70c8      	strb	r0, [r1, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001102:	4921      	ldr	r1, [pc, #132]	; (8001188 <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001104:	60d3      	str	r3, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001106:	f8a1 c006 	strh.w	ip, [r1, #6]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 800110a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800110e:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8001110:	4b19      	ldr	r3, [pc, #100]	; (8001178 <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001112:	491a      	ldr	r1, [pc, #104]	; (800117c <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001114:	4c1a      	ldr	r4, [pc, #104]	; (8001180 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8001116:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case USB :      agc[USB] = newAGC;
 800111a:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 800111c:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001120:	4a18      	ldr	r2, [pc, #96]	; (8001184 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001122:	4919      	ldr	r1, [pc, #100]	; (8001188 <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001124:	681b      	ldr	r3, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001126:	808c      	strh	r4, [r1, #4]
	Decay[USB]  = AGC_decay[newAGC];
 8001128:	6093      	str	r3, [r2, #8]
}	
 800112a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800112e:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001130:	4b11      	ldr	r3, [pc, #68]	; (8001178 <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001132:	4912      	ldr	r1, [pc, #72]	; (800117c <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001134:	4c12      	ldr	r4, [pc, #72]	; (8001180 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001136:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 800113a:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 800113c:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001140:	4a10      	ldr	r2, [pc, #64]	; (8001184 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001142:	4911      	ldr	r1, [pc, #68]	; (8001188 <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001144:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001146:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8001148:	6053      	str	r3, [r2, #4]
}	
 800114a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800114e:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001150:	4b09      	ldr	r3, [pc, #36]	; (8001178 <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001152:	490a      	ldr	r1, [pc, #40]	; (800117c <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001154:	4c0a      	ldr	r4, [pc, #40]	; (8001180 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8001156:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 800115a:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 800115c:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001160:	4a08      	ldr	r2, [pc, #32]	; (8001184 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001162:	4909      	ldr	r1, [pc, #36]	; (8001188 <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001164:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001166:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8001168:	6013      	str	r3, [r2, #0]
}	
 800116a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	24002018 	.word	0x24002018
 8001174:	24002016 	.word	0x24002016
 8001178:	240017d8 	.word	0x240017d8
 800117c:	24008c20 	.word	0x24008c20
 8001180:	24006248 	.word	0x24006248
 8001184:	24002020 	.word	0x24002020
 8001188:	2400624c 	.word	0x2400624c

0800118c <Tune_Preset>:
{
 800118c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8001190:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001194:	4e47      	ldr	r6, [pc, #284]	; (80012b4 <Tune_Preset+0x128>)
 8001196:	4a48      	ldr	r2, [pc, #288]	; (80012b8 <Tune_Preset+0x12c>)
{
 8001198:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 800119a:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 800119e:	4f47      	ldr	r7, [pc, #284]	; (80012bc <Tune_Preset+0x130>)
	LOfreq = psets[Idx].freq;
 80011a0:	0045      	lsls	r5, r0, #1
 80011a2:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 80011a4:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 80011a6:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 80011a8:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d87b      	bhi.n	80012a6 <Tune_Preset+0x11a>
 80011ae:	e8df f003 	tbb	[pc, r3]
 80011b2:	626e      	.short	0x626e
 80011b4:	0256      	.short	0x0256
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80011b6:	f8df 8140 	ldr.w	r8, [pc, #320]	; 80012f8 <Tune_Preset+0x16c>
 80011ba:	f898 0003 	ldrb.w	r0, [r8, #3]
 80011be:	f7ff ff29 	bl	8001014 <SetBW>
 80011c2:	4b3f      	ldr	r3, [pc, #252]	; (80012c0 <Tune_Preset+0x134>)
 80011c4:	78d8      	ldrb	r0, [r3, #3]
 80011c6:	f7ff ff87 	bl	80010d8 <SetAGC>
	switch(CurrentMode)
 80011ca:	783a      	ldrb	r2, [r7, #0]
	SetBW( psets[Idx].bw);
 80011cc:	4425      	add	r5, r4
	CurrentBW = newbw;
 80011ce:	493d      	ldr	r1, [pc, #244]	; (80012c4 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 80011d0:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 80011d4:	7d6b      	ldrb	r3, [r5, #21]
	CurrentBW = newbw;
 80011d6:	700b      	strb	r3, [r1, #0]
	switch(CurrentMode)
 80011d8:	2a03      	cmp	r2, #3
 80011da:	d80f      	bhi.n	80011fc <Tune_Preset+0x70>
 80011dc:	e8df f002 	tbb	[pc, r2]
 80011e0:	02173629 	.word	0x02173629
		CWindex = 0; // TODO toglimi
 80011e4:	4a38      	ldr	r2, [pc, #224]	; (80012c8 <Tune_Preset+0x13c>)
 80011e6:	2100      	movs	r1, #0
		bw[CW] = newbw;
 80011e8:	f888 3003 	strb.w	r3, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80011ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 80011f0:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80011f2:	4836      	ldr	r0, [pc, #216]	; (80012cc <Tune_Preset+0x140>)
 80011f4:	4a36      	ldr	r2, [pc, #216]	; (80012d0 <Tune_Preset+0x144>)
 80011f6:	4937      	ldr	r1, [pc, #220]	; (80012d4 <Tune_Preset+0x148>)
 80011f8:	f001 f826 	bl	8002248 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 80011fc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001200:	4835      	ldr	r0, [pc, #212]	; (80012d8 <Tune_Preset+0x14c>)
 8001202:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8001206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 800120a:	f010 baaf 	b.w	801176c <strcpy>
		bw[USB] = newbw;
 800120e:	f888 3002 	strb.w	r3, [r8, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001212:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001214:	4a31      	ldr	r2, [pc, #196]	; (80012dc <Tune_Preset+0x150>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001216:	bf18      	it	ne
 8001218:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 800121a:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 800121c:	4a30      	ldr	r2, [pc, #192]	; (80012e0 <Tune_Preset+0x154>)
 800121e:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001224:	482f      	ldr	r0, [pc, #188]	; (80012e4 <Tune_Preset+0x158>)
		USBindex = 0; // TODO toglimi
 8001226:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8001228:	4a29      	ldr	r2, [pc, #164]	; (80012d0 <Tune_Preset+0x144>)
 800122a:	492f      	ldr	r1, [pc, #188]	; (80012e8 <Tune_Preset+0x15c>)
 800122c:	f001 f80c 	bl	8002248 <SDR_2R_toC_f32>
		break;
 8001230:	e7e4      	b.n	80011fc <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8001232:	4a2a      	ldr	r2, [pc, #168]	; (80012dc <Tune_Preset+0x150>)
 8001234:	2100      	movs	r1, #0
		bw[AM] = newbw;
 8001236:	f888 3000 	strb.w	r3, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 800123a:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 800123e:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8001240:	482a      	ldr	r0, [pc, #168]	; (80012ec <Tune_Preset+0x160>)
 8001242:	4a23      	ldr	r2, [pc, #140]	; (80012d0 <Tune_Preset+0x144>)
 8001244:	492a      	ldr	r1, [pc, #168]	; (80012f0 <Tune_Preset+0x164>)
 8001246:	f000 ffff 	bl	8002248 <SDR_2R_toC_f32>
		break;
 800124a:	e7d7      	b.n	80011fc <Tune_Preset+0x70>
		bw[LSB] = newbw;
 800124c:	f888 3001 	strb.w	r3, [r8, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001250:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001252:	4a22      	ldr	r2, [pc, #136]	; (80012dc <Tune_Preset+0x150>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001254:	bf18      	it	ne
 8001256:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001258:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 800125a:	4a26      	ldr	r2, [pc, #152]	; (80012f4 <Tune_Preset+0x168>)
 800125c:	e7df      	b.n	800121e <Tune_Preset+0x92>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 800125e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80012f8 <Tune_Preset+0x16c>
 8001262:	f898 0002 	ldrb.w	r0, [r8, #2]
 8001266:	f7ff fed5 	bl	8001014 <SetBW>
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <Tune_Preset+0x134>)
 800126c:	7898      	ldrb	r0, [r3, #2]
 800126e:	f7ff ff33 	bl	80010d8 <SetAGC>
	switch(CurrentMode)
 8001272:	783a      	ldrb	r2, [r7, #0]
		break;
 8001274:	e7aa      	b.n	80011cc <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001276:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80012f8 <Tune_Preset+0x16c>
 800127a:	f898 0001 	ldrb.w	r0, [r8, #1]
 800127e:	f7ff fec9 	bl	8001014 <SetBW>
 8001282:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <Tune_Preset+0x134>)
 8001284:	7858      	ldrb	r0, [r3, #1]
 8001286:	f7ff ff27 	bl	80010d8 <SetAGC>
	switch(CurrentMode)
 800128a:	783a      	ldrb	r2, [r7, #0]
		break;
 800128c:	e79e      	b.n	80011cc <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800128e:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80012f8 <Tune_Preset+0x16c>
 8001292:	f898 0000 	ldrb.w	r0, [r8]
 8001296:	f7ff febd 	bl	8001014 <SetBW>
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <Tune_Preset+0x134>)
 800129c:	7818      	ldrb	r0, [r3, #0]
 800129e:	f7ff ff1b 	bl	80010d8 <SetAGC>
	switch(CurrentMode)
 80012a2:	783a      	ldrb	r2, [r7, #0]
		break;

	default :
		break;
	}
}	
 80012a4:	e792      	b.n	80011cc <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 80012a6:	2318      	movs	r3, #24
	CurrentBW = newbw;
 80012a8:	4a06      	ldr	r2, [pc, #24]	; (80012c4 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 80012aa:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 80012ae:	7d5b      	ldrb	r3, [r3, #21]
 80012b0:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 80012b2:	e7a3      	b.n	80011fc <Tune_Preset+0x70>
 80012b4:	2400b848 	.word	0x2400b848
 80012b8:	24007258 	.word	0x24007258
 80012bc:	24002018 	.word	0x24002018
 80012c0:	24008c20 	.word	0x24008c20
 80012c4:	24002017 	.word	0x24002017
 80012c8:	24002014 	.word	0x24002014
 80012cc:	08018020 	.word	0x08018020
 80012d0:	20004000 	.word	0x20004000
 80012d4:	08017020 	.word	0x08017020
 80012d8:	2400b820 	.word	0x2400b820
 80012dc:	240017e0 	.word	0x240017e0
 80012e0:	240072f4 	.word	0x240072f4
 80012e4:	0801a020 	.word	0x0801a020
 80012e8:	08019020 	.word	0x08019020
 80012ec:	08016020 	.word	0x08016020
 80012f0:	08015020 	.word	0x08015020
 80012f4:	2400725c 	.word	0x2400725c
 80012f8:	24008c30 	.word	0x24008c30

080012fc <SetMode>:
{
 80012fc:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 80012fe:	4b18      	ldr	r3, [pc, #96]	; (8001360 <SetMode+0x64>)
 8001300:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001302:	2803      	cmp	r0, #3
 8001304:	d82b      	bhi.n	800135e <SetMode+0x62>
 8001306:	e8df f000 	tbb	[pc, r0]
 800130a:	1620      	.short	0x1620
 800130c:	020c      	.short	0x020c
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <SetMode+0x68>)
 8001310:	78d8      	ldrb	r0, [r3, #3]
 8001312:	f7ff fe7f 	bl	8001014 <SetBW>
 8001316:	4b14      	ldr	r3, [pc, #80]	; (8001368 <SetMode+0x6c>)
 8001318:	78d8      	ldrb	r0, [r3, #3]
}	
 800131a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 800131e:	f7ff bedb 	b.w	80010d8 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <SetMode+0x68>)
 8001324:	7898      	ldrb	r0, [r3, #2]
 8001326:	f7ff fe75 	bl	8001014 <SetBW>
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <SetMode+0x6c>)
 800132c:	7898      	ldrb	r0, [r3, #2]
}	
 800132e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001332:	f7ff bed1 	b.w	80010d8 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <SetMode+0x68>)
 8001338:	7858      	ldrb	r0, [r3, #1]
 800133a:	f7ff fe6b 	bl	8001014 <SetBW>
 800133e:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <SetMode+0x6c>)
 8001340:	7858      	ldrb	r0, [r3, #1]
}	
 8001342:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001346:	f7ff bec7 	b.w	80010d8 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800134a:	4b06      	ldr	r3, [pc, #24]	; (8001364 <SetMode+0x68>)
 800134c:	7818      	ldrb	r0, [r3, #0]
 800134e:	f7ff fe61 	bl	8001014 <SetBW>
 8001352:	4b05      	ldr	r3, [pc, #20]	; (8001368 <SetMode+0x6c>)
 8001354:	7818      	ldrb	r0, [r3, #0]
}	
 8001356:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 800135a:	f7ff bebd 	b.w	80010d8 <SetAGC>
}	
 800135e:	bd08      	pop	{r3, pc}
 8001360:	24002018 	.word	0x24002018
 8001364:	24008c30 	.word	0x24008c30
 8001368:	24008c20 	.word	0x24008c20
 800136c:	00000000 	.word	0x00000000

08001370 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8001370:	2809      	cmp	r0, #9
{
 8001372:	b508      	push	{r3, lr}
	if (idx == 9)
 8001374:	d012      	beq.n	800139c <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8001376:	f1c0 0005 	rsb	r0, r0, #5
 800137a:	ee07 0a90 	vmov	s15, r0
 800137e:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 80013a8 <SetFstep+0x38>
 8001382:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001386:	ee27 0b00 	vmul.f64	d0, d7, d0
 800138a:	f012 fcbd 	bl	8013d08 <exp>
 800138e:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <SetFstep+0x40>)
 8001390:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8001394:	ee17 3a90 	vmov	r3, s15
 8001398:	6013      	str	r3, [r2, #0]
}	
 800139a:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 800139c:	f242 3328 	movw	r3, #9000	; 0x2328
 80013a0:	4a03      	ldr	r2, [pc, #12]	; (80013b0 <SetFstep+0x40>)
 80013a2:	6013      	str	r3, [r2, #0]
}	
 80013a4:	bd08      	pop	{r3, pc}
 80013a6:	bf00      	nop
 80013a8:	bbb55516 	.word	0xbbb55516
 80013ac:	40026bb1 	.word	0x40026bb1
 80013b0:	24006240 	.word	0x24006240

080013b4 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80013b4:	4b2c      	ldr	r3, [pc, #176]	; (8001468 <FplusClicked+0xb4>)
 80013b6:	ee07 0a90 	vmov	s15, r0
 80013ba:	4a2c      	ldr	r2, [pc, #176]	; (800146c <FplusClicked+0xb8>)
 80013bc:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80013c0:	ed93 6a00 	vldr	s12, [r3]
 80013c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013c8:	ed92 7a00 	vldr	s14, [r2]
 80013cc:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013d0:	4b27      	ldr	r3, [pc, #156]	; (8001470 <FplusClicked+0xbc>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80013d2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 80013d6:	4927      	ldr	r1, [pc, #156]	; (8001474 <FplusClicked+0xc0>)
	LOfreq  = min(LOfreq, 50000000.f);
 80013d8:	eddf 5a27 	vldr	s11, [pc, #156]	; 8001478 <FplusClicked+0xc4>
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80013dc:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 80013e0:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80013e2:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	4c24      	ldr	r4, [pc, #144]	; (800147c <FplusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 80013ea:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80013ec:	eea6 7b04 	vfma.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80013f0:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 80013f2:	7560      	strb	r0, [r4, #21]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 80013f4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 80013f8:	fe87 7a65 	vminnm.f32	s14, s14, s11
 80013fc:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001400:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8001404:	2b03      	cmp	r3, #3
 8001406:	d80b      	bhi.n	8001420 <FplusClicked+0x6c>
 8001408:	e8df f003 	tbb	[pc, r3]
 800140c:	02121b24 	.word	0x02121b24
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001410:	78c8      	ldrb	r0, [r1, #3]
 8001412:	f7ff fdff 	bl	8001014 <SetBW>
 8001416:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <FplusClicked+0xcc>)
 8001418:	78d8      	ldrb	r0, [r3, #3]
 800141a:	f7ff fe5d 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 800141e:	7d60      	ldrb	r0, [r4, #21]
 8001420:	f7ff fdf8 	bl	8001014 <SetBW>
	strcpy(msg, psets[Idx].name);
 8001424:	4915      	ldr	r1, [pc, #84]	; (800147c <FplusClicked+0xc8>)
 8001426:	4817      	ldr	r0, [pc, #92]	; (8001484 <FplusClicked+0xd0>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8001428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800142c:	f010 b99e 	b.w	801176c <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001430:	7888      	ldrb	r0, [r1, #2]
 8001432:	f7ff fdef 	bl	8001014 <SetBW>
 8001436:	4b12      	ldr	r3, [pc, #72]	; (8001480 <FplusClicked+0xcc>)
 8001438:	7898      	ldrb	r0, [r3, #2]
 800143a:	f7ff fe4d 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 800143e:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001440:	e7ee      	b.n	8001420 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001442:	7848      	ldrb	r0, [r1, #1]
 8001444:	f7ff fde6 	bl	8001014 <SetBW>
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <FplusClicked+0xcc>)
 800144a:	7858      	ldrb	r0, [r3, #1]
 800144c:	f7ff fe44 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 8001450:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001452:	e7e5      	b.n	8001420 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001454:	7808      	ldrb	r0, [r1, #0]
 8001456:	f7ff fddd 	bl	8001014 <SetBW>
 800145a:	4b09      	ldr	r3, [pc, #36]	; (8001480 <FplusClicked+0xcc>)
 800145c:	7818      	ldrb	r0, [r3, #0]
 800145e:	f7ff fe3b 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 8001462:	7d60      	ldrb	r0, [r4, #21]
}	
 8001464:	e7dc      	b.n	8001420 <FplusClicked+0x6c>
 8001466:	bf00      	nop
 8001468:	24006240 	.word	0x24006240
 800146c:	24007258 	.word	0x24007258
 8001470:	24002018 	.word	0x24002018
 8001474:	24008c30 	.word	0x24008c30
 8001478:	4c3ebc20 	.word	0x4c3ebc20
 800147c:	2400b848 	.word	0x2400b848
 8001480:	24008c20 	.word	0x24008c20
 8001484:	2400b820 	.word	0x2400b820

08001488 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001488:	4b2c      	ldr	r3, [pc, #176]	; (800153c <FminusClicked+0xb4>)
 800148a:	ee07 0a90 	vmov	s15, r0
 800148e:	4a2c      	ldr	r2, [pc, #176]	; (8001540 <FminusClicked+0xb8>)
 8001490:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001494:	ed93 6a00 	vldr	s12, [r3]
 8001498:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800149c:	ed92 7a00 	vldr	s14, [r2]
 80014a0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80014a4:	4b27      	ldr	r3, [pc, #156]	; (8001544 <FminusClicked+0xbc>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80014a6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 80014aa:	4927      	ldr	r1, [pc, #156]	; (8001548 <FminusClicked+0xc0>)
	LOfreq  = max(LOfreq, 8000.f);
 80014ac:	eddf 5a27 	vldr	s11, [pc, #156]	; 800154c <FminusClicked+0xc4>
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80014b0:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 80014b4:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80014b6:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4c24      	ldr	r4, [pc, #144]	; (8001550 <FminusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 80014be:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80014c0:	eea6 7b44 	vfms.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80014c4:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 80014c6:	7560      	strb	r0, [r4, #21]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80014c8:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 80014cc:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 80014d0:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80014d4:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d80b      	bhi.n	80014f4 <FminusClicked+0x6c>
 80014dc:	e8df f003 	tbb	[pc, r3]
 80014e0:	02121b24 	.word	0x02121b24
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80014e4:	78c8      	ldrb	r0, [r1, #3]
 80014e6:	f7ff fd95 	bl	8001014 <SetBW>
 80014ea:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <FminusClicked+0xcc>)
 80014ec:	78d8      	ldrb	r0, [r3, #3]
 80014ee:	f7ff fdf3 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 80014f2:	7d60      	ldrb	r0, [r4, #21]
 80014f4:	f7ff fd8e 	bl	8001014 <SetBW>
	strcpy(msg, psets[Idx].name);
 80014f8:	4915      	ldr	r1, [pc, #84]	; (8001550 <FminusClicked+0xc8>)
 80014fa:	4817      	ldr	r0, [pc, #92]	; (8001558 <FminusClicked+0xd0>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 80014fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001500:	f010 b934 	b.w	801176c <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001504:	7888      	ldrb	r0, [r1, #2]
 8001506:	f7ff fd85 	bl	8001014 <SetBW>
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <FminusClicked+0xcc>)
 800150c:	7898      	ldrb	r0, [r3, #2]
 800150e:	f7ff fde3 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 8001512:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001514:	e7ee      	b.n	80014f4 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001516:	7848      	ldrb	r0, [r1, #1]
 8001518:	f7ff fd7c 	bl	8001014 <SetBW>
 800151c:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <FminusClicked+0xcc>)
 800151e:	7858      	ldrb	r0, [r3, #1]
 8001520:	f7ff fdda 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 8001524:	7d60      	ldrb	r0, [r4, #21]
		break;
 8001526:	e7e5      	b.n	80014f4 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001528:	7808      	ldrb	r0, [r1, #0]
 800152a:	f7ff fd73 	bl	8001014 <SetBW>
 800152e:	4b09      	ldr	r3, [pc, #36]	; (8001554 <FminusClicked+0xcc>)
 8001530:	7818      	ldrb	r0, [r3, #0]
 8001532:	f7ff fdd1 	bl	80010d8 <SetAGC>
	SetBW( psets[Idx].bw);
 8001536:	7d60      	ldrb	r0, [r4, #21]
}	
 8001538:	e7dc      	b.n	80014f4 <FminusClicked+0x6c>
 800153a:	bf00      	nop
 800153c:	24006240 	.word	0x24006240
 8001540:	24007258 	.word	0x24007258
 8001544:	24002018 	.word	0x24002018
 8001548:	24008c30 	.word	0x24008c30
 800154c:	45fa0000 	.word	0x45fa0000
 8001550:	2400b848 	.word	0x2400b848
 8001554:	24008c20 	.word	0x24008c20
 8001558:	2400b820 	.word	0x2400b820

0800155c <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop

08001560 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8001560:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001564:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001568:	498b      	ldr	r1, [pc, #556]	; (8001798 <HAL_GPIO_EXTI_Callback+0x238>)
 800156a:	488c      	ldr	r0, [pc, #560]	; (800179c <HAL_GPIO_EXTI_Callback+0x23c>)
	 */

	// TODO: check why with the original code above LSB and USB are swapped

	//if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800156c:	4c8c      	ldr	r4, [pc, #560]	; (80017a0 <HAL_GPIO_EXTI_Callback+0x240>)
{
 800156e:	ed2d 8b08 	vpush	{d8-d11}
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8001572:	f000 ff7d 	bl	8002470 <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8001576:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800157a:	498a      	ldr	r1, [pc, #552]	; (80017a4 <HAL_GPIO_EXTI_Callback+0x244>)
 800157c:	488a      	ldr	r0, [pc, #552]	; (80017a8 <HAL_GPIO_EXTI_Callback+0x248>)
 800157e:	f000 ff77 	bl	8002470 <SDR_memcpy_f32>
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8001582:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001586:	4a89      	ldr	r2, [pc, #548]	; (80017ac <HAL_GPIO_EXTI_Callback+0x24c>)
 8001588:	4984      	ldr	r1, [pc, #528]	; (800179c <HAL_GPIO_EXTI_Callback+0x23c>)
 800158a:	4889      	ldr	r0, [pc, #548]	; (80017b0 <HAL_GPIO_EXTI_Callback+0x250>)
 800158c:	f00f f95a 	bl	8010844 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8001590:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001594:	4a87      	ldr	r2, [pc, #540]	; (80017b4 <HAL_GPIO_EXTI_Callback+0x254>)
 8001596:	4984      	ldr	r1, [pc, #528]	; (80017a8 <HAL_GPIO_EXTI_Callback+0x248>)
 8001598:	4887      	ldr	r0, [pc, #540]	; (80017b8 <HAL_GPIO_EXTI_Callback+0x258>)
 800159a:	f00f f953 	bl	8010844 <arm_fir_decimate_f32>
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 800159e:	4987      	ldr	r1, [pc, #540]	; (80017bc <HAL_GPIO_EXTI_Callback+0x25c>)
 80015a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015a4:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 80015a8:	f000 ff62 	bl	8002470 <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 80015ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015b0:	4a82      	ldr	r2, [pc, #520]	; (80017bc <HAL_GPIO_EXTI_Callback+0x25c>)
 80015b2:	4980      	ldr	r1, [pc, #512]	; (80017b4 <HAL_GPIO_EXTI_Callback+0x254>)
 80015b4:	487d      	ldr	r0, [pc, #500]	; (80017ac <HAL_GPIO_EXTI_Callback+0x24c>)
 80015b6:	f000 fe47 	bl	8002248 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 80015ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015be:	4980      	ldr	r1, [pc, #512]	; (80017c0 <HAL_GPIO_EXTI_Callback+0x260>)
 80015c0:	4880      	ldr	r0, [pc, #512]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x264>)
 80015c2:	f000 ff55 	bl	8002470 <SDR_memcpy_f32>
	My_arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 80015c6:	2301      	movs	r3, #1
 80015c8:	2200      	movs	r2, #0
 80015ca:	497e      	ldr	r1, [pc, #504]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x264>)
 80015cc:	487e      	ldr	r0, [pc, #504]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x268>)
 80015ce:	f7ff fc81 	bl	8000ed4 <My_arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80015d2:	7823      	ldrb	r3, [r4, #0]
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	f000 80c6 	beq.w	8001766 <HAL_GPIO_EXTI_Callback+0x206>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 80015da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015de:	4a7b      	ldr	r2, [pc, #492]	; (80017cc <HAL_GPIO_EXTI_Callback+0x26c>)
 80015e0:	497b      	ldr	r1, [pc, #492]	; (80017d0 <HAL_GPIO_EXTI_Callback+0x270>)
 80015e2:	4878      	ldr	r0, [pc, #480]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x264>)
 80015e4:	f00f fae6 	bl	8010bb4 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 80015e8:	2301      	movs	r3, #1
 80015ea:	4978      	ldr	r1, [pc, #480]	; (80017cc <HAL_GPIO_EXTI_Callback+0x26c>)
 80015ec:	461a      	mov	r2, r3
 80015ee:	4876      	ldr	r0, [pc, #472]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x268>)
 80015f0:	f00f f86a 	bl	80106c8 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 80015f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015f8:	4976      	ldr	r1, [pc, #472]	; (80017d4 <HAL_GPIO_EXTI_Callback+0x274>)
 80015fa:	4877      	ldr	r0, [pc, #476]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x278>)
 80015fc:	f000 ff38 	bl	8002470 <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8001600:	7823      	ldrb	r3, [r4, #0]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d833      	bhi.n	800166e <HAL_GPIO_EXTI_Callback+0x10e>
 8001606:	2b00      	cmp	r3, #0
 8001608:	f040 80a8 	bne.w	800175c <HAL_GPIO_EXTI_Callback+0x1fc>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 800160c:	4973      	ldr	r1, [pc, #460]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 800160e:	4872      	ldr	r0, [pc, #456]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x278>)
 8001610:	f001 f87e 	bl	8002710 <SDR_demodAM_AGC>
	}


#ifdef DCF77_DECODER

	if (WSPRBeaconMode == 1)
 8001614:	4b72      	ldr	r3, [pc, #456]	; (80017e0 <HAL_GPIO_EXTI_Callback+0x280>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d042      	beq.n	80016a2 <HAL_GPIO_EXTI_Callback+0x142>
#endif

#ifdef CW_TX_SIDETONE
	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 800161c:	4b71      	ldr	r3, [pc, #452]	; (80017e4 <HAL_GPIO_EXTI_Callback+0x284>)
 800161e:	7819      	ldrb	r1, [r3, #0]
 8001620:	2900      	cmp	r1, #0
 8001622:	d034      	beq.n	800168e <HAL_GPIO_EXTI_Callback+0x12e>
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
			else
				fAudio[i] = -volume * SIDETONE_VOLUME;
 8001624:	4b70      	ldr	r3, [pc, #448]	; (80017e8 <HAL_GPIO_EXTI_Callback+0x288>)
 8001626:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80017ec <HAL_GPIO_EXTI_Callback+0x28c>
 800162a:	edd3 7a00 	vldr	s15, [r3]
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 800162e:	2300      	movs	r3, #0
 8001630:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80017f0 <HAL_GPIO_EXTI_Callback+0x290>
				fAudio[i] = -volume * SIDETONE_VOLUME;
 8001634:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001638:	4a68      	ldr	r2, [pc, #416]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 800163a:	ee67 7aa6 	vmul.f32	s15, s15, s13
			if (i % 64 > 31)
 800163e:	0699      	lsls	r1, r3, #26
		for (i=0; i<BSIZE; i++)
 8001640:	f103 0301 	add.w	r3, r3, #1
 8001644:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = volume * SIDETONE_VOLUME; //Volume
 8001648:	bf4c      	ite	mi
 800164a:	ed42 7a01 	vstrmi	s15, [r2, #-4]
				fAudio[i] = -volume * SIDETONE_VOLUME;
 800164e:	ed02 7a01 	vstrpl	s14, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 8001652:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001656:	d1f2      	bne.n	800163e <HAL_GPIO_EXTI_Callback+0xde>
#endif

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8001658:	4b66      	ldr	r3, [pc, #408]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x294>)
 800165a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800165e:	485f      	ldr	r0, [pc, #380]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 8001660:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001662:	ecbd 8b08 	vpop	{d8-d11}
 8001666:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800166a:	f000 be8b 	b.w	8002384 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 800166e:	2b03      	cmp	r3, #3
 8001670:	d1d0      	bne.n	8001614 <HAL_GPIO_EXTI_Callback+0xb4>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001672:	495a      	ldr	r1, [pc, #360]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 8001674:	4858      	ldr	r0, [pc, #352]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x278>)
 8001676:	f001 f8db 	bl	8002830 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 800167a:	4b5f      	ldr	r3, [pc, #380]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x298>)
 800167c:	78db      	ldrb	r3, [r3, #3]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1c8      	bne.n	8001614 <HAL_GPIO_EXTI_Callback+0xb4>
			SDR_CWPeak(fAudio, BSIZE);
 8001682:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001686:	4855      	ldr	r0, [pc, #340]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 8001688:	f000 ffb8 	bl	80025fc <SDR_CWPeak>
 800168c:	e7c2      	b.n	8001614 <HAL_GPIO_EXTI_Callback+0xb4>
		if (TransmissionEnabled)
 800168e:	4b5b      	ldr	r3, [pc, #364]	; (80017fc <HAL_GPIO_EXTI_Callback+0x29c>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0e0      	beq.n	8001658 <HAL_GPIO_EXTI_Callback+0xf8>
				fAudio[i] = 0.;
 8001696:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800169a:	4850      	ldr	r0, [pc, #320]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 800169c:	f00f fb90 	bl	8010dc0 <memset>
 80016a0:	e7da      	b.n	8001658 <HAL_GPIO_EXTI_Callback+0xf8>
		BaseNoiseLevel = 9999.f;
 80016a2:	4c4e      	ldr	r4, [pc, #312]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 80016a4:	4b56      	ldr	r3, [pc, #344]	; (8001800 <HAL_GPIO_EXTI_Callback+0x2a0>)
 80016a6:	4a57      	ldr	r2, [pc, #348]	; (8001804 <HAL_GPIO_EXTI_Callback+0x2a4>)
 80016a8:	f504 6a00 	add.w	sl, r4, #2048	; 0x800
 80016ac:	f8df b16c 	ldr.w	fp, [pc, #364]	; 800181c <HAL_GPIO_EXTI_Callback+0x2bc>
 80016b0:	4f55      	ldr	r7, [pc, #340]	; (8001808 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80016b2:	4e56      	ldr	r6, [pc, #344]	; (800180c <HAL_GPIO_EXTI_Callback+0x2ac>)
 80016b4:	f8df 9168 	ldr.w	r9, [pc, #360]	; 8001820 <HAL_GPIO_EXTI_Callback+0x2c0>
 80016b8:	4d55      	ldr	r5, [pc, #340]	; (8001810 <HAL_GPIO_EXTI_Callback+0x2b0>)
				LED_RED_ON;
 80016ba:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8001824 <HAL_GPIO_EXTI_Callback+0x2c4>
		BaseNoiseLevel = 9999.f;
 80016be:	601a      	str	r2, [r3, #0]
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 80016c0:	ed9f bb2d 	vldr	d11, [pc, #180]	; 8001778 <HAL_GPIO_EXTI_Callback+0x218>
 80016c4:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8001780 <HAL_GPIO_EXTI_Callback+0x220>
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 80016c8:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 8001788 <HAL_GPIO_EXTI_Callback+0x228>
 80016cc:	ed9f 8b30 	vldr	d8, [pc, #192]	; 8001790 <HAL_GPIO_EXTI_Callback+0x230>
 80016d0:	e008      	b.n	80016e4 <HAL_GPIO_EXTI_Callback+0x184>
				DCF77In = 0;
 80016d2:	f8a5 c000 	strh.w	ip, [r5]
				LED_RED_ON;
 80016d6:	f007 fc37 	bl	8008f48 <HAL_GPIO_WritePin>
			DoDCF77(DCF77In);
 80016da:	8828      	ldrh	r0, [r5, #0]
 80016dc:	f7ff fb32 	bl	8000d44 <DoDCF77>
		for (i = 0; i < BSIZE; i++)
 80016e0:	45a2      	cmp	sl, r4
 80016e2:	d09b      	beq.n	800161c <HAL_GPIO_EXTI_Callback+0xbc>
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 80016e4:	ed97 6a00 	vldr	s12, [r7]
				DCF77In = 0;
 80016e8:	f04f 0c00 	mov.w	ip, #0
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 80016ec:	ed96 7a00 	vldr	s14, [r6]
				LED_RED_OFF;
 80016f0:	4640      	mov	r0, r8
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 80016f2:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
			CWLevel = fabs(fAudio[i]);
 80016f6:	ecf4 5a01 	vldmia	r4!, {s11}
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 80016fa:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 80016fe:	ed99 5a00 	vldr	s10, [r9]
			CWLevel = fabs(fAudio[i]);
 8001702:	eef0 5ae5 	vabs.f32	s11, s11
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001706:	4b43      	ldr	r3, [pc, #268]	; (8001814 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8001708:	ee26 6b0b 	vmul.f64	d6, d6, d11
				LED_RED_OFF;
 800170c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001710:	4662      	mov	r2, ip
			CWLevel = fabs(fAudio[i]);
 8001712:	edcb 5a00 	vstr	s11, [fp]
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8001716:	ee27 7b09 	vmul.f64	d7, d7, d9
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800171a:	eeb7 4ae5 	vcvt.f64.f32	d4, s11
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 800171e:	eea4 7b08 	vfma.f64	d7, d4, d8
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001722:	eea4 6b0a 	vfma.f64	d6, d4, d10
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8001726:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			OldMediumLevelAverage = MediumLevelFiltered;
 800172a:	ed86 7a00 	vstr	s14, [r6]
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 800172e:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8001732:	ee77 7a46 	vsub.f32	s15, s14, s12
			CWLevelFiltered = CW_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - CW_LEVEL_AVERAGE_T_CONST) * OldCWLevelAverage;
 8001736:	ed83 6a00 	vstr	s12, [r3]
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 800173a:	4b37      	ldr	r3, [pc, #220]	; (8001818 <HAL_GPIO_EXTI_Callback+0x2b8>)
			OldCWLevelAverage = CWLevelFiltered;
 800173c:	ed87 6a00 	vstr	s12, [r7]
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8001740:	eef4 7ac5 	vcmpe.f32	s15, s10
			MediumLevelFiltered = MEDIUM_LEVEL_AVERAGE_T_CONST * CWLevel + (1 - MEDIUM_LEVEL_AVERAGE_T_CONST) * OldMediumLevelAverage;
 8001744:	ed83 7a00 	vstr	s14, [r3]
			if ( MediumLevelFiltered - CWLevelFiltered  > CWThreshold)
 8001748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174c:	dcc1      	bgt.n	80016d2 <HAL_GPIO_EXTI_Callback+0x172>
				DCF77In += 1; //TODO limit CW increase
 800174e:	882b      	ldrh	r3, [r5, #0]
				LED_RED_ON;
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 4180 	mov.w	r1, #16384	; 0x4000
				DCF77In += 1; //TODO limit CW increase
 8001756:	4413      	add	r3, r2
 8001758:	802b      	strh	r3, [r5, #0]
 800175a:	e7bc      	b.n	80016d6 <HAL_GPIO_EXTI_Callback+0x176>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 800175c:	491f      	ldr	r1, [pc, #124]	; (80017dc <HAL_GPIO_EXTI_Callback+0x27c>)
 800175e:	481e      	ldr	r0, [pc, #120]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x278>)
 8001760:	f001 f866 	bl	8002830 <SDR_demodSSB_CW_AGC>
 8001764:	e756      	b.n	8001614 <HAL_GPIO_EXTI_Callback+0xb4>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8001766:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800176a:	4816      	ldr	r0, [pc, #88]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x264>)
 800176c:	f000 fe9a 	bl	80024a4 <SDR_mirror_LSB>
 8001770:	e733      	b.n	80015da <HAL_GPIO_EXTI_Callback+0x7a>
 8001772:	bf00      	nop
 8001774:	f3af 8000 	nop.w
 8001778:	d916872b 	.word	0xd916872b
 800177c:	3feff7ce 	.word	0x3feff7ce
 8001780:	d2f1a9fc 	.word	0xd2f1a9fc
 8001784:	3f50624d 	.word	0x3f50624d
 8001788:	074a771d 	.word	0x074a771d
 800178c:	3fefffeb 	.word	0x3fefffeb
 8001790:	88e368f1 	.word	0x88e368f1
 8001794:	3ee4f8b5 	.word	0x3ee4f8b5
 8001798:	2000d000 	.word	0x2000d000
 800179c:	20009000 	.word	0x20009000
 80017a0:	24002018 	.word	0x24002018
 80017a4:	2000b000 	.word	0x2000b000
 80017a8:	20007000 	.word	0x20007000
 80017ac:	20006800 	.word	0x20006800
 80017b0:	2400729c 	.word	0x2400729c
 80017b4:	20006000 	.word	0x20006000
 80017b8:	24007290 	.word	0x24007290
 80017bc:	2400a43c 	.word	0x2400a43c
 80017c0:	2400943c 	.word	0x2400943c
 80017c4:	20002000 	.word	0x20002000
 80017c8:	0801b3fc 	.word	0x0801b3fc
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20004000 	.word	0x20004000
 80017d4:	20001000 	.word	0x20001000
 80017d8:	2400b99c 	.word	0x2400b99c
 80017dc:	24008c3c 	.word	0x24008c3c
 80017e0:	240083fc 	.word	0x240083fc
 80017e4:	240072dc 	.word	0x240072dc
 80017e8:	2400c9d0 	.word	0x2400c9d0
 80017ec:	be4ccccd 	.word	0xbe4ccccd
 80017f0:	3e4ccccd 	.word	0x3e4ccccd
 80017f4:	240083f8 	.word	0x240083f8
 80017f8:	24008c30 	.word	0x24008c30
 80017fc:	240072e8 	.word	0x240072e8
 8001800:	24002004 	.word	0x24002004
 8001804:	461c3c00 	.word	0x461c3c00
 8001808:	24007274 	.word	0x24007274
 800180c:	24007278 	.word	0x24007278
 8001810:	2400201a 	.word	0x2400201a
 8001814:	2400200c 	.word	0x2400200c
 8001818:	2400726c 	.word	0x2400726c
 800181c:	24002008 	.word	0x24002008
 8001820:	24002010 	.word	0x24002010
 8001824:	58020400 	.word	0x58020400

08001828 <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8001828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR)
 800182c:	4d8e      	ldr	r5, [pc, #568]	; (8001a68 <ADC_Stream0_Handler+0x240>)
{
 800182e:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR)
 8001832:	782b      	ldrb	r3, [r5, #0]
{
 8001834:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR)
 8001836:	b123      	cbz	r3, 8001842 <ADC_Stream0_Handler+0x1a>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 8001838:	4a8c      	ldr	r2, [pc, #560]	; (8001a6c <ADC_Stream0_Handler+0x244>)
 800183a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800183c:	f023 0310 	bic.w	r3, r3, #16
 8001840:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001842:	4f8b      	ldr	r7, [pc, #556]	; (8001a70 <ADC_Stream0_Handler+0x248>)
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8001844:	4b8b      	ldr	r3, [pc, #556]	; (8001a74 <ADC_Stream0_Handler+0x24c>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001846:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 800184a:	781b      	ldrb	r3, [r3, #0]
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800184c:	2800      	cmp	r0, #0
 800184e:	bf08      	it	eq
 8001850:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 8001852:	2b03      	cmp	r3, #3
 8001854:	f000 8429 	beq.w	80020aa <ADC_Stream0_Handler+0x882>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8001858:	4b87      	ldr	r3, [pc, #540]	; (8001a78 <ADC_Stream0_Handler+0x250>)
 800185a:	ed93 0a00 	vldr	s0, [r3]
 800185e:	f000 fc35 	bl	80020cc <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 8001862:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 8001866:	1eb8      	subs	r0, r7, #2
	sum = 0; k = BSIZE;
 8001868:	ed9f 0a84 	vldr	s0, [pc, #528]	; 8001a7c <ADC_Stream0_Handler+0x254>
	{
		sum += pR[k-1];
 800186c:	8814      	ldrh	r4, [r2, #0]
	while(k)
 800186e:	3a08      	subs	r2, #8
		sum += pR[k-2];
 8001870:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 8001872:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 8001874:	8896      	ldrh	r6, [r2, #4]
		sum += pR[k-2];
 8001876:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 8001878:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 800187a:	ee07 4a90 	vmov	s15, r4
		sum += pR[k-3];
 800187e:	b2b6      	uxth	r6, r6
		sum += pR[k-2];
 8001880:	ee07 3a10 	vmov	s14, r3
		sum += pR[k-4];
 8001884:	b289      	uxth	r1, r1
		sum += pR[k-1];
 8001886:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-3];
 800188a:	ee07 6a90 	vmov	s15, r6
		sum += pR[k-2];
 800188e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		sum += pR[k-4];
 8001892:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 8001896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 800189a:	4290      	cmp	r0, r2
		sum += pR[k-4];
 800189c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80018a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a4:	ee77 7a86 	vadd.f32	s15, s15, s12
 80018a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018ac:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80018b0:	d1dc      	bne.n	800186c <ADC_Stream0_Handler+0x44>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80018b2:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 80018b6:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80018b8:	eddf 7a71 	vldr	s15, [pc, #452]	; 8001a80 <ADC_Stream0_Handler+0x258>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80018bc:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 80018be:	b29b      	uxth	r3, r3
 80018c0:	4c70      	ldr	r4, [pc, #448]	; (8001a84 <ADC_Stream0_Handler+0x25c>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80018c2:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80018c6:	4970      	ldr	r1, [pc, #448]	; (8001a88 <ADC_Stream0_Handler+0x260>)
	TestSampledValue=pR[BSIZE/2];
 80018c8:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80018cc:	4b6f      	ldr	r3, [pc, #444]	; (8001a8c <ADC_Stream0_Handler+0x264>)
 80018ce:	8022      	strh	r2, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 80018d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80018d4:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 80018d8:	4b6d      	ldr	r3, [pc, #436]	; (8001a90 <ADC_Stream0_Handler+0x268>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80018da:	4a6e      	ldr	r2, [pc, #440]	; (8001a94 <ADC_Stream0_Handler+0x26c>)
	TestSampledValue=pR[BSIZE/2];
 80018dc:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80018e0:	f000 fcde 	bl	80022a0 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 80018e4:	782b      	ldrb	r3, [r5, #0]
 80018e6:	b30b      	cbz	r3, 800192c <ADC_Stream0_Handler+0x104>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 80018e8:	4d6b      	ldr	r5, [pc, #428]	; (8001a98 <ADC_Stream0_Handler+0x270>)
 80018ea:	496c      	ldr	r1, [pc, #432]	; (8001a9c <ADC_Stream0_Handler+0x274>)
 80018ec:	f9b5 2000 	ldrsh.w	r2, [r5]
 80018f0:	4b6b      	ldr	r3, [pc, #428]	; (8001aa0 <ADC_Stream0_Handler+0x278>)
 80018f2:	7809      	ldrb	r1, [r1, #0]
 80018f4:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 80018f8:	1c53      	adds	r3, r2, #1
 80018fa:	4282      	cmp	r2, r0
 80018fc:	b21b      	sxth	r3, r3
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 80018fe:	485b      	ldr	r0, [pc, #364]	; (8001a6c <ADC_Stream0_Handler+0x244>)
 8001900:	4a68      	ldr	r2, [pc, #416]	; (8001aa4 <ADC_Stream0_Handler+0x27c>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8001902:	802b      	strh	r3, [r5, #0]
 8001904:	f2c0 8352 	blt.w	8001fac <ADC_Stream0_Handler+0x784>
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8001908:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800190c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
		}
		if (IntCounter == 8)
 800190e:	2b08      	cmp	r3, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8001910:	4a65      	ldr	r2, [pc, #404]	; (8001aa8 <ADC_Stream0_Handler+0x280>)
 8001912:	ea02 0206 	and.w	r2, r2, r6
 8001916:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800191a:	63c2      	str	r2, [r0, #60]	; 0x3c
		if (IntCounter == 8)
 800191c:	d101      	bne.n	8001922 <ADC_Stream0_Handler+0xfa>
		{
			IntCounter = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	802b      	strh	r3, [r5, #0]
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 8001922:	4a52      	ldr	r2, [pc, #328]	; (8001a6c <ADC_Stream0_Handler+0x244>)
 8001924:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001926:	f043 0310 	orr.w	r3, r3, #16
 800192a:	62d3      	str	r3, [r2, #44]	; 0x2c
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 800192c:	4a5f      	ldr	r2, [pc, #380]	; (8001aac <ADC_Stream0_Handler+0x284>)
 800192e:	23ff      	movs	r3, #255	; 0xff
 8001930:	495f      	ldr	r1, [pc, #380]	; (8001ab0 <ADC_Stream0_Handler+0x288>)
 8001932:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8001936:	ed92 2a00 	vldr	s4, [r2]
 800193a:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 800193e:	4a5d      	ldr	r2, [pc, #372]	; (8001ab4 <ADC_Stream0_Handler+0x28c>)
 8001940:	edd1 3a00 	vldr	s7, [r1]
 8001944:	edd2 1a00 	vldr	s3, [r2]
 8001948:	4a5b      	ldr	r2, [pc, #364]	; (8001ab8 <ADC_Stream0_Handler+0x290>)
 800194a:	495c      	ldr	r1, [pc, #368]	; (8001abc <ADC_Stream0_Handler+0x294>)
 800194c:	ed92 7a00 	vldr	s14, [r2]
 8001950:	4a5b      	ldr	r2, [pc, #364]	; (8001ac0 <ADC_Stream0_Handler+0x298>)
 8001952:	ed91 9a00 	vldr	s18, [r1]
 8001956:	eeb0 6a47 	vmov.f32	s12, s14
 800195a:	edd2 2a00 	vldr	s5, [r2]
 800195e:	4959      	ldr	r1, [pc, #356]	; (8001ac4 <ADC_Stream0_Handler+0x29c>)
 8001960:	4a59      	ldr	r2, [pc, #356]	; (8001ac8 <ADC_Stream0_Handler+0x2a0>)
 8001962:	edd1 ea00 	vldr	s29, [r1]
 8001966:	edd2 8a00 	vldr	s17, [r2]
 800196a:	4958      	ldr	r1, [pc, #352]	; (8001acc <ADC_Stream0_Handler+0x2a4>)
 800196c:	4a58      	ldr	r2, [pc, #352]	; (8001ad0 <ADC_Stream0_Handler+0x2a8>)
 800196e:	edd1 6a00 	vldr	s13, [r1]
 8001972:	ed92 5a00 	vldr	s10, [r2]
 8001976:	4957      	ldr	r1, [pc, #348]	; (8001ad4 <ADC_Stream0_Handler+0x2ac>)
 8001978:	4a57      	ldr	r2, [pc, #348]	; (8001ad8 <ADC_Stream0_Handler+0x2b0>)
 800197a:	edd1 ca00 	vldr	s25, [r1]
 800197e:	edd2 fa00 	vldr	s31, [r2]
 8001982:	4956      	ldr	r1, [pc, #344]	; (8001adc <ADC_Stream0_Handler+0x2b4>)
 8001984:	4a56      	ldr	r2, [pc, #344]	; (8001ae0 <ADC_Stream0_Handler+0x2b8>)
 8001986:	ed91 da00 	vldr	s26, [r1]
 800198a:	ed92 8a00 	vldr	s16, [r2]
 800198e:	4955      	ldr	r1, [pc, #340]	; (8001ae4 <ADC_Stream0_Handler+0x2bc>)
 8001990:	4a55      	ldr	r2, [pc, #340]	; (8001ae8 <ADC_Stream0_Handler+0x2c0>)
 8001992:	edcd 6a02 	vstr	s13, [sp, #8]
 8001996:	edd2 5a00 	vldr	s11, [r2]
 800199a:	edd1 6a00 	vldr	s13, [r1]
 800199e:	4a53      	ldr	r2, [pc, #332]	; (8001aec <ADC_Stream0_Handler+0x2c4>)
 80019a0:	4953      	ldr	r1, [pc, #332]	; (8001af0 <ADC_Stream0_Handler+0x2c8>)
 80019a2:	ed92 fa00 	vldr	s30, [r2]
 80019a6:	ed91 ca00 	vldr	s24, [r1]
 80019aa:	4a52      	ldr	r2, [pc, #328]	; (8001af4 <ADC_Stream0_Handler+0x2cc>)
 80019ac:	4952      	ldr	r1, [pc, #328]	; (8001af8 <ADC_Stream0_Handler+0x2d0>)
 80019ae:	edd2 ba00 	vldr	s23, [r2]
 80019b2:	edcd 6a01 	vstr	s13, [sp, #4]
 80019b6:	4a51      	ldr	r2, [pc, #324]	; (8001afc <ADC_Stream0_Handler+0x2d4>)
 80019b8:	edd1 6a00 	vldr	s13, [r1]
 80019bc:	4950      	ldr	r1, [pc, #320]	; (8001b00 <ADC_Stream0_Handler+0x2d8>)
 80019be:	ed92 3a00 	vldr	s6, [r2]
 80019c2:	edcd 6a03 	vstr	s13, [sp, #12]
 80019c6:	4a4f      	ldr	r2, [pc, #316]	; (8001b04 <ADC_Stream0_Handler+0x2dc>)
 80019c8:	edd1 6a00 	vldr	s13, [r1]
 80019cc:	494e      	ldr	r1, [pc, #312]	; (8001b08 <ADC_Stream0_Handler+0x2e0>)
 80019ce:	edd2 9a00 	vldr	s19, [r2]
 80019d2:	edcd 6a08 	vstr	s13, [sp, #32]
 80019d6:	4a4d      	ldr	r2, [pc, #308]	; (8001b0c <ADC_Stream0_Handler+0x2e4>)
 80019d8:	edd1 6a00 	vldr	s13, [r1]
 80019dc:	f8df a158 	ldr.w	sl, [pc, #344]	; 8001b38 <ADC_Stream0_Handler+0x310>
 80019e0:	494b      	ldr	r1, [pc, #300]	; (8001b10 <ADC_Stream0_Handler+0x2e8>)
 80019e2:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8001b3c <ADC_Stream0_Handler+0x314>
 80019e6:	ed92 ba00 	vldr	s22, [r2]
 80019ea:	ed9a 1a00 	vldr	s2, [sl]
 80019ee:	edd9 7a00 	vldr	s15, [r9]
 80019f2:	8023      	strh	r3, [r4, #0]
 80019f4:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 80019f8:	edd1 6a00 	vldr	s13, [r1]
 80019fc:	4945      	ldr	r1, [pc, #276]	; (8001b14 <ADC_Stream0_Handler+0x2ec>)
 80019fe:	edcd 6a00 	vstr	s13, [sp]
 8001a02:	edd1 6a00 	vldr	s13, [r1]
 8001a06:	4944      	ldr	r1, [pc, #272]	; (8001b18 <ADC_Stream0_Handler+0x2f0>)
 8001a08:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 8001a0c:	edd1 6a00 	vldr	s13, [r1]
 8001a10:	4942      	ldr	r1, [pc, #264]	; (8001b1c <ADC_Stream0_Handler+0x2f4>)
 8001a12:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8001b40 <ADC_Stream0_Handler+0x318>
 8001a16:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 8001a1a:	edd1 6a00 	vldr	s13, [r1]
 8001a1e:	4f40      	ldr	r7, [pc, #256]	; (8001b20 <ADC_Stream0_Handler+0x2f8>)
 8001a20:	edcd 6a06 	vstr	s13, [sp, #24]
 8001a24:	edd8 6a00 	vldr	s13, [r8]
 8001a28:	4e3e      	ldr	r6, [pc, #248]	; (8001b24 <ADC_Stream0_Handler+0x2fc>)
 8001a2a:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 8001a2e:	edd7 6a00 	vldr	s13, [r7]
 8001a32:	493d      	ldr	r1, [pc, #244]	; (8001b28 <ADC_Stream0_Handler+0x300>)
 8001a34:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 8001a38:	edd6 6a00 	vldr	s13, [r6]
 8001a3c:	f8df b104 	ldr.w	fp, [pc, #260]	; 8001b44 <ADC_Stream0_Handler+0x31c>
 8001a40:	edcd 6a07 	vstr	s13, [sp, #28]
 8001a44:	edd1 6a00 	vldr	s13, [r1]
 8001a48:	4938      	ldr	r1, [pc, #224]	; (8001b2c <ADC_Stream0_Handler+0x304>)
 8001a4a:	4a39      	ldr	r2, [pc, #228]	; (8001b30 <ADC_Stream0_Handler+0x308>)
 8001a4c:	f9bb 0000 	ldrsh.w	r0, [fp]
 8001a50:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8001a54:	f502 6c00 	add.w	ip, r2, #2048	; 0x800
 8001a58:	edd1 6a00 	vldr	s13, [r1]
 8001a5c:	4686      	mov	lr, r0
 8001a5e:	4935      	ldr	r1, [pc, #212]	; (8001b34 <ADC_Stream0_Handler+0x30c>)
 8001a60:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001a64:	e173      	b.n	8001d4e <ADC_Stream0_Handler+0x526>
 8001a66:	bf00      	nop
 8001a68:	240072e9 	.word	0x240072e9
 8001a6c:	58024400 	.word	0x58024400
 8001a70:	24008820 	.word	0x24008820
 8001a74:	24002018 	.word	0x24002018
 8001a78:	24007258 	.word	0x24007258
 8001a7c:	00000000 	.word	0x00000000
 8001a80:	3b000000 	.word	0x3b000000
 8001a84:	24000700 	.word	0x24000700
 8001a88:	24000fd8 	.word	0x24000fd8
 8001a8c:	2400b81c 	.word	0x2400b81c
 8001a90:	240072e4 	.word	0x240072e4
 8001a94:	240007d8 	.word	0x240007d8
 8001a98:	2400066c 	.word	0x2400066c
 8001a9c:	240083ff 	.word	0x240083ff
 8001aa0:	24006238 	.word	0x24006238
 8001aa4:	2400622c 	.word	0x2400622c
 8001aa8:	ffff0007 	.word	0xffff0007
 8001aac:	24000674 	.word	0x24000674
 8001ab0:	240006c4 	.word	0x240006c4
 8001ab4:	240006a0 	.word	0x240006a0
 8001ab8:	240006a4 	.word	0x240006a4
 8001abc:	24000680 	.word	0x24000680
 8001ac0:	24000670 	.word	0x24000670
 8001ac4:	240006d8 	.word	0x240006d8
 8001ac8:	240006b8 	.word	0x240006b8
 8001acc:	240006dc 	.word	0x240006dc
 8001ad0:	240006bc 	.word	0x240006bc
 8001ad4:	2400068c 	.word	0x2400068c
 8001ad8:	2400067c 	.word	0x2400067c
 8001adc:	240006d0 	.word	0x240006d0
 8001ae0:	240006b0 	.word	0x240006b0
 8001ae4:	240006d4 	.word	0x240006d4
 8001ae8:	240006b4 	.word	0x240006b4
 8001aec:	24000678 	.word	0x24000678
 8001af0:	24000688 	.word	0x24000688
 8001af4:	240006c8 	.word	0x240006c8
 8001af8:	240006e8 	.word	0x240006e8
 8001afc:	240006cc 	.word	0x240006cc
 8001b00:	240006ec 	.word	0x240006ec
 8001b04:	24000684 	.word	0x24000684
 8001b08:	24000694 	.word	0x24000694
 8001b0c:	240006c0 	.word	0x240006c0
 8001b10:	240006e0 	.word	0x240006e0
 8001b14:	240006e4 	.word	0x240006e4
 8001b18:	24000690 	.word	0x24000690
 8001b1c:	240006f8 	.word	0x240006f8
 8001b20:	2400069c 	.word	0x2400069c
 8001b24:	240006f0 	.word	0x240006f0
 8001b28:	240006f4 	.word	0x240006f4
 8001b2c:	24000698 	.word	0x24000698
 8001b30:	24000fe0 	.word	0x24000fe0
 8001b34:	240007e0 	.word	0x240007e0
 8001b38:	240006a8 	.word	0x240006a8
 8001b3c:	240006ac 	.word	0x240006ac
 8001b40:	240006fc 	.word	0x240006fc
 8001b44:	2400066e 	.word	0x2400066e
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001b48:	eea8 5a84 	vfma.f32	s10, s17, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001b4c:	0798      	lsls	r0, r3, #30
 8001b4e:	eee8 5a04 	vfma.f32	s11, s16, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001b52:	ee7f faaa 	vadd.f32	s31, s31, s21
 8001b56:	ee3f fa0a 	vadd.f32	s30, s30, s20
 8001b5a:	eeaf 5aa4 	vfma.f32	s10, s31, s9
 8001b5e:	eeef 5a24 	vfma.f32	s11, s30, s9
 8001b62:	ee75 6a27 	vadd.f32	s13, s10, s15
 8001b66:	ee35 6a87 	vadd.f32	s12, s11, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001b6a:	f100 8118 	bmi.w	8001d9e <ADC_Stream0_Handler+0x576>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001b6e:	eeab 3a84 	vfma.f32	s6, s23, s8

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001b72:	075d      	lsls	r5, r3, #29
 8001b74:	eeeb 3a04 	vfma.f32	s7, s22, s8
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001b78:	ee79 9a8e 	vadd.f32	s19, s19, s28
 8001b7c:	ee39 9a2d 	vadd.f32	s18, s18, s27
 8001b80:	eea9 3aa4 	vfma.f32	s6, s19, s9
 8001b84:	eee9 3a24 	vfma.f32	s7, s18, s9
 8001b88:	ee33 9a26 	vadd.f32	s18, s6, s13
 8001b8c:	ee73 9a86 	vadd.f32	s19, s7, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001b90:	f100 8116 	bmi.w	8001dc0 <ADC_Stream0_Handler+0x598>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001b94:	eddd 5a02 	vldr	s11, [sp, #8]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001b98:	0718      	lsls	r0, r3, #28
 8001b9a:	ed9d 5a01 	vldr	s10, [sp, #4]
 8001b9e:	eeee 5a84 	vfma.f32	s11, s29, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 8001ba2:	eddd 3a05 	vldr	s7, [sp, #20]
 8001ba6:	eead 5a04 	vfma.f32	s10, s26, s8
 8001baa:	ed9d 3a04 	vldr	s6, [sp, #16]
 8001bae:	ee7c caa3 	vadd.f32	s25, s25, s7
 8001bb2:	ee3c ca03 	vadd.f32	s24, s24, s6
 8001bb6:	eeec 5aa4 	vfma.f32	s11, s25, s9
 8001bba:	eeac 5a24 	vfma.f32	s10, s24, s9
 8001bbe:	ee39 ca25 	vadd.f32	s24, s18, s11
 8001bc2:	ee75 ca29 	vadd.f32	s25, s10, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001bc6:	f100 81a5 	bmi.w	8001f14 <ADC_Stream0_Handler+0x6ec>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001bca:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001bce:	f013 0010 	ands.w	r0, r3, #16
 8001bd2:	ed9d 3a03 	vldr	s6, [sp, #12]
 8001bd6:	eddd 5a00 	vldr	s11, [sp]
 8001bda:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 8001bde:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001be2:	ed9d 5a11 	vldr	s10, [sp, #68]	; 0x44
 8001be6:	eee5 fa84 	vfma.f32	s31, s11, s8
 8001bea:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8001bee:	ee75 5a25 	vadd.f32	s11, s10, s11
 8001bf2:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 8001bf6:	eea5 faa4 	vfma.f32	s30, s11, s9
 8001bfa:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001bfe:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001c00:	ee75 5a25 	vadd.f32	s11, s10, s11
 8001c04:	eee5 faa4 	vfma.f32	s31, s11, s9
 8001c08:	ee3c fa0f 	vadd.f32	s30, s24, s30
 8001c0c:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 8001c10:	ee7c faaf 	vadd.f32	s31, s25, s31
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001c14:	f040 819b 	bne.w	8001f4e <ADC_Stream0_Handler+0x726>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001c18:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001c1c:	ea4f 008e 	mov.w	r0, lr, lsl #2
 8001c20:	eddd 5a0c 	vldr	s11, [sp, #48]	; 0x30
 8001c24:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 8001c28:	eee3 5a84 	vfma.f32	s11, s7, s8
 8001c2c:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001c30:	ed9d fa0d 	vldr	s30, [sp, #52]	; 0x34
 8001c34:	eea3 5a84 	vfma.f32	s10, s7, s8
 8001c38:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001c3c:	4ddd      	ldr	r5, [pc, #884]	; (8001fb4 <ADC_Stream0_Handler+0x78c>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001c3e:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8001c42:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001c46:	4428      	add	r0, r5
 8001c48:	4ddb      	ldr	r5, [pc, #876]	; (8001fb8 <ADC_Stream0_Handler+0x790>)
 8001c4a:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001c4e:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 8001c52:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8001c56:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 8001c5a:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001c5e:	eddf 3ad7 	vldr	s7, [pc, #860]	; 8001fbc <ADC_Stream0_Handler+0x794>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001c62:	ee75 5a8f 	vadd.f32	s11, s11, s30
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001c66:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001c6a:	ee35 5a2f 	vadd.f32	s10, s10, s31
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001c6e:	ee25 5a23 	vmul.f32	s10, s10, s7
 8001c72:	ed80 5a00 	vstr	s10, [r0]
 8001c76:	f10e 0001 	add.w	r0, lr, #1
 8001c7a:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 8001c7e:	edce 5a00 	vstr	s11, [lr]
 8001c82:	fa0f fe80 	sxth.w	lr, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001c86:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 8001c8a:	f5be 6f00 	cmp.w	lr, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001c8e:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		if(idx < BSIZE*4)
 8001c92:	f2c0 81d3 	blt.w	800203c <ADC_Stream0_Handler+0x814>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 8001c96:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001c9a:	eddd 3a06 	vldr	s7, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001c9e:	eddd 5a00 	vldr	s11, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001ca2:	eeb0 5a68 	vmov.f32	s10, s17
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001ca6:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001ca8:	eef0 8a67 	vmov.f32	s17, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001cac:	ed8d da01 	vstr	s26, [sp, #4]
 8001cb0:	eeb0 da69 	vmov.f32	s26, s19
 8001cb4:	edcd ea02 	vstr	s29, [sp, #8]
 8001cb8:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001cbc:	edcd 3a0c 	vstr	s7, [sp, #48]	; 0x30
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001cc0:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001cc4:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001cc8:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001ccc:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001cd0:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001cd4:	eeb0 3a6b 	vmov.f32	s6, s23
		idx = 0;
 8001cd8:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001cdc:	eeb0 ba46 	vmov.f32	s22, s12
		inE6Rold = inER;                           inE6Iold = inEI;
 8001ce0:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001ce4:	eef0 ba66 	vmov.f32	s23, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 8001ce8:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001cec:	eeb0 8a47 	vmov.f32	s16, s14
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001cf0:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001cf4:	edcd fa07 	vstr	s31, [sp, #28]
 8001cf8:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001cfc:	edcd ca00 	vstr	s25, [sp]
 8001d00:	ed8d ca03 	vstr	s24, [sp, #12]
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001d04:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001d06:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
 8001d0a:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001d0e:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 8001d12:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8001d16:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001d1a:	eeb0 9a6d 	vmov.f32	s18, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 8001d1e:	ed9d ca04 	vldr	s24, [sp, #16]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001d22:	eef0 9a4e 	vmov.f32	s19, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 8001d26:	eddd ca05 	vldr	s25, [sp, #20]
		inE2Rold = inER;                           inE2Iold = inEI;
 8001d2a:	eeb0 fa4a 	vmov.f32	s30, s20
 8001d2e:	eef0 fa6a 	vmov.f32	s31, s21
	while(k--)
 8001d32:	3208      	adds	r2, #8
 8001d34:	3b01      	subs	r3, #1
 8001d36:	eef0 7a41 	vmov.f32	s15, s2
 8001d3a:	3108      	adds	r1, #8
 8001d3c:	4594      	cmp	ip, r2
 8001d3e:	eeb0 6a61 	vmov.f32	s12, s3
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	d059      	beq.n	8001dfa <ADC_Stream0_Handler+0x5d2>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001d46:	eef0 1a60 	vmov.f32	s3, s1
 8001d4a:	eeb0 1a40 	vmov.f32	s2, s0
 8001d4e:	eeb0 7a42 	vmov.f32	s14, s4
 8001d52:	ed12 0a01 	vldr	s0, [r2, #-4]
 8001d56:	ed12 2a02 	vldr	s4, [r2, #-8]
 8001d5a:	eef0 6a62 	vmov.f32	s13, s5
 8001d5e:	ed51 0a01 	vldr	s1, [r1, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001d62:	07dd      	lsls	r5, r3, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001d64:	ee72 2a07 	vadd.f32	s5, s4, s14
 8001d68:	eeb0 7a40 	vmov.f32	s14, s0
 8001d6c:	eea1 7a04 	vfma.f32	s14, s2, s8
 8001d70:	eea2 7aa4 	vfma.f32	s14, s5, s9
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001d74:	ed51 2a02 	vldr	s5, [r1, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001d78:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8001d7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d80:	eeb0 7a60 	vmov.f32	s14, s1
 8001d84:	eea1 7a84 	vfma.f32	s14, s3, s8
 8001d88:	eea6 7aa4 	vfma.f32	s14, s13, s9
 8001d8c:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001d90:	f57f aeda 	bpl.w	8001b48 <ADC_Stream0_Handler+0x320>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 8001d94:	eeb0 aa47 	vmov.f32	s20, s14
 8001d98:	eef0 aa67 	vmov.f32	s21, s15
 8001d9c:	e7c9      	b.n	8001d32 <ADC_Stream0_Handler+0x50a>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001d9e:	eef0 5a48 	vmov.f32	s11, s16
 8001da2:	eeb0 5a68 	vmov.f32	s10, s17
 8001da6:	eeb0 8a47 	vmov.f32	s16, s14
 8001daa:	eef0 8a67 	vmov.f32	s17, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8001dae:	eef0 da46 	vmov.f32	s27, s12
 8001db2:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001db6:	eeb0 fa4a 	vmov.f32	s30, s20
 8001dba:	eef0 fa6a 	vmov.f32	s31, s21
 8001dbe:	e7b8      	b.n	8001d32 <ADC_Stream0_Handler+0x50a>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001dc0:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001dc4:	edcd 9a04 	vstr	s19, [sp, #16]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001dc8:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001dcc:	ed8d 9a05 	vstr	s18, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001dd0:	eef0 5a48 	vmov.f32	s11, s16
 8001dd4:	eeb0 5a68 	vmov.f32	s10, s17
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001dd8:	eeb0 ba46 	vmov.f32	s22, s12
 8001ddc:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001de0:	eeb0 8a47 	vmov.f32	s16, s14
 8001de4:	eef0 8a67 	vmov.f32	s17, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001de8:	eeb0 9a6d 	vmov.f32	s18, s27
 8001dec:	eef0 9a4e 	vmov.f32	s19, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 8001df0:	eeb0 fa4a 	vmov.f32	s30, s20
 8001df4:	eef0 fa6a 	vmov.f32	s31, s21
 8001df8:	e79b      	b.n	8001d32 <ADC_Stream0_Handler+0x50a>
 8001dfa:	4b71      	ldr	r3, [pc, #452]	; (8001fc0 <ADC_Stream0_Handler+0x798>)
 8001dfc:	eddd 7a02 	vldr	s15, [sp, #8]
 8001e00:	ed83 2a00 	vstr	s4, [r3]
 8001e04:	4b6f      	ldr	r3, [pc, #444]	; (8001fc4 <ADC_Stream0_Handler+0x79c>)
 8001e06:	ed8a 0a00 	vstr	s0, [sl]
 8001e0a:	edc3 0a00 	vstr	s1, [r3]
 8001e0e:	4b6e      	ldr	r3, [pc, #440]	; (8001fc8 <ADC_Stream0_Handler+0x7a0>)
 8001e10:	ed89 1a00 	vstr	s2, [r9]
 8001e14:	edc3 1a00 	vstr	s3, [r3]
 8001e18:	4b6c      	ldr	r3, [pc, #432]	; (8001fcc <ADC_Stream0_Handler+0x7a4>)
 8001e1a:	4a6d      	ldr	r2, [pc, #436]	; (8001fd0 <ADC_Stream0_Handler+0x7a8>)
 8001e1c:	edc3 2a00 	vstr	s5, [r3]
 8001e20:	4b6c      	ldr	r3, [pc, #432]	; (8001fd4 <ADC_Stream0_Handler+0x7ac>)
 8001e22:	edc3 8a00 	vstr	s17, [r3]
 8001e26:	4b6c      	ldr	r3, [pc, #432]	; (8001fd8 <ADC_Stream0_Handler+0x7b0>)
 8001e28:	ed83 5a00 	vstr	s10, [r3]
 8001e2c:	4b6b      	ldr	r3, [pc, #428]	; (8001fdc <ADC_Stream0_Handler+0x7b4>)
 8001e2e:	edc3 fa00 	vstr	s31, [r3]
 8001e32:	4b6b      	ldr	r3, [pc, #428]	; (8001fe0 <ADC_Stream0_Handler+0x7b8>)
 8001e34:	ed83 8a00 	vstr	s16, [r3]
 8001e38:	4b6a      	ldr	r3, [pc, #424]	; (8001fe4 <ADC_Stream0_Handler+0x7bc>)
 8001e3a:	edc3 5a00 	vstr	s11, [r3]
 8001e3e:	4b6a      	ldr	r3, [pc, #424]	; (8001fe8 <ADC_Stream0_Handler+0x7c0>)
 8001e40:	ed83 fa00 	vstr	s30, [r3]
 8001e44:	4b69      	ldr	r3, [pc, #420]	; (8001fec <ADC_Stream0_Handler+0x7c4>)
 8001e46:	edc3 ba00 	vstr	s23, [r3]
 8001e4a:	4b69      	ldr	r3, [pc, #420]	; (8001ff0 <ADC_Stream0_Handler+0x7c8>)
 8001e4c:	ed83 3a00 	vstr	s6, [r3]
 8001e50:	4b68      	ldr	r3, [pc, #416]	; (8001ff4 <ADC_Stream0_Handler+0x7cc>)
 8001e52:	edc3 9a00 	vstr	s19, [r3]
 8001e56:	4b68      	ldr	r3, [pc, #416]	; (8001ff8 <ADC_Stream0_Handler+0x7d0>)
 8001e58:	ed83 ba00 	vstr	s22, [r3]
 8001e5c:	4b67      	ldr	r3, [pc, #412]	; (8001ffc <ADC_Stream0_Handler+0x7d4>)
 8001e5e:	edc3 3a00 	vstr	s7, [r3]
 8001e62:	4b67      	ldr	r3, [pc, #412]	; (8002000 <ADC_Stream0_Handler+0x7d8>)
 8001e64:	ed83 9a00 	vstr	s18, [r3]
 8001e68:	4b66      	ldr	r3, [pc, #408]	; (8002004 <ADC_Stream0_Handler+0x7dc>)
 8001e6a:	edc3 ea00 	vstr	s29, [r3]
 8001e6e:	4b66      	ldr	r3, [pc, #408]	; (8002008 <ADC_Stream0_Handler+0x7e0>)
 8001e70:	edc3 7a00 	vstr	s15, [r3]
 8001e74:	4b65      	ldr	r3, [pc, #404]	; (800200c <ADC_Stream0_Handler+0x7e4>)
 8001e76:	eddd 7a01 	vldr	s15, [sp, #4]
 8001e7a:	edc3 ca00 	vstr	s25, [r3]
 8001e7e:	4b64      	ldr	r3, [pc, #400]	; (8002010 <ADC_Stream0_Handler+0x7e8>)
 8001e80:	ed83 da00 	vstr	s26, [r3]
 8001e84:	4b63      	ldr	r3, [pc, #396]	; (8002014 <ADC_Stream0_Handler+0x7ec>)
 8001e86:	edc3 7a00 	vstr	s15, [r3]
 8001e8a:	4b63      	ldr	r3, [pc, #396]	; (8002018 <ADC_Stream0_Handler+0x7f0>)
 8001e8c:	eddd 7a03 	vldr	s15, [sp, #12]
 8001e90:	ed83 ca00 	vstr	s24, [r3]
 8001e94:	4b61      	ldr	r3, [pc, #388]	; (800201c <ADC_Stream0_Handler+0x7f4>)
 8001e96:	edc3 7a00 	vstr	s15, [r3]
 8001e9a:	eddd 7a08 	vldr	s15, [sp, #32]
 8001e9e:	4b60      	ldr	r3, [pc, #384]	; (8002020 <ADC_Stream0_Handler+0x7f8>)
 8001ea0:	edc3 7a00 	vstr	s15, [r3]
 8001ea4:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001ea8:	4b5e      	ldr	r3, [pc, #376]	; (8002024 <ADC_Stream0_Handler+0x7fc>)
 8001eaa:	edc3 7a00 	vstr	s15, [r3]
 8001eae:	eddd 7a00 	vldr	s15, [sp]
 8001eb2:	4b5d      	ldr	r3, [pc, #372]	; (8002028 <ADC_Stream0_Handler+0x800>)
 8001eb4:	f8ab e000 	strh.w	lr, [fp]
 8001eb8:	edc3 7a00 	vstr	s15, [r3]
 8001ebc:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8001ec0:	4b5a      	ldr	r3, [pc, #360]	; (800202c <ADC_Stream0_Handler+0x804>)
 8001ec2:	edc3 7a00 	vstr	s15, [r3]
 8001ec6:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8001eca:	4b59      	ldr	r3, [pc, #356]	; (8002030 <ADC_Stream0_Handler+0x808>)
 8001ecc:	edc3 7a00 	vstr	s15, [r3]
 8001ed0:	eddd 7a06 	vldr	s15, [sp, #24]
 8001ed4:	4b57      	ldr	r3, [pc, #348]	; (8002034 <ADC_Stream0_Handler+0x80c>)
 8001ed6:	edc3 7a00 	vstr	s15, [r3]
 8001eda:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8001ede:	4b56      	ldr	r3, [pc, #344]	; (8002038 <ADC_Stream0_Handler+0x810>)
 8001ee0:	edc8 7a00 	vstr	s15, [r8]
 8001ee4:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 8001ee8:	edc7 7a00 	vstr	s15, [r7]
 8001eec:	eddd 7a07 	vldr	s15, [sp, #28]
 8001ef0:	edc6 7a00 	vstr	s15, [r6]
 8001ef4:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8001ef8:	edc3 7a00 	vstr	s15, [r3]
 8001efc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f00:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8001f04:	8023      	strh	r3, [r4, #0]
 8001f06:	edc2 7a00 	vstr	s15, [r2]
		}

		// LED_YELLOW_OFF;

	}
 8001f0a:	b015      	add	sp, #84	; 0x54
 8001f0c:	ecbd 8b10 	vpop	{d8-d15}
 8001f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f14:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f18:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f1c:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f20:	edcd ea02 	vstr	s29, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f24:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001f28:	edcd ca10 	vstr	s25, [sp, #64]	; 0x40
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f2c:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001f30:	ed8d ca11 	vstr	s24, [sp, #68]	; 0x44
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f34:	eeb0 da69 	vmov.f32	s26, s19
 8001f38:	eef0 ea49 	vmov.f32	s29, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f3c:	eeb0 ba46 	vmov.f32	s22, s12
 8001f40:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f44:	eeb0 8a47 	vmov.f32	s16, s14
 8001f48:	eef0 8a67 	vmov.f32	s17, s15
 8001f4c:	e6e5      	b.n	8001d1a <ADC_Stream0_Handler+0x4f2>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f4e:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f52:	eef0 3a4b 	vmov.f32	s7, s22
 8001f56:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f5a:	ed8d da01 	vstr	s26, [sp, #4]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f5e:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f62:	eeb0 da69 	vmov.f32	s26, s19
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f66:	eddd 5a03 	vldr	s11, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f6a:	eeb0 ba46 	vmov.f32	s22, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f6e:	edcd ea02 	vstr	s29, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001f72:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f76:	edcd 5a08 	vstr	s11, [sp, #32]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001f7a:	eef0 ea49 	vmov.f32	s29, s18
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f7e:	eef0 5a48 	vmov.f32	s11, s16
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f82:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f86:	eeb0 8a47 	vmov.f32	s16, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001f8a:	ed8d ca03 	vstr	s24, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f8e:	eeb0 5a68 	vmov.f32	s10, s17
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001f92:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001f96:	eef0 8a67 	vmov.f32	s17, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001f9a:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001f9e:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001fa2:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8001fa6:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 8001faa:	e6b2      	b.n	8001d12 <ADC_Stream0_Handler+0x4ea>
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8001fac:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8001fb0:	1c51      	adds	r1, r2, #1
 8001fb2:	e4ab      	b.n	800190c <ADC_Stream0_Handler+0xe4>
 8001fb4:	2000b000 	.word	0x2000b000
 8001fb8:	2000d000 	.word	0x2000d000
 8001fbc:	34000000 	.word	0x34000000
 8001fc0:	24000674 	.word	0x24000674
 8001fc4:	240006a0 	.word	0x240006a0
 8001fc8:	240006a4 	.word	0x240006a4
 8001fcc:	24000670 	.word	0x24000670
 8001fd0:	24000698 	.word	0x24000698
 8001fd4:	240006b8 	.word	0x240006b8
 8001fd8:	240006bc 	.word	0x240006bc
 8001fdc:	2400067c 	.word	0x2400067c
 8001fe0:	240006b0 	.word	0x240006b0
 8001fe4:	240006b4 	.word	0x240006b4
 8001fe8:	24000678 	.word	0x24000678
 8001fec:	240006c8 	.word	0x240006c8
 8001ff0:	240006cc 	.word	0x240006cc
 8001ff4:	24000684 	.word	0x24000684
 8001ff8:	240006c0 	.word	0x240006c0
 8001ffc:	240006c4 	.word	0x240006c4
 8002000:	24000680 	.word	0x24000680
 8002004:	240006d8 	.word	0x240006d8
 8002008:	240006dc 	.word	0x240006dc
 800200c:	2400068c 	.word	0x2400068c
 8002010:	240006d0 	.word	0x240006d0
 8002014:	240006d4 	.word	0x240006d4
 8002018:	24000688 	.word	0x24000688
 800201c:	240006e8 	.word	0x240006e8
 8002020:	240006ec 	.word	0x240006ec
 8002024:	24000694 	.word	0x24000694
 8002028:	240006e0 	.word	0x240006e0
 800202c:	240006e4 	.word	0x240006e4
 8002030:	24000690 	.word	0x24000690
 8002034:	240006f8 	.word	0x240006f8
 8002038:	240006f4 	.word	0x240006f4
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800203c:	eddd 5a06 	vldr	s11, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002040:	eeb0 5a68 	vmov.f32	s10, s17
 8002044:	eef0 8a67 	vmov.f32	s17, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8002048:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800204c:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002050:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002054:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002058:	eeb0 3a6b 	vmov.f32	s6, s23
		inE6Rold = inER;                           inE6Iold = inEI;
 800205c:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002060:	eeb0 ba46 	vmov.f32	s22, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002064:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002068:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800206c:	eddd 5a03 	vldr	s11, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002070:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002074:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002078:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800207c:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002080:	ed8d da01 	vstr	s26, [sp, #4]
 8002084:	eeb0 da69 	vmov.f32	s26, s19
 8002088:	edcd ea02 	vstr	s29, [sp, #8]
 800208c:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002090:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002094:	eeb0 8a47 	vmov.f32	s16, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002098:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800209c:	edcd ca00 	vstr	s25, [sp]
 80020a0:	ed8d ca03 	vstr	s24, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 80020a4:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 80020a8:	e77b      	b.n	8001fa2 <ADC_Stream0_Handler+0x77a>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 80020aa:	4a06      	ldr	r2, [pc, #24]	; (80020c4 <ADC_Stream0_Handler+0x89c>)
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <ADC_Stream0_Handler+0x8a0>)
 80020ae:	ed92 0a00 	vldr	s0, [r2]
 80020b2:	edd3 7a00 	vldr	s15, [r3]
 80020b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80020ba:	f000 f807 	bl	80020cc <SDR_ComputeLO>
 80020be:	f7ff bbd0 	b.w	8001862 <ADC_Stream0_Handler+0x3a>
 80020c2:	bf00      	nop
 80020c4:	24007258 	.word	0x24007258
 80020c8:	24008c34 	.word	0x24008c34

080020cc <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 80020cc:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 80020ce:	4b50      	ldr	r3, [pc, #320]	; (8002210 <SDR_ComputeLO+0x144>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	eef4 7a40 	vcmp.f32	s15, s0
{
 80020d8:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 80020dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e0:	d173      	bne.n	80021ca <SDR_ComputeLO+0xfe>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80020e2:	4a4c      	ldr	r2, [pc, #304]	; (8002214 <SDR_ComputeLO+0x148>)
 80020e4:	4b4c      	ldr	r3, [pc, #304]	; (8002218 <SDR_ComputeLO+0x14c>)
 80020e6:	ed92 8a00 	vldr	s16, [r2]
 80020ea:	ed93 7a00 	vldr	s14, [r3]
 80020ee:	4d4b      	ldr	r5, [pc, #300]	; (800221c <SDR_ComputeLO+0x150>)
 80020f0:	4c4b      	ldr	r4, [pc, #300]	; (8002220 <SDR_ComputeLO+0x154>)
 80020f2:	484c      	ldr	r0, [pc, #304]	; (8002224 <SDR_ComputeLO+0x158>)
 80020f4:	4b4c      	ldr	r3, [pc, #304]	; (8002228 <SDR_ComputeLO+0x15c>)
 80020f6:	edd5 5a00 	vldr	s11, [r5]
 80020fa:	edd4 7a00 	vldr	s15, [r4]
 80020fe:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002102:	edd0 6a00 	vldr	s13, [r0]
 8002106:	4a49      	ldr	r2, [pc, #292]	; (800222c <SDR_ComputeLO+0x160>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002108:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 800210c:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800210e:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002112:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002114:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002118:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800211a:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800211e:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002122:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002126:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800212a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800212e:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002132:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002136:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800213a:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800213e:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002142:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002146:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800214a:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800214e:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002152:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002156:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800215a:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800215e:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002162:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002166:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800216a:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800216e:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002172:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002176:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800217a:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800217e:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002182:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002186:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800218a:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800218e:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8002192:	d1b9      	bne.n	8002108 <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002194:	ee66 6a06 	vmul.f32	s13, s12, s12
 8002198:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002230 <SDR_ComputeLO+0x164>
 800219c:	edc4 7a00 	vstr	s15, [r4]
 80021a0:	eddf 4a24 	vldr	s9, [pc, #144]	; 8002234 <SDR_ComputeLO+0x168>
 80021a4:	eee5 6a05 	vfma.f32	s13, s10, s10
 80021a8:	4a23      	ldr	r2, [pc, #140]	; (8002238 <SDR_ComputeLO+0x16c>)
 80021aa:	4b24      	ldr	r3, [pc, #144]	; (800223c <SDR_ComputeLO+0x170>)
 80021ac:	edc5 5a00 	vstr	s11, [r5]
 80021b0:	ed82 5a00 	vstr	s10, [r2]
 80021b4:	ed83 6a00 	vstr	s12, [r3]
 80021b8:	ee77 7a66 	vsub.f32	s15, s14, s13
}	
 80021bc:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80021c0:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80021c4:	edc0 7a00 	vstr	s15, [r0]
}	
 80021c8:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 80021ca:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002240 <SDR_ComputeLO+0x174>
 80021ce:	4a1d      	ldr	r2, [pc, #116]	; (8002244 <SDR_ComputeLO+0x178>)
 80021d0:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 80021d4:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 80021d8:	ed92 7a00 	vldr	s14, [r2]
 80021dc:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80021e0:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 80021e4:	eeb0 0b49 	vmov.f64	d0, d9
 80021e8:	f011 fed2 	bl	8013f90 <cos>
 80021ec:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <SDR_ComputeLO+0x148>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 80021f2:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 80021f6:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 80021fa:	f011 ff15 	bl	8014028 <sin>
 80021fe:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002202:	4b05      	ldr	r3, [pc, #20]	; (8002218 <SDR_ComputeLO+0x14c>)
 8002204:	eeb1 7a47 	vneg.f32	s14, s14
 8002208:	ed83 7a00 	vstr	s14, [r3]
 800220c:	e76f      	b.n	80020ee <SDR_ComputeLO+0x22>
 800220e:	bf00      	nop
 8002210:	24000204 	.word	0x24000204
 8002214:	24000704 	.word	0x24000704
 8002218:	2400070c 	.word	0x2400070c
 800221c:	24000208 	.word	0x24000208
 8002220:	24000724 	.word	0x24000724
 8002224:	24000200 	.word	0x24000200
 8002228:	24006a68 	.word	0x24006a68
 800222c:	24006268 	.word	0x24006268
 8002230:	46000200 	.word	0x46000200
 8002234:	39000000 	.word	0x39000000
 8002238:	24000728 	.word	0x24000728
 800223c:	2400072c 	.word	0x2400072c
 8002240:	40c90fdb 	.word	0x40c90fdb
 8002244:	24007288 	.word	0x24007288

08002248 <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002248:	089b      	lsrs	r3, r3, #2
 800224a:	d028      	beq.n	800229e <SDR_2R_toC_f32+0x56>
 800224c:	3010      	adds	r0, #16
 800224e:	3110      	adds	r1, #16
 8002250:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002252:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002256:	3110      	adds	r1, #16
 8002258:	3010      	adds	r0, #16
 800225a:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800225c:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002260:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002264:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002268:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800226c:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002270:	f842 cc38 	str.w	ip, [r2, #-56]
 8002274:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002278:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800227c:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002280:	f842 cc30 	str.w	ip, [r2, #-48]
 8002284:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002288:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800228c:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8002290:	f842 cc28 	str.w	ip, [r2, #-40]
 8002294:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8002298:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 800229c:	d1d9      	bne.n	8002252 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 800229e:	4770      	bx	lr

080022a0 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 80022a0:	4b35      	ldr	r3, [pc, #212]	; (8002378 <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 80022a2:	3110      	adds	r1, #16
 80022a4:	3210      	adds	r2, #16
 80022a6:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80022a8:	eddf 5a34 	vldr	s11, [pc, #208]	; 800237c <SDR_downconvert_f32+0xdc>
 80022ac:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 80022b0:	b510      	push	{r4, lr}
 80022b2:	4c33      	ldr	r4, [pc, #204]	; (8002380 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 80022b4:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 80022b8:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 80022ba:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 80022be:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 80022c0:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80022c4:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 80022c8:	3310      	adds	r3, #16
 80022ca:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 80022cc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80022d0:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 80022d4:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 80022d8:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80022da:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 80022de:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 80022e2:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 80022e6:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 80022ea:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80022ee:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 80022f2:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 80022f6:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 80022fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 80022fe:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002302:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002306:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800230a:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800230e:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8002312:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002316:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 800231a:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800231e:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002322:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002326:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 800232a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800232e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002332:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8002336:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 800233a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800233e:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8002342:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8002346:	ee66 6a87 	vmul.f32	s13, s13, s14
 800234a:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 800234e:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8002352:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002356:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 800235a:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 800235e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002362:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8002366:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 800236a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800236e:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 8002372:	d19f      	bne.n	80022b4 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 8002374:	bd10      	pop	{r4, pc}
 8002376:	bf00      	nop
 8002378:	24006268 	.word	0x24006268
 800237c:	3a000000 	.word	0x3a000000
 8002380:	24006a68 	.word	0x24006a68

08002384 <SDR_float_to_DAC_audio>:
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8002384:	0893      	lsrs	r3, r2, #2
	while(blkCnt--)
 8002386:	2b00      	cmp	r3, #0
 8002388:	d058      	beq.n	800243c <SDR_float_to_DAC_audio+0xb8>
 800238a:	f103 3cff 	add.w	ip, r3, #4294967295
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800238e:	4b36      	ldr	r3, [pc, #216]	; (8002468 <SDR_float_to_DAC_audio+0xe4>)
 8002390:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002394:	fa1f fc8c 	uxth.w	ip, ip
 8002398:	edd3 7a00 	vldr	s15, [r3]
 800239c:	f100 0310 	add.w	r3, r0, #16
 80023a0:	3020      	adds	r0, #32
 80023a2:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 80023a6:	f101 0008 	add.w	r0, r1, #8
{
 80023aa:	b500      	push	{lr}
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023ac:	eeb0 5a47 	vmov.f32	s10, s14
 80023b0:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023b4:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 80023b8:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023ba:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 80023be:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023c0:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023c4:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023c8:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 80023cc:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023ce:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023d2:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023d6:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023da:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023de:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023e2:	ee15 ea10 	vmov	lr, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023e6:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023ea:	f820 ec10 	strh.w	lr, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023ee:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023f2:	ee15 ea90 	vmov	lr, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023f6:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023fa:	f820 ec0e 	strh.w	lr, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80023fe:	ee16 ea10 	vmov	lr, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8002402:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8002406:	f820 ec0c 	strh.w	lr, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 800240a:	ee16 ea90 	vmov	lr, s13
 800240e:	f820 ec0a 	strh.w	lr, [r0, #-10]
	while(blkCnt--)
 8002412:	d1cb      	bne.n	80023ac <SDR_float_to_DAC_audio+0x28>
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8002414:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002416:	f001 021f 	and.w	r2, r1, #31
 800241a:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800241c:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002420:	4812      	ldr	r0, [pc, #72]	; (800246c <SDR_float_to_DAC_audio+0xe8>)
 8002422:	440a      	add	r2, r1
 8002424:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002428:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 800242a:	1a53      	subs	r3, r2, r1
 800242c:	2b00      	cmp	r3, #0
 800242e:	dcf9      	bgt.n	8002424 <SDR_float_to_DAC_audio+0xa0>
 8002430:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002434:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 8002438:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( dsize > 0 ) { 
 800243c:	0093      	lsls	r3, r2, #2
 800243e:	b902      	cbnz	r2, 8002442 <SDR_float_to_DAC_audio+0xbe>
 8002440:	4770      	bx	lr
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002442:	f001 021f 	and.w	r2, r1, #31
 8002446:	441a      	add	r2, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8002448:	f3bf 8f4f 	dsb	sy
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800244c:	4807      	ldr	r0, [pc, #28]	; (800246c <SDR_float_to_DAC_audio+0xe8>)
 800244e:	440a      	add	r2, r1
 8002450:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002454:	3120      	adds	r1, #32
      } while ( op_size > 0 );
 8002456:	1a53      	subs	r3, r2, r1
 8002458:	2b00      	cmp	r3, #0
 800245a:	dcf9      	bgt.n	8002450 <SDR_float_to_DAC_audio+0xcc>
 800245c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002460:	f3bf 8f6f 	isb	sy
	return;
 8002464:	e7ec      	b.n	8002440 <SDR_float_to_DAC_audio+0xbc>
 8002466:	bf00      	nop
 8002468:	2400c9d0 	.word	0x2400c9d0
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 8002470:	0892      	lsrs	r2, r2, #2
 8002472:	d016      	beq.n	80024a2 <SDR_memcpy_f32+0x32>
 8002474:	3110      	adds	r1, #16
 8002476:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 8002478:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 800247c:	3110      	adds	r1, #16
 800247e:	3a01      	subs	r2, #1
 8002480:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 8002484:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 8002488:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 800248c:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 8002490:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8002494:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 8002498:	f851 3c14 	ldr.w	r3, [r1, #-20]
 800249c:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 80024a0:	d1ea      	bne.n	8002478 <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 80024a2:	4770      	bx	lr

080024a4 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 80024a4:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80024a6:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 80024aa:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80024ac:	440b      	add	r3, r1
	while(blkCnt--)
 80024ae:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80024b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 80024b6:	d036      	beq.n	8002526 <SDR_mirror_LSB+0x82>
 80024b8:	f1a3 0220 	sub.w	r2, r3, #32
 80024bc:	f1a3 0c1c 	sub.w	ip, r3, #28
 80024c0:	f100 0328 	add.w	r3, r0, #40	; 0x28
 80024c4:	4402      	add	r2, r0
 80024c6:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80024c8:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 80024cc:	3a20      	subs	r2, #32
 80024ce:	3820      	subs	r0, #32
 80024d0:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80024d2:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 80024d6:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80024d8:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 80024dc:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80024e0:	eef1 7a67 	vneg.f32	s15, s15
 80024e4:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80024e8:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 80024ec:	f843 cc38 	str.w	ip, [r3, #-56]
 80024f0:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 80024f4:	eef1 7a67 	vneg.f32	s15, s15
 80024f8:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 80024fc:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8002500:	f843 cc30 	str.w	ip, [r3, #-48]
 8002504:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8002508:	eef1 7a67 	vneg.f32	s15, s15
 800250c:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002510:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8002514:	f843 cc28 	str.w	ip, [r3, #-40]
 8002518:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 800251c:	eef1 7a67 	vneg.f32	s15, s15
 8002520:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8002524:	d1d0      	bne.n	80024c8 <SDR_mirror_LSB+0x24>
	}
}
 8002526:	4770      	bx	lr

08002528 <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8002528:	492b      	ldr	r1, [pc, #172]	; (80025d8 <SDR_compute_IIR_parms+0xb0>)
 800252a:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80025dc <SDR_compute_IIR_parms+0xb4>
 800252e:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8002532:	4a2b      	ldr	r2, [pc, #172]	; (80025e0 <SDR_compute_IIR_parms+0xb8>)
	wr = 2.f * cwpitch / rate * myPI;
 8002534:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002538:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80025e4 <SDR_compute_IIR_parms+0xbc>
 800253c:	ed92 7a00 	vldr	s14, [r2]
{
 8002540:	b508      	push	{r3, lr}
 8002542:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8002546:	eec7 8a87 	vdiv.f32	s17, s15, s14
	r = Qfactor;
 800254a:	4b27      	ldr	r3, [pc, #156]	; (80025e8 <SDR_compute_IIR_parms+0xc0>)
 800254c:	edd3 9a00 	vldr	s19, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002550:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 8002554:	ee69 aaa9 	vmul.f32	s21, s19, s19
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002558:	ee39 aaa9 	vadd.f32	s20, s19, s19
 800255c:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002560:	ee38 8a69 	vsub.f32	s16, s16, s19
	wr = 2.f * cwpitch / rate * myPI;
 8002564:	ee68 8a80 	vmul.f32	s17, s17, s0
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002568:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 800256c:	f011 fd10 	bl	8013f90 <cos>
 8002570:	ee8a 5a09 	vdiv.f32	s10, s20, s18
	a1 = -2.f * r * cosw0;
 8002574:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <SDR_compute_IIR_parms+0xc4>)
	a2 = r2;
 8002576:	4a1e      	ldr	r2, [pc, #120]	; (80025f0 <SDR_compute_IIR_parms+0xc8>)
 8002578:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 800257c:	eeb0 6b40 	vmov.f64	d6, d0
	a1 = -2.f * r * cosw0;
 8002580:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002584:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8002588:	eeb7 aaca 	vcvt.f64.f32	d10, s20
	a1 = -2.f * r * cosw0;
 800258c:	ee69 7aa7 	vmul.f32	s15, s19, s15
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002590:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002594:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8002598:	ee25 6b06 	vmul.f64	d6, d5, d6
 800259c:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	a1 = -2.f * r * cosw0;
 80025a0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80025a4:	ed83 6a00 	vstr	s12, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80025a8:	f011 fcf2 	bl	8013f90 <cos>
 80025ac:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 80025b0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80025f4 <SDR_compute_IIR_parms+0xcc>
 80025b4:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <SDR_compute_IIR_parms+0xd0>)
 80025b6:	ee28 7a07 	vmul.f32	s14, s16, s14
 80025ba:	eeaa 6b40 	vfms.f64	d6, d10, d0
 80025be:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 80025c2:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80025c6:	eeb1 5bc6 	vsqrt.f64	d5, d6
 80025ca:	ee27 7b05 	vmul.f64	d7, d7, d5
 80025ce:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80025d2:	ed83 7a00 	vstr	s14, [r3]
}
 80025d6:	bd08      	pop	{r3, pc}
 80025d8:	24008c34 	.word	0x24008c34
 80025dc:	44000000 	.word	0x44000000
 80025e0:	24007288 	.word	0x24007288
 80025e4:	40490fdb 	.word	0x40490fdb
 80025e8:	24007280 	.word	0x24007280
 80025ec:	24008404 	.word	0x24008404
 80025f0:	24008408 	.word	0x24008408
 80025f4:	3f99999a 	.word	0x3f99999a
 80025f8:	24008c2c 	.word	0x24008c2c

080025fc <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 80025fc:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 80025fe:	2900      	cmp	r1, #0
 8002600:	d077      	beq.n	80026f2 <SDR_CWPeak+0xf6>
 8002602:	1e4b      	subs	r3, r1, #1
 8002604:	f8df c104 	ldr.w	ip, [pc, #260]	; 800270c <SDR_CWPeak+0x110>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002608:	493a      	ldr	r1, [pc, #232]	; (80026f4 <SDR_CWPeak+0xf8>)
 800260a:	3010      	adds	r0, #16
 800260c:	4a3a      	ldr	r2, [pc, #232]	; (80026f8 <SDR_CWPeak+0xfc>)
 800260e:	eddc 2a00 	vldr	s5, [ip]
 8002612:	ed91 6a00 	vldr	s12, [r1]
 8002616:	ed92 5a00 	vldr	s10, [r2]
{
 800261a:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800261c:	4c37      	ldr	r4, [pc, #220]	; (80026fc <SDR_CWPeak+0x100>)
 800261e:	4f38      	ldr	r7, [pc, #224]	; (8002700 <SDR_CWPeak+0x104>)
 8002620:	edd4 4a00 	vldr	s9, [r4]
 8002624:	4e37      	ldr	r6, [pc, #220]	; (8002704 <SDR_CWPeak+0x108>)
 8002626:	4d38      	ldr	r5, [pc, #224]	; (8002708 <SDR_CWPeak+0x10c>)
 8002628:	eeb1 2a64 	vneg.f32	s4, s9
 800262c:	ed97 7a00 	vldr	s14, [r7]
 8002630:	edd6 5a00 	vldr	s11, [r6]
 8002634:	edd5 6a00 	vldr	s13, [r5]
 8002638:	ee66 3a47 	vnmul.f32	s7, s12, s14
 800263c:	ed10 7a04 	vldr	s14, [r0, #-16]
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002640:	ee26 4a66 	vnmul.f32	s8, s12, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002644:	ed50 7a03 	vldr	s15, [r0, #-12]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002648:	ed50 6a02 	vldr	s13, [r0, #-8]
	while(blkCnt--)
 800264c:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800264e:	eee2 3a22 	vfma.f32	s7, s4, s5
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002652:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002656:	eea2 4a25 	vfma.f32	s8, s4, s11
	while(blkCnt--)
 800265a:	3b01      	subs	r3, #1
 800265c:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002660:	eee7 3a05 	vfma.f32	s7, s14, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8002664:	eea3 4a85 	vfma.f32	s8, s7, s10
		*buf++ = y0;
 8002668:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800266c:	ed92 5a00 	vldr	s10, [r2]
 8002670:	ed91 6a00 	vldr	s12, [r1]
 8002674:	ee65 7a27 	vmul.f32	s15, s10, s15
 8002678:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800267c:	ee25 7a26 	vmul.f32	s14, s10, s13
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002680:	ee65 6a03 	vmul.f32	s13, s10, s6
 8002684:	eee6 7a62 	vfms.f32	s15, s12, s5
 8002688:	eea6 7a63 	vfms.f32	s14, s12, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800268c:	eeb1 2a64 	vneg.f32	s4, s9
 8002690:	eee4 7ae3 	vfms.f32	s15, s9, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8002694:	eea4 7ae7 	vfms.f32	s14, s9, s15
 8002698:	eee6 6a67 	vfms.f32	s13, s12, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800269c:	ee65 7a27 	vmul.f32	s15, s10, s15
 80026a0:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80026a4:	eee4 6ac7 	vfms.f32	s13, s9, s14
 80026a8:	eef0 2a66 	vmov.f32	s5, s13
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80026ac:	ee65 6a07 	vmul.f32	s13, s10, s14
 80026b0:	eee6 6a44 	vfms.f32	s13, s12, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80026b4:	eeb0 4a67 	vmov.f32	s8, s15
 80026b8:	eed6 7a25 	vfnms.f32	s15, s12, s11
 80026bc:	eea6 4a65 	vfms.f32	s8, s12, s11
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80026c0:	ee65 5a22 	vmul.f32	s11, s10, s5
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80026c4:	eee4 6aa7 	vfma.f32	s13, s9, s15
 80026c8:	eee6 5a44 	vfms.f32	s11, s12, s8
		*buf++ = y0;
 80026cc:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 80026d0:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80026d4:	eee4 5ae6 	vfms.f32	s11, s9, s13
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 80026d8:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 80026dc:	d1ac      	bne.n	8002638 <SDR_CWPeak+0x3c>
 80026de:	ed87 7a00 	vstr	s14, [r7]
 80026e2:	edc6 5a00 	vstr	s11, [r6]
 80026e6:	edc5 6a00 	vstr	s13, [r5]
 80026ea:	edcc 2a00 	vstr	s5, [ip]
	}
}
 80026ee:	bcf0      	pop	{r4, r5, r6, r7}
 80026f0:	4770      	bx	lr
 80026f2:	4770      	bx	lr
 80026f4:	24008408 	.word	0x24008408
 80026f8:	24008c2c 	.word	0x24008c2c
 80026fc:	24008404 	.word	0x24008404
 8002700:	2400071c 	.word	0x2400071c
 8002704:	24000718 	.word	0x24000718
 8002708:	24000720 	.word	0x24000720
 800270c:	24000714 	.word	0x24000714

08002710 <SDR_demodAM_AGC>:
// ------------------------------------------------------

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8002710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

		if(pk < audiotmp)
		{
			pk = audiotmp;
			hangcnt = Hcount[AM];
 8002714:	4b3c      	ldr	r3, [pc, #240]	; (8002808 <SDR_demodAM_AGC+0xf8>)
{
 8002716:	b082      	sub	sp, #8
 8002718:	4f3c      	ldr	r7, [pc, #240]	; (800280c <SDR_demodAM_AGC+0xfc>)
 800271a:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
 800271e:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800282c <SDR_demodAM_AGC+0x11c>
			hangcnt = Hcount[AM];
 8002722:	f8b3 e000 	ldrh.w	lr, [r3]
 8002726:	683a      	ldr	r2, [r7, #0]

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8002728:	eddf 4a39 	vldr	s9, [pc, #228]	; 8002810 <SDR_demodAM_AGC+0x100>

		if(hangcnt == 0)
			pk  *= Decay[AM];

		// DC removal filter -----------------------
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800272c:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8002814 <SDR_demodAM_AGC+0x104>
 8002730:	ed98 7a00 	vldr	s14, [r8]
 8002734:	4b38      	ldr	r3, [pc, #224]	; (8002818 <SDR_demodAM_AGC+0x108>)
 8002736:	4d39      	ldr	r5, [pc, #228]	; (800281c <SDR_demodAM_AGC+0x10c>)
 8002738:	4c39      	ldr	r4, [pc, #228]	; (8002820 <SDR_demodAM_AGC+0x110>)
			pk  *= Decay[AM];
 800273a:	4e3a      	ldr	r6, [pc, #232]	; (8002824 <SDR_demodAM_AGC+0x114>)
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800273c:	edd0 7a01 	vldr	s15, [r0, #4]
 8002740:	edd0 6a00 	vldr	s13, [r0]
 8002744:	ee67 7aa7 	vmul.f32	s15, s15, s15
		audiotmp /= max(pk, AgcThreshold);
 8002748:	ed95 6a00 	vldr	s12, [r5]
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800274c:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8002750:	edcd 7a01 	vstr	s15, [sp, #4]
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8002754:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8002758:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800275c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 8002760:	bfa8      	it	ge
 8002762:	eef1 5ae7 	vsqrtge.f32	s11, s15
		if(pk < audiotmp)
 8002766:	edd3 7a00 	vldr	s15, [r3]
      *pOut = 0.0f;
 800276a:	bfb8      	it	lt
 800276c:	eef0 5a64 	vmovlt.f32	s11, s9
 8002770:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002778:	d504      	bpl.n	8002784 <SDR_demodAM_AGC+0x74>
			pk = audiotmp;
 800277a:	eef0 7a65 	vmov.f32	s15, s11
			hangcnt = Hcount[AM];
 800277e:	4672      	mov	r2, lr
			pk = audiotmp;
 8002780:	edc3 5a00 	vstr	s11, [r3]
		audiotmp /= max(pk, AgcThreshold);
 8002784:	fe87 6a86 	vmaxnm.f32	s12, s15, s12
 8002788:	eec5 6a86 	vdiv.f32	s13, s11, s12
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800278c:	eef0 5a66 	vmov.f32	s11, s13
		audiotmp /= max(pk, AgcThreshold);
 8002790:	edc4 6a00 	vstr	s13, [r4]
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002794:	eee7 5a05 	vfma.f32	s11, s14, s10
		if(hangcnt == 0)
 8002798:	b9da      	cbnz	r2, 80027d2 <SDR_demodAM_AGC+0xc2>
			pk  *= Decay[AM];
 800279a:	edd6 6a00 	vldr	s13, [r6]
	for(k=j=0; k<BSIZE*2; k+=2)
 800279e:	3008      	adds	r0, #8
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80027a0:	edcd 5a00 	vstr	s11, [sp]
			pk  *= Decay[AM];
 80027a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80027a8:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80027ac:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80027ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 80027b2:	ed9d 7a00 	vldr	s14, [sp]
			pk  *= Decay[AM];
 80027b6:	edc3 6a00 	vstr	s13, [r3]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80027ba:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80027be:	d1bd      	bne.n	800273c <SDR_demodAM_AGC+0x2c>
		// -----------------------------------------
	}
	PeakAudioValue=pk;
 80027c0:	4919      	ldr	r1, [pc, #100]	; (8002828 <SDR_demodAM_AGC+0x118>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	603a      	str	r2, [r7, #0]
 80027c6:	ed88 7a00 	vstr	s14, [r8]
 80027ca:	600b      	str	r3, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
}
 80027cc:	b002      	add	sp, #8
 80027ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80027d2:	edcd 5a00 	vstr	s11, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80027d6:	3008      	adds	r0, #8
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80027d8:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80027dc:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80027de:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 80027e2:	ed9d 7a00 	vldr	s14, [sp]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80027e6:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80027ea:	d1a7      	bne.n	800273c <SDR_demodAM_AGC+0x2c>
	PeakAudioValue=pk;
 80027ec:	490e      	ldr	r1, [pc, #56]	; (8002828 <SDR_demodAM_AGC+0x118>)
	if(hangcnt > 0)  hangcnt--;
 80027ee:	2a00      	cmp	r2, #0
	PeakAudioValue=pk;
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	603a      	str	r2, [r7, #0]
 80027f4:	ed88 7a00 	vstr	s14, [r8]
 80027f8:	600b      	str	r3, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
 80027fa:	dd01      	ble.n	8002800 <SDR_demodAM_AGC+0xf0>
 80027fc:	3a01      	subs	r2, #1
 80027fe:	603a      	str	r2, [r7, #0]
}
 8002800:	b002      	add	sp, #8
 8002802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002806:	bf00      	nop
 8002808:	2400624c 	.word	0x2400624c
 800280c:	2400b504 	.word	0x2400b504
 8002810:	00000000 	.word	0x00000000
 8002814:	3f75c28f 	.word	0x3f75c28f
 8002818:	2400b844 	.word	0x2400b844
 800281c:	240017e4 	.word	0x240017e4
 8002820:	24008c28 	.word	0x24008c28
 8002824:	24002020 	.word	0x24002020
 8002828:	2400727c 	.word	0x2400727c
 800282c:	24000710 	.word	0x24000710

08002830 <SDR_demodSSB_CW_AGC>:
//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8002830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002834:	4b3a      	ldr	r3, [pc, #232]	; (8002920 <SDR_demodSSB_CW_AGC+0xf0>)
 8002836:	f241 0e04 	movw	lr, #4100	; 0x1004
 800283a:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002938 <SDR_demodSSB_CW_AGC+0x108>
		if(pk < sav)
 800283e:	4a39      	ldr	r2, [pc, #228]	; (8002924 <SDR_demodSSB_CW_AGC+0xf4>)
 8002840:	4486      	add	lr, r0
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002842:	889f      	ldrh	r7, [r3, #4]
 8002844:	885e      	ldrh	r6, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002846:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800284a:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 800284c:	edd2 7a00 	vldr	s15, [r2]
 8002850:	f8d8 0000 	ldr.w	r0, [r8]
 8002854:	4d34      	ldr	r5, [pc, #208]	; (8002928 <SDR_demodSSB_CW_AGC+0xf8>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002856:	4c35      	ldr	r4, [pc, #212]	; (800292c <SDR_demodSSB_CW_AGC+0xfc>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002858:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 800293c <SDR_demodSSB_CW_AGC+0x10c>
 800285c:	e014      	b.n	8002888 <SDR_demodSSB_CW_AGC+0x58>
			if(CurrentMode == CW) pk  *= Decay[CW];
 800285e:	f894 c000 	ldrb.w	ip, [r4]
 8002862:	f1bc 0f03 	cmp.w	ip, #3
 8002866:	d052      	beq.n	800290e <SDR_demodSSB_CW_AGC+0xde>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002868:	f1bc 0f01 	cmp.w	ip, #1
 800286c:	ed92 7a00 	vldr	s14, [r2]
 8002870:	bf0c      	ite	eq
 8002872:	edda 7a01 	vldreq	s15, [sl, #4]
 8002876:	edda 7a02 	vldrne	s15, [sl, #8]
 800287a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800287e:	edc2 7a00 	vstr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002882:	3308      	adds	r3, #8
 8002884:	459e      	cmp	lr, r3
 8002886:	d02d      	beq.n	80028e4 <SDR_demodSSB_CW_AGC+0xb4>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002888:	ed93 7a00 	vldr	s14, [r3]
 800288c:	ed53 6a01 	vldr	s13, [r3, #-4]
 8002890:	ee27 7a07 	vmul.f32	s14, s14, s14
 8002894:	eea6 7aa6 	vfma.f32	s14, s13, s13
      *pOut = sqrtf(in);
 8002898:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 800289c:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80028a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a4:	dd0f      	ble.n	80028c6 <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80028a6:	f894 c000 	ldrb.w	ip, [r4]
			pk = sav;
 80028aa:	ed82 6a00 	vstr	s12, [r2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80028ae:	f1bc 0f03 	cmp.w	ip, #3
 80028b2:	d026      	beq.n	8002902 <SDR_demodSSB_CW_AGC+0xd2>
 80028b4:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80028b8:	f1bc 0f01 	cmp.w	ip, #1
 80028bc:	bf0c      	ite	eq
 80028be:	4630      	moveq	r0, r6
 80028c0:	4638      	movne	r0, r7
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80028c2:	ed53 6a01 	vldr	s13, [r3, #-4]
 80028c6:	ed95 7a00 	vldr	s14, [r5]
 80028ca:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80028ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028d2:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 80028d6:	2800      	cmp	r0, #0
 80028d8:	d0c1      	beq.n	800285e <SDR_demodSSB_CW_AGC+0x2e>
	for(k=j=0; k<BSIZE*2; k+=2)
 80028da:	3308      	adds	r3, #8
		}
	}
	PeakAudioValue=pk;
 80028dc:	edd2 7a00 	vldr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 80028e0:	459e      	cmp	lr, r3
 80028e2:	d1d1      	bne.n	8002888 <SDR_demodSSB_CW_AGC+0x58>
 80028e4:	4a12      	ldr	r2, [pc, #72]	; (8002930 <SDR_demodSSB_CW_AGC+0x100>)
	if(hangcnt > 0)  hangcnt--;
 80028e6:	2800      	cmp	r0, #0
	PeakAudioValue=pk;
 80028e8:	4b12      	ldr	r3, [pc, #72]	; (8002934 <SDR_demodSSB_CW_AGC+0x104>)
 80028ea:	f8c8 0000 	str.w	r0, [r8]
 80028ee:	ed82 6a00 	vstr	s12, [r2]
 80028f2:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 80028f6:	dd02      	ble.n	80028fe <SDR_demodSSB_CW_AGC+0xce>
 80028f8:	3801      	subs	r0, #1
 80028fa:	f8c8 0000 	str.w	r0, [r8]
}
 80028fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002902:	eef0 7a46 	vmov.f32	s15, s12
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8002906:	ed53 6a01 	vldr	s13, [r3, #-4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800290a:	4648      	mov	r0, r9
 800290c:	e7db      	b.n	80028c6 <SDR_demodSSB_CW_AGC+0x96>
			if(CurrentMode == CW) pk  *= Decay[CW];
 800290e:	ed92 7a00 	vldr	s14, [r2]
 8002912:	edda 7a03 	vldr	s15, [sl, #12]
 8002916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800291a:	edc2 7a00 	vstr	s15, [r2]
 800291e:	e7b0      	b.n	8002882 <SDR_demodSSB_CW_AGC+0x52>
 8002920:	2400624c 	.word	0x2400624c
 8002924:	2400b844 	.word	0x2400b844
 8002928:	240017e4 	.word	0x240017e4
 800292c:	24002018 	.word	0x24002018
 8002930:	24000708 	.word	0x24000708
 8002934:	2400727c 	.word	0x2400727c
 8002938:	2400b504 	.word	0x2400b504
 800293c:	24002020 	.word	0x24002020

08002940 <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 8002940:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 8002942:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 8002946:	b082      	sub	sp, #8
 8002948:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 8002950:	f7fd fcc6 	bl	80002e0 <strlen>
	if( call_len > 6 ) {
 8002954:	2806      	cmp	r0, #6
 8002956:	f200 808f 	bhi.w	8002a78 <pack_call+0x138>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 800295a:	78a2      	ldrb	r2, [r4, #2]
 800295c:	4b5b      	ldr	r3, [pc, #364]	; (8002acc <pack_call+0x18c>)
 800295e:	5cd2      	ldrb	r2, [r2, r3]
 8002960:	0752      	lsls	r2, r2, #29
 8002962:	d57c      	bpl.n	8002a5e <pack_call+0x11e>
		for (i=0; i<call_len; i++) {
 8002964:	b120      	cbz	r0, 8002970 <pack_call+0x30>
			call6[i]=callsign[i];
 8002966:	4602      	mov	r2, r0
 8002968:	4621      	mov	r1, r4
 800296a:	4668      	mov	r0, sp
 800296c:	f00e fa1a 	bl	8010da4 <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 8002970:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 8002974:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8002978:	fa5f fe8c 	uxtb.w	lr, ip
 800297c:	f1be 0f09 	cmp.w	lr, #9
 8002980:	d908      	bls.n	8002994 <pack_call+0x54>
	if( ch == 32 ) {  //space
 8002982:	2b20      	cmp	r3, #32
 8002984:	f000 809a 	beq.w	8002abc <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8002988:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800298c:	2a19      	cmp	r2, #25
 800298e:	d976      	bls.n	8002a7e <pack_call+0x13e>
	return -1;
 8002990:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8002994:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8002998:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800299c:	fa5f f48c 	uxtb.w	r4, ip
 80029a0:	2c09      	cmp	r4, #9
 80029a2:	d907      	bls.n	80029b4 <pack_call+0x74>
	if( ch == 32 ) {  //space
 80029a4:	2b20      	cmp	r3, #32
 80029a6:	f000 8087 	beq.w	8002ab8 <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80029aa:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80029ae:	2a19      	cmp	r2, #25
 80029b0:	d979      	bls.n	8002aa6 <pack_call+0x166>
	return -1;
 80029b2:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80029b4:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 80029b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80029bc:	b2d2      	uxtb	r2, r2
 80029be:	2a09      	cmp	r2, #9
 80029c0:	d906      	bls.n	80029d0 <pack_call+0x90>
	if( ch == 32 ) {  //space
 80029c2:	2b20      	cmp	r3, #32
 80029c4:	d076      	beq.n	8002ab4 <pack_call+0x174>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80029c6:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80029ca:	2a19      	cmp	r2, #25
 80029cc:	d968      	bls.n	8002aa0 <pack_call+0x160>
	return -1;
 80029ce:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80029d0:	f89d 1003 	ldrb.w	r1, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 80029d4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b09      	cmp	r3, #9
 80029dc:	d906      	bls.n	80029ec <pack_call+0xac>
	if( ch == 32 ) {  //space
 80029de:	2920      	cmp	r1, #32
 80029e0:	d066      	beq.n	8002ab0 <pack_call+0x170>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80029e2:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 80029e6:	2b19      	cmp	r3, #25
 80029e8:	d956      	bls.n	8002a98 <pack_call+0x158>
	return -1;
 80029ea:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80029ec:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 80029f0:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 80029f4:	b2c9      	uxtb	r1, r1
 80029f6:	2909      	cmp	r1, #9
 80029f8:	d906      	bls.n	8002a08 <pack_call+0xc8>
	if( ch == 32 ) {  //space
 80029fa:	2820      	cmp	r0, #32
 80029fc:	d061      	beq.n	8002ac2 <pack_call+0x182>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80029fe:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 8002a02:	2919      	cmp	r1, #25
 8002a04:	d940      	bls.n	8002a88 <pack_call+0x148>
	return -1;
 8002a06:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8002a08:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 8002a0c:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 8002a10:	b2c0      	uxtb	r0, r0
 8002a12:	2809      	cmp	r0, #9
 8002a14:	d907      	bls.n	8002a26 <pack_call+0xe6>
	if( ch == 32 ) {  //space
 8002a16:	f1bc 0f20 	cmp.w	ip, #32
 8002a1a:	d054      	beq.n	8002ac6 <pack_call+0x186>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8002a1c:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 8002a20:	2819      	cmp	r0, #25
 8002a22:	d935      	bls.n	8002a90 <pack_call+0x150>
	return -1;
 8002a24:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 8002a26:	f04f 0c24 	mov.w	ip, #36	; 0x24
	n = n*10+call6[2];
	n = n*27+call6[3]-10;
 8002a2a:	3b0a      	subs	r3, #10
	n = n*27+call6[4]-10;
 8002a2c:	390a      	subs	r1, #10
	n = n*27+call6[5]-10;
 8002a2e:	380a      	subs	r0, #10
	n = n*36+call6[1];
 8002a30:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 8002a34:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002a38:	eb02 024c 	add.w	r2, r2, ip, lsl #1
	n = n*27+call6[3]-10;
 8002a3c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002a40:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8002a44:	4413      	add	r3, r2
	n = n*27+call6[4]-10;
 8002a46:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002a4a:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002a4e:	440b      	add	r3, r1
	n = n*27+call6[5]-10;
 8002a50:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002a54:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002a58:	4418      	add	r0, r3
	return n;
}
 8002a5a:	b002      	add	sp, #8
 8002a5c:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 8002a5e:	7862      	ldrb	r2, [r4, #1]
 8002a60:	5cd3      	ldrb	r3, [r2, r3]
 8002a62:	075b      	lsls	r3, r3, #29
 8002a64:	d584      	bpl.n	8002970 <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 8002a66:	2800      	cmp	r0, #0
 8002a68:	d082      	beq.n	8002970 <pack_call+0x30>
			call6[i]=callsign[i-1];
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	4621      	mov	r1, r4
 8002a6e:	f10d 0001 	add.w	r0, sp, #1
 8002a72:	f00e f997 	bl	8010da4 <memcpy>
 8002a76:	e77b      	b.n	8002970 <pack_call+0x30>
		return 0;
 8002a78:	2000      	movs	r0, #0
}
 8002a7a:	b002      	add	sp, #8
 8002a7c:	bd10      	pop	{r4, pc}
		return ch-55;
 8002a7e:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 8002a82:	fa5f fe8c 	uxtb.w	lr, ip
 8002a86:	e785      	b.n	8002994 <pack_call+0x54>
 8002a88:	f1a0 0137 	sub.w	r1, r0, #55	; 0x37
 8002a8c:	b2c9      	uxtb	r1, r1
 8002a8e:	e7bb      	b.n	8002a08 <pack_call+0xc8>
 8002a90:	f1ac 0037 	sub.w	r0, ip, #55	; 0x37
 8002a94:	b2c0      	uxtb	r0, r0
 8002a96:	e7c6      	b.n	8002a26 <pack_call+0xe6>
 8002a98:	f1a1 0337 	sub.w	r3, r1, #55	; 0x37
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	e7a5      	b.n	80029ec <pack_call+0xac>
 8002aa0:	3b37      	subs	r3, #55	; 0x37
 8002aa2:	b2da      	uxtb	r2, r3
 8002aa4:	e794      	b.n	80029d0 <pack_call+0x90>
 8002aa6:	f1a3 0c37 	sub.w	ip, r3, #55	; 0x37
 8002aaa:	fa5f f48c 	uxtb.w	r4, ip
 8002aae:	e781      	b.n	80029b4 <pack_call+0x74>
		return 36;
 8002ab0:	2324      	movs	r3, #36	; 0x24
 8002ab2:	e79b      	b.n	80029ec <pack_call+0xac>
 8002ab4:	2224      	movs	r2, #36	; 0x24
 8002ab6:	e78b      	b.n	80029d0 <pack_call+0x90>
 8002ab8:	2424      	movs	r4, #36	; 0x24
 8002aba:	e77b      	b.n	80029b4 <pack_call+0x74>
 8002abc:	f04f 0e24 	mov.w	lr, #36	; 0x24
 8002ac0:	e768      	b.n	8002994 <pack_call+0x54>
 8002ac2:	2124      	movs	r1, #36	; 0x24
 8002ac4:	e7a0      	b.n	8002a08 <pack_call+0xc8>
 8002ac6:	2024      	movs	r0, #36	; 0x24
 8002ac8:	e7ad      	b.n	8002a26 <pack_call+0xe6>
 8002aca:	bf00      	nop
 8002acc:	0801e21d 	.word	0x0801e21d

08002ad0 <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 8002ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			0,0,0,0,1,0,0,1,0,0,1,1,1,0,1,1,0,0,1,1,
			0,1,0,0,0,1,1,1,0,0,0,0,0,1,0,1,0,0,1,1,
			0,0,0,0,0,0,0,1,1,0,1,0,1,1,0,0,0,1,1,0,
			0,0
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8002ad4:	4abb      	ldr	r2, [pc, #748]	; (8002dc4 <get_wspr_channel_symbols+0x2f4>)
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 8002ad6:	2300      	movs	r3, #0
{
 8002ad8:	4605      	mov	r5, r0
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8002ada:	4614      	mov	r4, r2
{
 8002adc:	ed2d 8b02 	vpush	{d8}
 8002ae0:	b0ed      	sub	sp, #436	; 0x1b4
 8002ae2:	af00      	add	r7, sp, #0
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 8002ae4:	f890 c000 	ldrb.w	ip, [r0]
	memset(message,0,sizeof(char)*23);
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8002aea:	f107 0634 	add.w	r6, r7, #52	; 0x34
{
 8002aee:	6039      	str	r1, [r7, #0]
	memset(message,0,sizeof(char)*23);
 8002af0:	f8c7 302f 	str.w	r3, [r7, #47]	; 0x2f
 8002af4:	e9c7 3307 	strd	r3, r3, [r7, #28]
 8002af8:	e9c7 3309 	strd	r3, r3, [r7, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8002afc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002afe:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b02:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b04:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b08:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 8002b0c:	f1bc 0f00 	cmp.w	ip, #0
 8002b10:	d00d      	beq.n	8002b2e <get_wspr_channel_symbols+0x5e>
 8002b12:	f107 021c 	add.w	r2, r7, #28
 8002b16:	1c6b      	adds	r3, r5, #1
 8002b18:	43e8      	mvns	r0, r5
 8002b1a:	4664      	mov	r4, ip
 8002b1c:	e000      	b.n	8002b20 <get_wspr_channel_symbols+0x50>
 8002b1e:	b134      	cbz	r4, 8002b2e <get_wspr_channel_symbols+0x5e>
		message[i]=rawmessage[i];
 8002b20:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 8002b24:	f813 4b01 	ldrb.w	r4, [r3], #1
 8002b28:	18c1      	adds	r1, r0, r3
 8002b2a:	2917      	cmp	r1, #23
 8002b2c:	d1f7      	bne.n	8002b1e <get_wspr_channel_symbols+0x4e>
		i++;
	}

	size_t i1=strcspn(message," ");
 8002b2e:	49a6      	ldr	r1, [pc, #664]	; (8002dc8 <get_wspr_channel_symbols+0x2f8>)
 8002b30:	f107 001c 	add.w	r0, r7, #28
 8002b34:	f00e fe22 	bl	801177c <strcspn>
	size_t i2=strcspn(message,"/");
 8002b38:	49a4      	ldr	r1, [pc, #656]	; (8002dcc <get_wspr_channel_symbols+0x2fc>)
	size_t i1=strcspn(message," ");
 8002b3a:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 8002b3c:	f107 001c 	add.w	r0, r7, #28
 8002b40:	f00e fe1c 	bl	801177c <strcspn>
	size_t i3=strcspn(message,"<");
 8002b44:	49a2      	ldr	r1, [pc, #648]	; (8002dd0 <get_wspr_channel_symbols+0x300>)
	size_t i2=strcspn(message,"/");
 8002b46:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 8002b48:	f107 001c 	add.w	r0, r7, #28
 8002b4c:	f00e fe16 	bl	801177c <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8002b50:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 8002b52:	49a0      	ldr	r1, [pc, #640]	; (8002dd4 <get_wspr_channel_symbols+0x304>)
	size_t i3=strcspn(message,"<");
 8002b54:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 8002b56:	f107 001c 	add.w	r0, r7, #28
 8002b5a:	f00e fe0f 	bl	801177c <strcspn>
 8002b5e:	4680      	mov	r8, r0
	size_t mlen=strlen(message);
 8002b60:	f107 001c 	add.w	r0, r7, #28
 8002b64:	f7fd fbbc 	bl	80002e0 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8002b68:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 8002b6a:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8002b6c:	d804      	bhi.n	8002b78 <get_wspr_channel_symbols+0xa8>
 8002b6e:	4286      	cmp	r6, r0
 8002b70:	d102      	bne.n	8002b78 <get_wspr_channel_symbols+0xa8>
 8002b72:	4285      	cmp	r5, r0
 8002b74:	f000 8136 	beq.w	8002de4 <get_wspr_channel_symbols+0x314>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 8002b78:	b90d      	cbnz	r5, 8002b7e <get_wspr_channel_symbols+0xae>
 8002b7a:	4598      	cmp	r8, r3
 8002b7c:	d37e      	bcc.n	8002c7c <get_wspr_channel_symbols+0x1ac>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 8002b7e:	429e      	cmp	r6, r3
 8002b80:	d307      	bcc.n	8002b92 <get_wspr_channel_symbols+0xc2>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 8002b82:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 8002b84:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	ecbd 8b02 	vpop	{d8}
 8002b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 8002b92:	498d      	ldr	r1, [pc, #564]	; (8002dc8 <get_wspr_channel_symbols+0x2f8>)
 8002b94:	f107 001c 	add.w	r0, r7, #28
 8002b98:	f00e fe02 	bl	80117a0 <strtok>
 8002b9c:	4604      	mov	r4, r0
 8002b9e:	4682      	mov	sl, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 8002ba0:	2e00      	cmp	r6, #0
 8002ba2:	d0ee      	beq.n	8002b82 <get_wspr_channel_symbols+0xb2>
 8002ba4:	f7fd fb9c 	bl	80002e0 <strlen>
 8002ba8:	42b0      	cmp	r0, r6
 8002baa:	d3ea      	bcc.n	8002b82 <get_wspr_channel_symbols+0xb2>
		powstr = strtok (NULL," ");
 8002bac:	4986      	ldr	r1, [pc, #536]	; (8002dc8 <get_wspr_channel_symbols+0x2f8>)
 8002bae:	2000      	movs	r0, #0
 8002bb0:	f00e fdf6 	bl	80117a0 <strtok>
		int power = atoi (powstr);
 8002bb4:	f00e f8c8 	bl	8010d48 <atoi>
		if( power < 0 ) power=0;
 8002bb8:	283c      	cmp	r0, #60	; 0x3c
 8002bba:	4605      	mov	r5, r0
		power=power+nu[power%10];
 8002bbc:	4b86      	ldr	r3, [pc, #536]	; (8002dd8 <get_wspr_channel_symbols+0x308>)
 8002bbe:	bfa8      	it	ge
 8002bc0:	253c      	movge	r5, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 8002bc2:	4982      	ldr	r1, [pc, #520]	; (8002dcc <get_wspr_channel_symbols+0x2fc>)
 8002bc4:	4620      	mov	r0, r4
 8002bc6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
		power=power+nu[power%10];
 8002bca:	fba3 2305 	umull	r2, r3, r3, r5
 8002bce:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002bd2:	08db      	lsrs	r3, r3, #3
 8002bd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002bd8:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
 8002bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be0:	441d      	add	r5, r3
	size_t i1 = strcspn(callsign,"/");
 8002be2:	f00e fdcb 	bl	801177c <strcspn>
	if( callsign[i1+2] == 0 ) {
 8002be6:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 8002bea:	4606      	mov	r6, r0
	if( callsign[i1+2] == 0 ) {
 8002bec:	f814 3008 	ldrb.w	r3, [r4, r8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 843f 	beq.w	8003474 <get_wspr_channel_symbols+0x9a4>
	} else if( callsign[i1+3]==0 ) {
 8002bf6:	eb04 0900 	add.w	r9, r4, r0
 8002bfa:	f899 3003 	ldrb.w	r3, [r9, #3]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f040 8522 	bne.w	8003648 <get_wspr_channel_symbols+0xb78>
		for (i=0; i<i1; i++) {
 8002c04:	b300      	cbz	r0, 8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c06:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 8002c08:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 8002c0a:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8002c0e:	d01b      	beq.n	8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c10:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8002c12:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8002c14:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8002c18:	d016      	beq.n	8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c1a:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 8002c1c:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 8002c1e:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8002c22:	d011      	beq.n	8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c24:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 8002c26:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 8002c28:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8002c2c:	d00c      	beq.n	8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c2e:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 8002c30:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 8002c32:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 8002c36:	d007      	beq.n	8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c38:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 8002c3a:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 8002c3c:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8002c40:	d002      	beq.n	8002c48 <get_wspr_channel_symbols+0x178>
			call6[i]=callsign[i];
 8002c42:	79a3      	ldrb	r3, [r4, #6]
 8002c44:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		*n=pack_call(call6);
 8002c48:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	ee08 3a10 	vmov	s16, r3
 8002c52:	f7ff fe75 	bl	8002940 <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8002c56:	f899 3001 	ldrb.w	r3, [r9, #1]
 8002c5a:	f81a 2008 	ldrb.w	r2, [sl, r8]
		*n=pack_call(call6);
 8002c5e:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8002c60:	3b30      	subs	r3, #48	; 0x30
 8002c62:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002c66:	eb02 0243 	add.w	r2, r2, r3, lsl #1
		*m=60000 + 26 + *m;
 8002c6a:	f64e 234a 	movw	r3, #59978	; 0xea4a
 8002c6e:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8002c70:	01db      	lsls	r3, r3, #7
		*nadd=1;
 8002c72:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 8002c74:	3541      	adds	r5, #65	; 0x41
 8002c76:	4428      	add	r0, r5
 8002c78:	18c5      	adds	r5, r0, r3
		n=n1;
 8002c7a:	e11a      	b.n	8002eb2 <get_wspr_channel_symbols+0x3e2>
		callsign=strtok(message,"<> ");
 8002c7c:	4957      	ldr	r1, [pc, #348]	; (8002ddc <get_wspr_channel_symbols+0x30c>)
 8002c7e:	f107 001c 	add.w	r0, r7, #28
 8002c82:	f00e fd8d 	bl	80117a0 <strtok>
		grid=strtok(NULL," ");
 8002c86:	4950      	ldr	r1, [pc, #320]	; (8002dc8 <get_wspr_channel_symbols+0x2f8>)
		callsign=strtok(message,"<> ");
 8002c88:	4606      	mov	r6, r0
		grid=strtok(NULL," ");
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	f00e fd88 	bl	80117a0 <strtok>
		powstr=strtok(NULL," ");
 8002c90:	494d      	ldr	r1, [pc, #308]	; (8002dc8 <get_wspr_channel_symbols+0x2f8>)
		grid=strtok(NULL," ");
 8002c92:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 8002c94:	2000      	movs	r0, #0
 8002c96:	f00e fd83 	bl	80117a0 <strtok>
		callsign=strtok(message,"<> ");
 8002c9a:	46b0      	mov	r8, r6
		int power = atoi(powstr);
 8002c9c:	f00e f854 	bl	8010d48 <atoi>
		if( power < 0 ) power=0;
 8002ca0:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8002ca2:	4b4d      	ldr	r3, [pc, #308]	; (8002dd8 <get_wspr_channel_symbols+0x308>)
 8002ca4:	bfa8      	it	ge
 8002ca6:	203c      	movge	r0, #60	; 0x3c
 8002ca8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8002cac:	4630      	mov	r0, r6
		power=power+nu[power%10];
 8002cae:	fba3 1302 	umull	r1, r3, r3, r2
 8002cb2:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8002cb6:	08db      	lsrs	r3, r3, #3
 8002cb8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002cbc:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 8002cc0:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 8002cc4:	442a      	add	r2, r5
		ntype=-(power+1);
 8002cc6:	43d5      	mvns	r5, r2
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8002cc8:	f7fd fb0a 	bl	80002e0 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8002ccc:	4b44      	ldr	r3, [pc, #272]	; (8002de0 <get_wspr_channel_symbols+0x310>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8002cce:	07b1      	lsls	r1, r6, #30
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8002cd0:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8002cd2:	f000 8296 	beq.w	8003202 <get_wspr_channel_symbols+0x732>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 8002cd6:	4632      	mov	r2, r6
 8002cd8:	07d2      	lsls	r2, r2, #31
 8002cda:	f140 8366 	bpl.w	80033aa <get_wspr_channel_symbols+0x8da>
		while (length > 12)
 8002cde:	280c      	cmp	r0, #12
 8002ce0:	f240 8514 	bls.w	800370c <get_wspr_channel_symbols+0xc3c>
 8002ce4:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	4619      	mov	r1, r3
 8002cea:	46a1      	mov	r9, r4
 8002cec:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 8002cee:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 8002cf2:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 8002cf4:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 8002cf8:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			c += ((uint32_t)k[11])<<24;
 8002cfc:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 8002d00:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 8002d02:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			a += ((uint32_t)k[2])<<16;
 8002d06:	f816 3c0a 	ldrb.w	r3, [r6, #-10]
 8002d0a:	ea4f 4403 	mov.w	r4, r3, lsl #16
			c += k[8];
 8002d0e:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			c += ((uint32_t)k[11])<<24;
 8002d12:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8002d14:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 8002d18:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 8002d1c:	eb04 2403 	add.w	r4, r4, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 8002d20:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 8002d24:	4472      	add	r2, lr
			a += k[0];
 8002d26:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 8002d2a:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 8002d2e:	4474      	add	r4, lr
			b += ((uint32_t)k[5])<<8;
 8002d30:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 8002d34:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 8002d38:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 8002d3c:	eb04 640e 	add.w	r4, r4, lr, lsl #24
 8002d40:	46b6      	mov	lr, r6
		while (length > 12)
 8002d42:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8002d46:	eba4 0402 	sub.w	r4, r4, r2
 8002d4a:	4464      	add	r4, ip
			b += k[4];
 8002d4c:	f816 cc14 	ldrb.w	ip, [r6, #-20]
			b += ((uint32_t)k[7])<<24;
 8002d50:	4463      	add	r3, ip
 8002d52:	f816 cc11 	ldrb.w	ip, [r6, #-17]
			mix(a,b,c);
 8002d56:	ea84 7432 	eor.w	r4, r4, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 8002d5a:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 8002d5e:	440b      	add	r3, r1
			mix(a,b,c);
 8002d60:	4621      	mov	r1, r4
 8002d62:	441a      	add	r2, r3
 8002d64:	eba3 0304 	sub.w	r3, r3, r4
 8002d68:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 8002d6c:	4411      	add	r1, r2
 8002d6e:	eba2 0203 	sub.w	r2, r2, r3
 8002d72:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8002d76:	440b      	add	r3, r1
 8002d78:	eba1 0102 	sub.w	r1, r1, r2
 8002d7c:	ea81 4432 	eor.w	r4, r1, r2, ror #16
 8002d80:	441a      	add	r2, r3
 8002d82:	eba3 0304 	sub.w	r3, r3, r4
 8002d86:	eb04 0c02 	add.w	ip, r4, r2
 8002d8a:	ea83 3174 	eor.w	r1, r3, r4, ror #13
 8002d8e:	eba2 0201 	sub.w	r2, r2, r1
 8002d92:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8002d96:	4461      	add	r1, ip
		while (length > 12)
 8002d98:	d8a9      	bhi.n	8002cee <get_wspr_channel_symbols+0x21e>
 8002d9a:	464c      	mov	r4, r9
 8002d9c:	4663      	mov	r3, ip
 8002d9e:	46f0      	mov	r8, lr
		switch(length)                   /* all the case statements fall through */
 8002da0:	3801      	subs	r0, #1
 8002da2:	280b      	cmp	r0, #11
 8002da4:	f200 82bd 	bhi.w	8003322 <get_wspr_channel_symbols+0x852>
 8002da8:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002dac:	029b029f 	.word	0x029b029f
 8002db0:	02930297 	.word	0x02930297
 8002db4:	028c0290 	.word	0x028c0290
 8002db8:	02840288 	.word	0x02840288
 8002dbc:	027d0281 	.word	0x027d0281
 8002dc0:	02750279 	.word	0x02750279
 8002dc4:	08014f78 	.word	0x08014f78
 8002dc8:	0801b250 	.word	0x0801b250
 8002dcc:	0801b078 	.word	0x0801b078
 8002dd0:	0801b07c 	.word	0x0801b07c
 8002dd4:	0801b080 	.word	0x0801b080
 8002dd8:	cccccccd 	.word	0xcccccccd
 8002ddc:	0801b084 	.word	0x0801b084
 8002de0:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8002de4:	49ce      	ldr	r1, [pc, #824]	; (8003120 <get_wspr_channel_symbols+0x650>)
 8002de6:	f107 001c 	add.w	r0, r7, #28
 8002dea:	f00e fcd9 	bl	80117a0 <strtok>
		grid = strtok(NULL," ");
 8002dee:	49cc      	ldr	r1, [pc, #816]	; (8003120 <get_wspr_channel_symbols+0x650>)
		callsign = strtok(message," ");
 8002df0:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8002df2:	2000      	movs	r0, #0
 8002df4:	f00e fcd4 	bl	80117a0 <strtok>
		powstr = strtok(NULL," ");
 8002df8:	49c9      	ldr	r1, [pc, #804]	; (8003120 <get_wspr_channel_symbols+0x650>)
		grid = strtok(NULL," ");
 8002dfa:	4606      	mov	r6, r0
		powstr = strtok(NULL," ");
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f00e fccf 	bl	80117a0 <strtok>
		int power = atoi(powstr);
 8002e02:	f00d ffa1 	bl	8010d48 <atoi>
 8002e06:	4605      	mov	r5, r0
		n = pack_call(callsign);
 8002e08:	4620      	mov	r0, r4
 8002e0a:	f7ff fd99 	bl	8002940 <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8002e0e:	7833      	ldrb	r3, [r6, #0]
		n = pack_call(callsign);
 8002e10:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8002e12:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	2a09      	cmp	r2, #9
 8002e1a:	d908      	bls.n	8002e2e <get_wspr_channel_symbols+0x35e>
	if( ch == 32 ) {  //space
 8002e1c:	2b20      	cmp	r3, #32
 8002e1e:	f000 845c 	beq.w	80036da <get_wspr_channel_symbols+0xc0a>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002e22:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8002e26:	b2d2      	uxtb	r2, r2
	return -1;
 8002e28:	2a12      	cmp	r2, #18
 8002e2a:	bf28      	it	cs
 8002e2c:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8002e2e:	7871      	ldrb	r1, [r6, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8002e30:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b09      	cmp	r3, #9
 8002e38:	d908      	bls.n	8002e4c <get_wspr_channel_symbols+0x37c>
	if( ch == 32 ) {  //space
 8002e3a:	2920      	cmp	r1, #32
 8002e3c:	f000 844a 	beq.w	80036d4 <get_wspr_channel_symbols+0xc04>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002e40:	f1a1 0341 	sub.w	r3, r1, #65	; 0x41
 8002e44:	b2db      	uxtb	r3, r3
	return -1;
 8002e46:	2b12      	cmp	r3, #18
 8002e48:	bf28      	it	cs
 8002e4a:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8002e4c:	78b1      	ldrb	r1, [r6, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8002e4e:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 8002e52:	b2c0      	uxtb	r0, r0
 8002e54:	2809      	cmp	r0, #9
 8002e56:	d907      	bls.n	8002e68 <get_wspr_channel_symbols+0x398>
	if( ch == 32 ) {  //space
 8002e58:	2920      	cmp	r1, #32
 8002e5a:	f000 8441 	beq.w	80036e0 <get_wspr_channel_symbols+0xc10>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002e5e:	3941      	subs	r1, #65	; 0x41
 8002e60:	b2c8      	uxtb	r0, r1
	return -1;
 8002e62:	2812      	cmp	r0, #18
 8002e64:	bf28      	it	cs
 8002e66:	20ff      	movcs	r0, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8002e68:	78f6      	ldrb	r6, [r6, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8002e6a:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 8002e6e:	b2c9      	uxtb	r1, r1
 8002e70:	2909      	cmp	r1, #9
 8002e72:	d908      	bls.n	8002e86 <get_wspr_channel_symbols+0x3b6>
	if( ch == 32 ) {  //space
 8002e74:	2e20      	cmp	r6, #32
 8002e76:	f000 8427 	beq.w	80036c8 <get_wspr_channel_symbols+0xbf8>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8002e7a:	f1a6 0141 	sub.w	r1, r6, #65	; 0x41
 8002e7e:	b2c9      	uxtb	r1, r1
	return -1;
 8002e80:	2912      	cmp	r1, #18
 8002e82:	bf28      	it	cs
 8002e84:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8002e86:	f06f 0609 	mvn.w	r6, #9
 8002e8a:	b21b      	sxth	r3, r3
 8002e8c:	fb06 f202 	mul.w	r2, r6, r2
 8002e90:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002e94:	32b3      	adds	r2, #179	; 0xb3
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	1a12      	subs	r2, r2, r0
 8002e9a:	20b4      	movs	r0, #180	; 0xb4
 8002e9c:	fb00 3302 	mla	r3, r0, r2, r3
 8002ea0:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8002ea4:	440b      	add	r3, r1
 8002ea6:	ee08 2a10 	vmov	s16, r2
 8002eaa:	eb05 13c3 	add.w	r3, r5, r3, lsl #7
	m=m*128+power+64;
 8002eae:	f103 0540 	add.w	r5, r3, #64	; 0x40
	it=0xFF & (n>>20);
 8002eb2:	0d23      	lsrs	r3, r4, #20
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8002eb4:	f3c5 4283 	ubfx	r2, r5, #18, #4
	memset(data,0,sizeof(data));
 8002eb8:	2600      	movs	r6, #0
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002eba:	ee18 0a10 	vmov	r0, s16
	it=0xFF & (n>>20);
 8002ebe:	743b      	strb	r3, [r7, #16]
	it=0xFF & (n>>12);
 8002ec0:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8002ec2:	eb02 1204 	add.w	r2, r2, r4, lsl #4
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002ec6:	4631      	mov	r1, r6
	it=0xFF & (n>>12);
 8002ec8:	747b      	strb	r3, [r7, #17]
	it=0xFF & (m>>10);
 8002eca:	12ab      	asrs	r3, r5, #10
	it=0xFF & (n>>4);
 8002ecc:	0924      	lsrs	r4, r4, #4
	data[3]=it;
 8002ece:	74fa      	strb	r2, [r7, #19]
	it=0xFF & (m>>10);
 8002ed0:	753b      	strb	r3, [r7, #20]
	it=0xFF & (m>>2);
 8002ed2:	10ab      	asrs	r3, r5, #2
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002ed4:	22b0      	movs	r2, #176	; 0xb0
	it=0xFF & (n>>4);
 8002ed6:	74bc      	strb	r4, [r7, #18]
	it=0xFF & (m>>2);
 8002ed8:	757b      	strb	r3, [r7, #21]
	it=(m & 0x03)<<6 ;
 8002eda:	01ab      	lsls	r3, r5, #6
	memset(data,0,sizeof(data));
 8002edc:	f8c7 6017 	str.w	r6, [r7, #23]
	it=(m & 0x03)<<6 ;
 8002ee0:	75bb      	strb	r3, [r7, #22]
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 8002ee2:	466b      	mov	r3, sp
			ENCODE(sym,encstate);
 8002ee4:	4d8f      	ldr	r5, [pc, #572]	; (8003124 <get_wspr_channel_symbols+0x654>)
	uint8_t channelbits[nbytes*8*2]; /* 162 rounded up */
 8002ee6:	ee08 3a90 	vmov	s17, r3
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8002eea:	f00d ff69 	bl	8010dc0 <memset>
	while(nbytes-- != 0) {
 8002eee:	f107 0310 	add.w	r3, r7, #16
 8002ef2:	4a8d      	ldr	r2, [pc, #564]	; (8003128 <get_wspr_channel_symbols+0x658>)
			ENCODE(sym,encstate);
 8002ef4:	4c8d      	ldr	r4, [pc, #564]	; (800312c <get_wspr_channel_symbols+0x65c>)
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002efc:	60fe      	str	r6, [r7, #12]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002efe:	68b8      	ldr	r0, [r7, #8]
	while(nbytes-- != 0) {
 8002f00:	3310      	adds	r3, #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f02:	68f9      	ldr	r1, [r7, #12]
 8002f04:	f810 9b01 	ldrb.w	r9, [r0], #1
 8002f08:	60b8      	str	r0, [r7, #8]
 8002f0a:	ea4f 10d9 	mov.w	r0, r9, lsr #7
 8002f0e:	f3c9 1880 	ubfx	r8, r9, #6, #1
 8002f12:	f3c9 1e40 	ubfx	lr, r9, #5, #1
 8002f16:	ea40 0141 	orr.w	r1, r0, r1, lsl #1
 8002f1a:	f3c9 1c00 	ubfx	ip, r9, #4, #1
 8002f1e:	f3c9 0680 	ubfx	r6, r9, #2, #1
 8002f22:	ea48 0841 	orr.w	r8, r8, r1, lsl #1
			ENCODE(sym,encstate);
 8002f26:	ea01 0005 	and.w	r0, r1, r5
 8002f2a:	4021      	ands	r1, r4
 8002f2c:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8002f30:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f34:	ea4e 0e48 	orr.w	lr, lr, r8, lsl #1
			ENCODE(sym,encstate);
 8002f38:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8002f3c:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8002f40:	b2c9      	uxtb	r1, r1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f42:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
			ENCODE(sym,encstate);
 8002f46:	f812 a001 	ldrb.w	sl, [r2, r1]
 8002f4a:	b2c0      	uxtb	r0, r0
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f4c:	f3c9 01c0 	ubfx	r1, r9, #3, #1
			ENCODE(sym,encstate);
 8002f50:	5c10      	ldrb	r0, [r2, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f52:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
			ENCODE(sym,encstate);
 8002f56:	ea4a 0a40 	orr.w	sl, sl, r0, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f5a:	f3c9 0040 	ubfx	r0, r9, #1, #1
 8002f5e:	ea46 0641 	orr.w	r6, r6, r1, lsl #1
 8002f62:	6079      	str	r1, [r7, #4]
 8002f64:	f009 0101 	and.w	r1, r9, #1
			ENCODE(sym,encstate);
 8002f68:	ea08 0905 	and.w	r9, r8, r5
 8002f6c:	ea08 0804 	and.w	r8, r8, r4
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f70:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
			ENCODE(sym,encstate);
 8002f74:	ea89 4919 	eor.w	r9, r9, r9, lsr #16
 8002f78:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 8002f7c:	ea89 2919 	eor.w	r9, r9, r9, lsr #8
 8002f80:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 8002f84:	fa5f f989 	uxtb.w	r9, r9
 8002f88:	fa5f f888 	uxtb.w	r8, r8
 8002f8c:	f812 9009 	ldrb.w	r9, [r2, r9]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f90:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
			ENCODE(sym,encstate);
 8002f94:	f812 8008 	ldrb.w	r8, [r2, r8]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8002f98:	60f9      	str	r1, [r7, #12]
			ENCODE(sym,encstate);
 8002f9a:	ea48 0949 	orr.w	r9, r8, r9, lsl #1
 8002f9e:	ea0e 0805 	and.w	r8, lr, r5
 8002fa2:	ea0e 0e04 	and.w	lr, lr, r4
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	ea88 4818 	eor.w	r8, r8, r8, lsr #16
 8002fac:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 8002fb0:	ea88 2818 	eor.w	r8, r8, r8, lsr #8
 8002fb4:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 8002fb8:	fa5f f888 	uxtb.w	r8, r8
 8002fbc:	fa5f fe8e 	uxtb.w	lr, lr
 8002fc0:	f812 8008 	ldrb.w	r8, [r2, r8]
 8002fc4:	f812 e00e 	ldrb.w	lr, [r2, lr]
 8002fc8:	ea4e 0848 	orr.w	r8, lr, r8, lsl #1
 8002fcc:	ea0c 0e05 	and.w	lr, ip, r5
 8002fd0:	ea0c 0c04 	and.w	ip, ip, r4
 8002fd4:	ea8e 4e1e 	eor.w	lr, lr, lr, lsr #16
 8002fd8:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8002fdc:	ea8e 2e1e 	eor.w	lr, lr, lr, lsr #8
 8002fe0:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 8002fe4:	fa5f fe8e 	uxtb.w	lr, lr
 8002fe8:	fa5f fc8c 	uxtb.w	ip, ip
 8002fec:	f812 e00e 	ldrb.w	lr, [r2, lr]
 8002ff0:	f812 c00c 	ldrb.w	ip, [r2, ip]
 8002ff4:	ea4c 0e4e 	orr.w	lr, ip, lr, lsl #1
 8002ff8:	ea01 0c05 	and.w	ip, r1, r5
 8002ffc:	4021      	ands	r1, r4
 8002ffe:	ea8c 4c1c 	eor.w	ip, ip, ip, lsr #16
 8003002:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 8003006:	ea8c 2c1c 	eor.w	ip, ip, ip, lsr #8
 800300a:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 800300e:	fa5f fc8c 	uxtb.w	ip, ip
 8003012:	b2c9      	uxtb	r1, r1
 8003014:	f812 c00c 	ldrb.w	ip, [r2, ip]
 8003018:	5c51      	ldrb	r1, [r2, r1]
 800301a:	ea41 0c4c 	orr.w	ip, r1, ip, lsl #1
 800301e:	ea06 0105 	and.w	r1, r6, r5
 8003022:	4026      	ands	r6, r4
 8003024:	ea81 4111 	eor.w	r1, r1, r1, lsr #16
 8003028:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 800302c:	ea81 2111 	eor.w	r1, r1, r1, lsr #8
 8003030:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003034:	b2c9      	uxtb	r1, r1
 8003036:	b2f6      	uxtb	r6, r6
 8003038:	5c51      	ldrb	r1, [r2, r1]
 800303a:	5d96      	ldrb	r6, [r2, r6]
 800303c:	ea46 0141 	orr.w	r1, r6, r1, lsl #1
 8003040:	ea00 0605 	and.w	r6, r0, r5
 8003044:	4020      	ands	r0, r4
 8003046:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 800304a:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 800304e:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003052:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003056:	b2f6      	uxtb	r6, r6
 8003058:	b2c0      	uxtb	r0, r0
 800305a:	5d96      	ldrb	r6, [r2, r6]
 800305c:	5c10      	ldrb	r0, [r2, r0]
 800305e:	ea40 0646 	orr.w	r6, r0, r6, lsl #1
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	4028      	ands	r0, r5
 8003066:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 800306a:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 800306e:	b2c0      	uxtb	r0, r0
 8003070:	f812 b000 	ldrb.w	fp, [r2, r0]
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	4020      	ands	r0, r4
 8003078:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 800307c:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003080:	b2c0      	uxtb	r0, r0
 8003082:	5c10      	ldrb	r0, [r2, r0]
 8003084:	ea40 0b4b 	orr.w	fp, r0, fp, lsl #1
			*symbols++ = sym >> 1;
 8003088:	ea4f 006a 	mov.w	r0, sl, asr #1
			*symbols++ = sym & 1;
 800308c:	f00a 0a01 	and.w	sl, sl, #1
			*symbols++ = sym >> 1;
 8003090:	f803 0c20 	strb.w	r0, [r3, #-32]
 8003094:	ea4f 0069 	mov.w	r0, r9, asr #1
			*symbols++ = sym & 1;
 8003098:	f009 0901 	and.w	r9, r9, #1
 800309c:	f803 ac1f 	strb.w	sl, [r3, #-31]
			*symbols++ = sym >> 1;
 80030a0:	f803 0c1e 	strb.w	r0, [r3, #-30]
 80030a4:	ea4f 0068 	mov.w	r0, r8, asr #1
			*symbols++ = sym & 1;
 80030a8:	f008 0801 	and.w	r8, r8, #1
 80030ac:	f803 9c1d 	strb.w	r9, [r3, #-29]
			*symbols++ = sym >> 1;
 80030b0:	f803 0c1c 	strb.w	r0, [r3, #-28]
 80030b4:	ea4f 006e 	mov.w	r0, lr, asr #1
			*symbols++ = sym & 1;
 80030b8:	f00e 0e01 	and.w	lr, lr, #1
 80030bc:	f803 8c1b 	strb.w	r8, [r3, #-27]
			*symbols++ = sym >> 1;
 80030c0:	f803 0c1a 	strb.w	r0, [r3, #-26]
 80030c4:	ea4f 006c 	mov.w	r0, ip, asr #1
			*symbols++ = sym & 1;
 80030c8:	f803 ec19 	strb.w	lr, [r3, #-25]
 80030cc:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 80030d0:	f803 0c18 	strb.w	r0, [r3, #-24]
 80030d4:	1048      	asrs	r0, r1, #1
			*symbols++ = sym & 1;
 80030d6:	f001 0101 	and.w	r1, r1, #1
 80030da:	f803 cc17 	strb.w	ip, [r3, #-23]
			*symbols++ = sym >> 1;
 80030de:	f803 0c16 	strb.w	r0, [r3, #-22]
 80030e2:	1070      	asrs	r0, r6, #1
			*symbols++ = sym & 1;
 80030e4:	f803 1c15 	strb.w	r1, [r3, #-21]
 80030e8:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 80030ec:	f803 0c14 	strb.w	r0, [r3, #-20]
 80030f0:	ea4f 006b 	mov.w	r0, fp, asr #1
	while(nbytes-- != 0) {
 80030f4:	f107 011b 	add.w	r1, r7, #27
			*symbols++ = sym & 1;
 80030f8:	f00b 0b01 	and.w	fp, fp, #1
			*symbols++ = sym >> 1;
 80030fc:	f803 0c12 	strb.w	r0, [r3, #-18]
	while(nbytes-- != 0) {
 8003100:	68b8      	ldr	r0, [r7, #8]
			*symbols++ = sym & 1;
 8003102:	f803 6c13 	strb.w	r6, [r3, #-19]
	while(nbytes-- != 0) {
 8003106:	4288      	cmp	r0, r1
			*symbols++ = sym & 1;
 8003108:	f803 bc11 	strb.w	fp, [r3, #-17]
	while(nbytes-- != 0) {
 800310c:	f47f aef7 	bne.w	8002efe <get_wspr_channel_symbols+0x42e>
 8003110:	f04f 0e00 	mov.w	lr, #0
 8003114:	f107 0b5c 	add.w	fp, r7, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003118:	f8df a014 	ldr.w	sl, [pc, #20]	; 8003130 <get_wspr_channel_symbols+0x660>
	i = p = 0;
 800311c:	46f4      	mov	ip, lr
 800311e:	e009      	b.n	8003134 <get_wspr_channel_symbols+0x664>
 8003120:	0801b250 	.word	0x0801b250
 8003124:	f2d05351 	.word	0xf2d05351
 8003128:	0801b098 	.word	0x0801b098
 800312c:	e4613c47 	.word	0xe4613c47
 8003130:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003134:	fa5f f58e 	uxtb.w	r5, lr
			tmp[j] = sym[p];
 8003138:	f50c 72d0 	add.w	r2, ip, #416	; 0x1a0
 800313c:	f107 0110 	add.w	r1, r7, #16
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003140:	2300      	movs	r3, #0
			p++;
 8003142:	f10c 0001 	add.w	r0, ip, #1
			tmp[j] = sym[p];
 8003146:	1854      	adds	r4, r2, r1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003148:	462a      	mov	r2, r5
 800314a:	02ad      	lsls	r5, r5, #10
 800314c:	18ad      	adds	r5, r5, r2
 800314e:	f143 0300 	adc.w	r3, r3, #0
 8003152:	052a      	lsls	r2, r5, #20
 8003154:	051e      	lsls	r6, r3, #20
 8003156:	18aa      	adds	r2, r5, r2
 8003158:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 800315c:	eb43 0306 	adc.w	r3, r3, r6
 8003160:	1892      	adds	r2, r2, r2
 8003162:	415b      	adcs	r3, r3
 8003164:	ea02 060a 	and.w	r6, r2, sl
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	0235      	lsls	r5, r6, #8
 800316e:	021a      	lsls	r2, r3, #8
 8003170:	19ad      	adds	r5, r5, r6
 8003172:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 8003176:	ea4f 4105 	mov.w	r1, r5, lsl #16
 800317a:	eb43 0202 	adc.w	r2, r3, r2
 800317e:	1869      	adds	r1, r5, r1
 8003180:	ea4f 4902 	mov.w	r9, r2, lsl #16
 8003184:	ea4f 2801 	mov.w	r8, r1, lsl #8
 8003188:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 800318c:	eb42 0209 	adc.w	r2, r2, r9
 8003190:	eb18 0606 	adds.w	r6, r8, r6
 8003194:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003198:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
 800319c:	eb43 0302 	adc.w	r3, r3, r2
 80031a0:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 80031a2:	2ba1      	cmp	r3, #161	; 0xa1
 80031a4:	f200 80fa 	bhi.w	800339c <get_wspr_channel_symbols+0x8cc>
			p++;
 80031a8:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 80031ac:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 80031b0:	f10e 0e01 	add.w	lr, lr, #1
 80031b4:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 80031b8:	f80b 2003 	strb.w	r2, [fp, r3]
	while (p < 162) {
 80031bc:	d1ba      	bne.n	8003134 <get_wspr_channel_symbols+0x664>
	memcpy(sym, tmp, sizeof(tmp));
 80031be:	22a2      	movs	r2, #162	; 0xa2
 80031c0:	4659      	mov	r1, fp
 80031c2:	ee18 0a10 	vmov	r0, s16
 80031c6:	f207 15a1 	addw	r5, r7, #417	; 0x1a1
 80031ca:	f00d fdeb 	bl	8010da4 <memcpy>
	for (i=0; i < 162; i++) {
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	f107 02ff 	add.w	r2, r7, #255	; 0xff
 80031d4:	48d3      	ldr	r0, [pc, #844]	; (8003524 <get_wspr_channel_symbols+0xa54>)
 80031d6:	1e59      	subs	r1, r3, #1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 80031d8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80031dc:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 80031e0:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 80031e4:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 80031e6:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 80031ea:	d1f5      	bne.n	80031d8 <get_wspr_channel_symbols+0x708>
	return 1;
 80031ec:	ee18 3a90 	vmov	r3, s17
 80031f0:	2001      	movs	r0, #1
}
 80031f2:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 80031f6:	469d      	mov	sp, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	ecbd 8b02 	vpop	{d8}
 80031fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 8003202:	280c      	cmp	r0, #12
 8003204:	f240 8263 	bls.w	80036ce <get_wspr_channel_symbols+0xbfe>
 8003208:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800320a:	461a      	mov	r2, r3
 800320c:	4619      	mov	r1, r3
 800320e:	46a6      	mov	lr, r4
			c += k[2];
 8003210:	f856 4c04 	ldr.w	r4, [r6, #-4]
			length -= 12;
 8003214:	380c      	subs	r0, #12
 8003216:	46b4      	mov	ip, r6
		while (length > 12)
 8003218:	360c      	adds	r6, #12
			c += k[2];
 800321a:	4422      	add	r2, r4
			mix(a,b,c);
 800321c:	f856 4c18 	ldr.w	r4, [r6, #-24]
		while (length > 12)
 8003220:	280c      	cmp	r0, #12
			mix(a,b,c);
 8003222:	eba4 0402 	sub.w	r4, r4, r2
 8003226:	4423      	add	r3, r4
 8003228:	ea83 7332 	eor.w	r3, r3, r2, ror #28
 800322c:	461c      	mov	r4, r3
			b += k[1];
 800322e:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8003232:	440b      	add	r3, r1
			mix(a,b,c);
 8003234:	4621      	mov	r1, r4
 8003236:	441a      	add	r2, r3
 8003238:	eba3 0304 	sub.w	r3, r3, r4
 800323c:	ea83 63b4 	eor.w	r3, r3, r4, ror #26
 8003240:	4411      	add	r1, r2
 8003242:	eba2 0203 	sub.w	r2, r2, r3
 8003246:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 800324a:	440b      	add	r3, r1
 800324c:	eba1 0102 	sub.w	r1, r1, r2
 8003250:	ea81 4132 	eor.w	r1, r1, r2, ror #16
 8003254:	441a      	add	r2, r3
 8003256:	460c      	mov	r4, r1
 8003258:	eba3 0301 	sub.w	r3, r3, r1
 800325c:	ea83 3171 	eor.w	r1, r3, r1, ror #13
 8003260:	4623      	mov	r3, r4
 8003262:	4413      	add	r3, r2
 8003264:	eba2 0201 	sub.w	r2, r2, r1
 8003268:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 800326c:	4419      	add	r1, r3
		while (length > 12)
 800326e:	d8cf      	bhi.n	8003210 <get_wspr_channel_symbols+0x740>
 8003270:	4674      	mov	r4, lr
 8003272:	46e0      	mov	r8, ip
		switch(length)
 8003274:	3801      	subs	r0, #1
 8003276:	280b      	cmp	r0, #11
 8003278:	d853      	bhi.n	8003322 <get_wspr_channel_symbols+0x852>
 800327a:	e8df f010 	tbh	[pc, r0, lsl #1]
 800327e:	0036      	.short	0x0036
 8003280:	017d013f 	.word	0x017d013f
 8003284:	01720179 	.word	0x01720179
 8003288:	0164016b 	.word	0x0164016b
 800328c:	0159015d 	.word	0x0159015d
 8003290:	014c0155 	.word	0x014c0155
 8003294:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 8003296:	f898 000b 	ldrb.w	r0, [r8, #11]
 800329a:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 800329e:	f898 000a 	ldrb.w	r0, [r8, #10]
 80032a2:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 80032a6:	f898 0009 	ldrb.w	r0, [r8, #9]
 80032aa:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 80032ae:	f898 0008 	ldrb.w	r0, [r8, #8]
 80032b2:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 80032b4:	f898 0007 	ldrb.w	r0, [r8, #7]
 80032b8:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 80032bc:	f898 0006 	ldrb.w	r0, [r8, #6]
 80032c0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 80032c4:	f898 0005 	ldrb.w	r0, [r8, #5]
 80032c8:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 80032cc:	f898 0004 	ldrb.w	r0, [r8, #4]
 80032d0:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 80032d2:	f898 0003 	ldrb.w	r0, [r8, #3]
 80032d6:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 80032da:	f898 0002 	ldrb.w	r0, [r8, #2]
 80032de:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 80032e2:	f898 0001 	ldrb.w	r0, [r8, #1]
 80032e6:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 80032ea:	f898 0000 	ldrb.w	r0, [r8]
 80032ee:	4403      	add	r3, r0
	final(a,b,c);
 80032f0:	404a      	eors	r2, r1
 80032f2:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 80032f6:	4043      	eors	r3, r0
 80032f8:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 80032fc:	4059      	eors	r1, r3
 80032fe:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 8003302:	ea80 0102 	eor.w	r1, r0, r2
 8003306:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 800330a:	404b      	eors	r3, r1
 800330c:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8003310:	405a      	eors	r2, r3
 8003312:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 8003316:	ea81 0203 	eor.w	r2, r1, r3
 800331a:	eba2 2333 	sub.w	r3, r2, r3, ror #8
	c=(32767&c);
 800331e:	f3c3 020e 	ubfx	r2, r3, #0, #15
		m=128*ihash + ntype + 64;
 8003322:	eb05 13c2 	add.w	r3, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 8003326:	f507 7180 	add.w	r1, r7, #256	; 0x100
 800332a:	2200      	movs	r2, #0
		j=strlen(grid);
 800332c:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 800332e:	ee08 1a10 	vmov	s16, r1
		m=128*ihash + ntype + 64;
 8003332:	f103 0540 	add.w	r5, r3, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 8003336:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 800333a:	f8c7 2103 	str.w	r2, [r7, #259]	; 0x103
		j=strlen(grid);
 800333e:	f7fc ffcf 	bl	80002e0 <strlen>
		for(i=0; i<j-1; i++) {
 8003342:	3801      	subs	r0, #1
 8003344:	2800      	cmp	r0, #0
 8003346:	dd20      	ble.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003348:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 800334a:	2801      	cmp	r0, #1
			grid6[i]=grid[i+1];
 800334c:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8003350:	d01b      	beq.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003352:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 8003354:	2802      	cmp	r0, #2
			grid6[i]=grid[i+1];
 8003356:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 800335a:	d016      	beq.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 800335c:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 800335e:	2803      	cmp	r0, #3
			grid6[i]=grid[i+1];
 8003360:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 8003364:	d011      	beq.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003366:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 8003368:	2804      	cmp	r0, #4
			grid6[i]=grid[i+1];
 800336a:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 800336e:	d00c      	beq.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003370:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 8003372:	2805      	cmp	r0, #5
			grid6[i]=grid[i+1];
 8003374:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 8003378:	d007      	beq.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 800337a:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 800337c:	2806      	cmp	r0, #6
			grid6[i]=grid[i+1];
 800337e:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 8003382:	d002      	beq.n	800338a <get_wspr_channel_symbols+0x8ba>
			grid6[i]=grid[i+1];
 8003384:	79e3      	ldrb	r3, [r4, #7]
 8003386:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		grid6[5]=grid[0];
 800338a:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 800338c:	ee18 0a10 	vmov	r0, s16
		grid6[5]=grid[0];
 8003390:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		n = pack_call(grid6);
 8003394:	f7ff fad4 	bl	8002940 <pack_call>
 8003398:	4604      	mov	r4, r0
 800339a:	e58a      	b.n	8002eb2 <get_wspr_channel_symbols+0x3e2>
	while (p < 162) {
 800339c:	f1bc 0fa1 	cmp.w	ip, #161	; 0xa1
 80033a0:	f10e 0e01 	add.w	lr, lr, #1
 80033a4:	f67f aec6 	bls.w	8003134 <get_wspr_channel_symbols+0x664>
 80033a8:	e709      	b.n	80031be <get_wspr_channel_symbols+0x6ee>
		while (length > 12)
 80033aa:	280c      	cmp	r0, #12
 80033ac:	f240 81ab 	bls.w	8003706 <get_wspr_channel_symbols+0xc36>
 80033b0:	360c      	adds	r6, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80033b2:	461a      	mov	r2, r3
 80033b4:	4619      	mov	r1, r3
 80033b6:	46a6      	mov	lr, r4
			c += k[4] + (((uint32_t)k[5])<<16);
 80033b8:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 80033bc:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 80033be:	f836 4c04 	ldrh.w	r4, [r6, #-4]
		while (length > 12)
 80033c2:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 80033c4:	eb04 440c 	add.w	r4, r4, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 80033c8:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 80033cc:	4422      	add	r2, r4
 80033ce:	4614      	mov	r4, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 80033d0:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 80033d4:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 80033d8:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 80033dc:	eba2 0204 	sub.w	r2, r2, r4
 80033e0:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 80033e2:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 80033e6:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 80033ea:	46b4      	mov	ip, r6
			mix(a,b,c);
 80033ec:	ea82 7234 	eor.w	r2, r2, r4, ror #28
		while (length > 12)
 80033f0:	f106 060c 	add.w	r6, r6, #12
			b += k[2] + (((uint32_t)k[3])<<16);
 80033f4:	440b      	add	r3, r1
			mix(a,b,c);
 80033f6:	eb03 0104 	add.w	r1, r3, r4
 80033fa:	eba3 0302 	sub.w	r3, r3, r2
 80033fe:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 8003402:	440a      	add	r2, r1
 8003404:	eba1 0103 	sub.w	r1, r1, r3
 8003408:	ea81 6133 	eor.w	r1, r1, r3, ror #24
 800340c:	4413      	add	r3, r2
 800340e:	eba2 0201 	sub.w	r2, r2, r1
 8003412:	eb01 0403 	add.w	r4, r1, r3
 8003416:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 800341a:	eba3 0302 	sub.w	r3, r3, r2
 800341e:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 8003422:	eb02 0304 	add.w	r3, r2, r4
 8003426:	eba4 0201 	sub.w	r2, r4, r1
 800342a:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 800342e:	4419      	add	r1, r3
		while (length > 12)
 8003430:	d8c2      	bhi.n	80033b8 <get_wspr_channel_symbols+0x8e8>
 8003432:	4674      	mov	r4, lr
 8003434:	46e0      	mov	r8, ip
		switch(length)
 8003436:	3801      	subs	r0, #1
 8003438:	280b      	cmp	r0, #11
 800343a:	f63f af72 	bhi.w	8003322 <get_wspr_channel_symbols+0x852>
 800343e:	a601      	add	r6, pc, #4	; (adr r6, 8003444 <get_wspr_channel_symbols+0x974>)
 8003440:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 8003444:	080032eb 	.word	0x080032eb
 8003448:	080034fd 	.word	0x080034fd
 800344c:	080034f5 	.word	0x080034f5
 8003450:	080035f9 	.word	0x080035f9
 8003454:	080035f3 	.word	0x080035f3
 8003458:	080035dd 	.word	0x080035dd
 800345c:	080035d5 	.word	0x080035d5
 8003460:	080035b7 	.word	0x080035b7
 8003464:	080035b1 	.word	0x080035b1
 8003468:	0800358d 	.word	0x0800358d
 800346c:	08003585 	.word	0x08003585
 8003470:	08003609 	.word	0x08003609
		for (i=0; i<i1; i++) {
 8003474:	b300      	cbz	r0, 80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003476:	7823      	ldrb	r3, [r4, #0]
		for (i=0; i<i1; i++) {
 8003478:	2801      	cmp	r0, #1
			call6[i]=callsign[i];
 800347a:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
		for (i=0; i<i1; i++) {
 800347e:	d01b      	beq.n	80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003480:	7863      	ldrb	r3, [r4, #1]
		for (i=0; i<i1; i++) {
 8003482:	2802      	cmp	r0, #2
			call6[i]=callsign[i];
 8003484:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8003488:	d016      	beq.n	80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 800348a:	78a3      	ldrb	r3, [r4, #2]
		for (i=0; i<i1; i++) {
 800348c:	2803      	cmp	r0, #3
			call6[i]=callsign[i];
 800348e:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8003492:	d011      	beq.n	80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 8003494:	78e3      	ldrb	r3, [r4, #3]
		for (i=0; i<i1; i++) {
 8003496:	2804      	cmp	r0, #4
			call6[i]=callsign[i];
 8003498:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
		for (i=0; i<i1; i++) {
 800349c:	d00c      	beq.n	80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 800349e:	7923      	ldrb	r3, [r4, #4]
		for (i=0; i<i1; i++) {
 80034a0:	2805      	cmp	r0, #5
			call6[i]=callsign[i];
 80034a2:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
		for (i=0; i<i1; i++) {
 80034a6:	d007      	beq.n	80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 80034a8:	7963      	ldrb	r3, [r4, #5]
		for (i=0; i<i1; i++) {
 80034aa:	2806      	cmp	r0, #6
			call6[i]=callsign[i];
 80034ac:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
		for (i=0; i<i1; i++) {
 80034b0:	d002      	beq.n	80034b8 <get_wspr_channel_symbols+0x9e8>
			call6[i]=callsign[i];
 80034b2:	79a3      	ldrb	r3, [r4, #6]
 80034b4:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		call6[i] = '\0';
 80034b8:	f107 0210 	add.w	r2, r7, #16
 80034bc:	f506 73d0 	add.w	r3, r6, #416	; 0x1a0
 80034c0:	4413      	add	r3, r2
		*n=pack_call(call6);
 80034c2:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80034c6:	4610      	mov	r0, r2
 80034c8:	ee08 2a10 	vmov	s16, r2
		call6[i] = '\0';
 80034cc:	2200      	movs	r2, #0
 80034ce:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 80034d2:	f7ff fa35 	bl	8002940 <pack_call>
		int nc = callsign[i1+1];
 80034d6:	4653      	mov	r3, sl
		*n=pack_call(call6);
 80034d8:	4604      	mov	r4, r0
		int nc = callsign[i1+1];
 80034da:	4433      	add	r3, r6
 80034dc:	785a      	ldrb	r2, [r3, #1]
		if( nc >= 48 && nc <= 57 ) {
 80034de:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80034e2:	2b09      	cmp	r3, #9
 80034e4:	f200 80a6 	bhi.w	8003634 <get_wspr_channel_symbols+0xb64>
		*m=60000-32768+*m;
 80034e8:	f646 2330 	movw	r3, #27184	; 0x6a30
 80034ec:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80034ee:	01db      	lsls	r3, r3, #7
 80034f0:	f7ff bbbf 	b.w	8002c72 <get_wspr_channel_symbols+0x1a2>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 80034f4:	f898 0002 	ldrb.w	r0, [r8, #2]
 80034f8:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 80034fc:	f8b8 0000 	ldrh.w	r0, [r8]
 8003500:	4403      	add	r3, r0
		break;
 8003502:	e6f5      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 8003504:	4646      	mov	r6, r8
 8003506:	f8d8 0008 	ldr.w	r0, [r8, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 800350a:	4402      	add	r2, r0
 800350c:	6870      	ldr	r0, [r6, #4]
 800350e:	4401      	add	r1, r0
 8003510:	6830      	ldr	r0, [r6, #0]
 8003512:	4403      	add	r3, r0
 8003514:	e6ec      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
 8003516:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800351a:	4646      	mov	r6, r8
 800351c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003520:	e7f3      	b.n	800350a <get_wspr_channel_symbols+0xa3a>
 8003522:	bf00      	nop
 8003524:	0801b197 	.word	0x0801b197
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 8003528:	4646      	mov	r6, r8
 800352a:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 800352e:	e7ec      	b.n	800350a <get_wspr_channel_symbols+0xa3a>
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 8003530:	4646      	mov	r6, r8
 8003532:	f898 0008 	ldrb.w	r0, [r8, #8]
 8003536:	e7e8      	b.n	800350a <get_wspr_channel_symbols+0xa3a>
		case 8 : b+=k[1]; a+=k[0]; break;
 8003538:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800353c:	4401      	add	r1, r0
 800353e:	f8d8 0000 	ldr.w	r0, [r8]
 8003542:	4403      	add	r3, r0
 8003544:	e6d4      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 8003546:	e9d8 6000 	ldrd	r6, r0, [r8]
 800354a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800354e:	4433      	add	r3, r6
 8003550:	4401      	add	r1, r0
 8003552:	e6cd      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 8003554:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003558:	4401      	add	r1, r0
 800355a:	f8d8 0000 	ldr.w	r0, [r8]
 800355e:	4403      	add	r3, r0
 8003560:	e6c6      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 8003562:	f898 0004 	ldrb.w	r0, [r8, #4]
 8003566:	4401      	add	r1, r0
 8003568:	f8d8 0000 	ldr.w	r0, [r8]
 800356c:	4403      	add	r3, r0
 800356e:	e6bf      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 4 : a+=k[0]; break;
 8003570:	f8d8 0000 	ldr.w	r0, [r8]
 8003574:	4403      	add	r3, r0
 8003576:	e6bb      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 3 : a+=k[0]&0xffffff; break;
 8003578:	f8d8 0000 	ldr.w	r0, [r8]
 800357c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003580:	4403      	add	r3, r0
 8003582:	e6b5      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 8003584:	f898 000a 	ldrb.w	r0, [r8, #10]
 8003588:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 800358c:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003590:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003592:	f8b8 0000 	ldrh.w	r0, [r8]
 8003596:	4418      	add	r0, r3
		case 10: c+=k[4];
 8003598:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800359c:	441a      	add	r2, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 800359e:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 80035a2:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80035a6:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 80035aa:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80035ae:	e69f      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 9 : c+=k8[8];                      /* fall through */
 80035b0:	f898 0008 	ldrb.w	r0, [r8, #8]
 80035b4:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80035b6:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 80035ba:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 80035bc:	f8b8 0000 	ldrh.w	r0, [r8]
 80035c0:	4418      	add	r0, r3
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80035c2:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 80035c6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80035ca:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 80035ce:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80035d2:	e68d      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 80035d4:	f898 0006 	ldrb.w	r0, [r8, #6]
 80035d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80035dc:	f8b8 0000 	ldrh.w	r0, [r8]
 80035e0:	4418      	add	r0, r3
		case 6 : b+=k[2];
 80035e2:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 80035e6:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 80035e8:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 80035ec:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80035f0:	e67e      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 5 : b+=k8[4];                      /* fall through */
 80035f2:	f898 0004 	ldrb.w	r0, [r8, #4]
 80035f6:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 80035f8:	f8b8 0000 	ldrh.w	r0, [r8]
 80035fc:	4418      	add	r0, r3
 80035fe:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8003602:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003606:	e673      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8003608:	f8b8 0008 	ldrh.w	r0, [r8, #8]
 800360c:	4402      	add	r2, r0
		b+=k[2]+(((uint32_t)k[3])<<16);
 800360e:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 8003612:	4401      	add	r1, r0
		a+=k[0]+(((uint32_t)k[1])<<16);
 8003614:	f8b8 0000 	ldrh.w	r0, [r8]
 8003618:	4418      	add	r0, r3
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 800361a:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800361e:	eb02 4203 	add.w	r2, r2, r3, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8003622:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003626:	eb01 4103 	add.w	r1, r1, r3, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 800362a:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 800362e:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8003632:	e65d      	b.n	80032f0 <get_wspr_channel_symbols+0x820>
		} else if ( nc >= 65 && nc <= 90 ) {
 8003634:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8003638:	2b19      	cmp	r3, #25
 800363a:	d854      	bhi.n	80036e6 <get_wspr_channel_symbols+0xc16>
		*m=60000-32768+*m;
 800363c:	f646 2329 	movw	r3, #27177	; 0x6a29
 8003640:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003642:	01db      	lsls	r3, r3, #7
 8003644:	f7ff bb15 	b.w	8002c72 <get_wspr_channel_symbols+0x1a2>
		char const * pfx = strtok (callsign,"/");
 8003648:	4936      	ldr	r1, [pc, #216]	; (8003724 <get_wspr_channel_symbols+0xc54>)
 800364a:	4620      	mov	r0, r4
 800364c:	f00e f8a8 	bl	80117a0 <strtok>
		char const * call = strtok(NULL," ");
 8003650:	4935      	ldr	r1, [pc, #212]	; (8003728 <get_wspr_channel_symbols+0xc58>)
		char const * pfx = strtok (callsign,"/");
 8003652:	4606      	mov	r6, r0
		char const * call = strtok(NULL," ");
 8003654:	2000      	movs	r0, #0
 8003656:	f00e f8a3 	bl	80117a0 <strtok>
		*n = pack_call (call);
 800365a:	f7ff f971 	bl	8002940 <pack_call>
 800365e:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 8003660:	4630      	mov	r0, r6
 8003662:	f7fc fe3d 	bl	80002e0 <strlen>
		if( plen ==1 ) {
 8003666:	2801      	cmp	r0, #1
 8003668:	d042      	beq.n	80036f0 <get_wspr_channel_symbols+0xc20>
		} else if( plen == 2 ) {
 800366a:	2802      	cmp	r0, #2
 800366c:	d03e      	beq.n	80036ec <get_wspr_channel_symbols+0xc1c>
		for (i=0; i<plen; i++) {
 800366e:	2800      	cmp	r0, #0
 8003670:	d050      	beq.n	8003714 <get_wspr_channel_symbols+0xc44>
			*m=0;
 8003672:	2300      	movs	r3, #0
 8003674:	f10a 3cff 	add.w	ip, sl, #4294967295
 8003678:	46d0      	mov	r8, sl
			} else if ( nc >= 65 && nc <= 90 ) {
 800367a:	4662      	mov	r2, ip
			int nc = callsign[i];
 800367c:	f81c 6f01 	ldrb.w	r6, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 8003680:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 8003684:	f1a6 0e41 	sub.w	lr, r6, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 8003688:	2909      	cmp	r1, #9
 800368a:	d906      	bls.n	800369a <get_wspr_channel_symbols+0xbca>
			} else if ( nc >= 65 && nc <= 90 ) {
 800368c:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 8003690:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 8003694:	bf98      	it	ls
 8003696:	f1a6 0137 	subls.w	r1, r6, #55	; 0x37
		for (i=0; i<plen; i++) {
 800369a:	4646      	mov	r6, r8
 800369c:	3202      	adds	r2, #2
 800369e:	1b92      	subs	r2, r2, r6
			*m=37*(*m)+nc;
 80036a0:	eb03 06c3 	add.w	r6, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 80036a4:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 80036a6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80036aa:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 80036ac:	d8e5      	bhi.n	800367a <get_wspr_channel_symbols+0xbaa>
		if( *m > 32768 ) {
 80036ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036b2:	dd20      	ble.n	80036f6 <get_wspr_channel_symbols+0xc26>
			*m=*m-32768;
 80036b4:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80036b8:	f507 7280 	add.w	r2, r7, #256	; 0x100
			*nadd=1;
 80036bc:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 80036be:	01db      	lsls	r3, r3, #7
 80036c0:	ee08 2a10 	vmov	s16, r2
 80036c4:	f7ff bad6 	b.w	8002c74 <get_wspr_channel_symbols+0x1a4>
		return 36;
 80036c8:	2124      	movs	r1, #36	; 0x24
 80036ca:	f7ff bbdc 	b.w	8002e86 <get_wspr_channel_symbols+0x3b6>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80036ce:	461a      	mov	r2, r3
 80036d0:	4619      	mov	r1, r3
 80036d2:	e5cf      	b.n	8003274 <get_wspr_channel_symbols+0x7a4>
		return 36;
 80036d4:	2324      	movs	r3, #36	; 0x24
 80036d6:	f7ff bbb9 	b.w	8002e4c <get_wspr_channel_symbols+0x37c>
 80036da:	2224      	movs	r2, #36	; 0x24
 80036dc:	f7ff bba7 	b.w	8002e2e <get_wspr_channel_symbols+0x35e>
 80036e0:	2024      	movs	r0, #36	; 0x24
 80036e2:	f7ff bbc1 	b.w	8002e68 <get_wspr_channel_symbols+0x398>
 80036e6:	4b11      	ldr	r3, [pc, #68]	; (800372c <get_wspr_channel_symbols+0xc5c>)
		*m=60000-32768+*m;
 80036e8:	f7ff bac3 	b.w	8002c72 <get_wspr_channel_symbols+0x1a2>
			*m=36;
 80036ec:	2324      	movs	r3, #36	; 0x24
		for (i=0; i<plen; i++) {
 80036ee:	e7c1      	b.n	8003674 <get_wspr_channel_symbols+0xba4>
			*m=37*(*m)+36;
 80036f0:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 80036f4:	e7be      	b.n	8003674 <get_wspr_channel_symbols+0xba4>
 80036f6:	f507 7280 	add.w	r2, r7, #256	; 0x100
		m=128*ng+ntype+64;
 80036fa:	01db      	lsls	r3, r3, #7
		*nadd=0;
 80036fc:	2000      	movs	r0, #0
 80036fe:	ee08 2a10 	vmov	s16, r2
 8003702:	f7ff bab7 	b.w	8002c74 <get_wspr_channel_symbols+0x1a4>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003706:	461a      	mov	r2, r3
 8003708:	4619      	mov	r1, r3
 800370a:	e694      	b.n	8003436 <get_wspr_channel_symbols+0x966>
 800370c:	461a      	mov	r2, r3
 800370e:	4619      	mov	r1, r3
 8003710:	f7ff bb46 	b.w	8002da0 <get_wspr_channel_symbols+0x2d0>
 8003714:	f507 7280 	add.w	r2, r7, #256	; 0x100
		for (i=0; i<plen; i++) {
 8003718:	4603      	mov	r3, r0
 800371a:	ee08 2a10 	vmov	s16, r2
 800371e:	f7ff baa9 	b.w	8002c74 <get_wspr_channel_symbols+0x1a4>
 8003722:	bf00      	nop
 8003724:	0801b078 	.word	0x0801b078
 8003728:	0801b250 	.word	0x0801b250
 800372c:	00354300 	.word	0x00354300

08003730 <SendWSPR>:
{
 8003730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8003734:	496c      	ldr	r1, [pc, #432]	; (80038e8 <SendWSPR+0x1b8>)
 8003736:	486d      	ldr	r0, [pc, #436]	; (80038ec <SendWSPR+0x1bc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003738:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8003928 <SendWSPR+0x1f8>
 800373c:	f8df b1ec 	ldr.w	fp, [pc, #492]	; 800392c <SendWSPR+0x1fc>
{
 8003740:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8003744:	f7ff f9c4 	bl	8002ad0 <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 8003748:	4b69      	ldr	r3, [pc, #420]	; (80038f0 <SendWSPR+0x1c0>)
 800374a:	486a      	ldr	r0, [pc, #424]	; (80038f4 <SendWSPR+0x1c4>)
	LastTXFreq = LOfreq;
 800374c:	4a6a      	ldr	r2, [pc, #424]	; (80038f8 <SendWSPR+0x1c8>)
	LOfreq = (double)WSPR_FREQ;
 800374e:	6003      	str	r3, [r0, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003750:	496a      	ldr	r1, [pc, #424]	; (80038fc <SendWSPR+0x1cc>)
 8003752:	486b      	ldr	r0, [pc, #428]	; (8003900 <SendWSPR+0x1d0>)
	LastTXFreq = LOfreq;
 8003754:	6013      	str	r3, [r2, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8003756:	ed9f 0b62 	vldr	d0, [pc, #392]	; 80038e0 <SendWSPR+0x1b0>
 800375a:	f000 fa81 	bl	8003c60 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 800375e:	2214      	movs	r2, #20
 8003760:	4968      	ldr	r1, [pc, #416]	; (8003904 <SendWSPR+0x1d4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003762:	f8d8 3000 	ldr.w	r3, [r8]
	WSPRTXFraction = 20; //percentage
 8003766:	700a      	strb	r2, [r1, #0]
				LED_GREEN_ON;
 8003768:	4d67      	ldr	r5, [pc, #412]	; (8003908 <SendWSPR+0x1d8>)
			if(KEYER_DASH || KEYER_DOT)
 800376a:	4c68      	ldr	r4, [pc, #416]	; (800390c <SendWSPR+0x1dc>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 800376c:	e014      	b.n	8003798 <SendWSPR+0x68>
 800376e:	f8db 3000 	ldr.w	r3, [fp]
 8003772:	07da      	lsls	r2, r3, #31
 8003774:	d51e      	bpl.n	80037b4 <SendWSPR+0x84>
				LED_GREEN_ON;
 8003776:	2201      	movs	r2, #1
 8003778:	f005 fbe6 	bl	8008f48 <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 800377c:	2140      	movs	r1, #64	; 0x40
 800377e:	4620      	mov	r0, r4
 8003780:	f005 fbdc 	bl	8008f3c <HAL_GPIO_ReadPin>
 8003784:	4603      	mov	r3, r0
 8003786:	2180      	movs	r1, #128	; 0x80
 8003788:	4620      	mov	r0, r4
 800378a:	2b00      	cmp	r3, #0
 800378c:	d036      	beq.n	80037fc <SendWSPR+0xcc>
 800378e:	f005 fbd5 	bl	8008f3c <HAL_GPIO_ReadPin>
 8003792:	b398      	cbz	r0, 80037fc <SendWSPR+0xcc>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8003794:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 8003798:	2200      	movs	r2, #0
				LED_GREEN_ON;
 800379a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800379e:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0e4      	beq.n	800376e <SendWSPR+0x3e>
			if (SystemSeconds % 2 == 0)
 80037a4:	07de      	lsls	r6, r3, #31
 80037a6:	d5e6      	bpl.n	8003776 <SendWSPR+0x46>
				LED_GREEN_OFF;
 80037a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037ac:	4628      	mov	r0, r5
 80037ae:	f005 fbcb 	bl	8008f48 <HAL_GPIO_WritePin>
 80037b2:	e7e3      	b.n	800377c <SendWSPR+0x4c>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 80037b4:	f00d ff7c 	bl	80116b0 <rand>
 80037b8:	4b52      	ldr	r3, [pc, #328]	; (8003904 <SendWSPR+0x1d4>)
 80037ba:	2165      	movs	r1, #101	; 0x65
 80037bc:	781a      	ldrb	r2, [r3, #0]
 80037be:	4b54      	ldr	r3, [pc, #336]	; (8003910 <SendWSPR+0x1e0>)
 80037c0:	fb83 3400 	smull	r3, r4, r3, r0
 80037c4:	17c3      	asrs	r3, r0, #31
 80037c6:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 80037ca:	4c52      	ldr	r4, [pc, #328]	; (8003914 <SendWSPR+0x1e4>)
 80037cc:	fb01 0013 	mls	r0, r1, r3, r0
 80037d0:	4290      	cmp	r0, r2
 80037d2:	dd17      	ble.n	8003804 <SendWSPR+0xd4>
 80037d4:	7823      	ldrb	r3, [r4, #0]
 80037d6:	b9ab      	cbnz	r3, 8003804 <SendWSPR+0xd4>
				if(KEYER_DASH || KEYER_DOT)
 80037d8:	4c4c      	ldr	r4, [pc, #304]	; (800390c <SendWSPR+0x1dc>)
 80037da:	e002      	b.n	80037e2 <SendWSPR+0xb2>
 80037dc:	f005 fbae 	bl	8008f3c <HAL_GPIO_ReadPin>
 80037e0:	b160      	cbz	r0, 80037fc <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 80037e2:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 80037e6:	2140      	movs	r1, #64	; 0x40
 80037e8:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d0bc      	beq.n	8003768 <SendWSPR+0x38>
				if(KEYER_DASH || KEYER_DOT)
 80037ee:	f005 fba5 	bl	8008f3c <HAL_GPIO_ReadPin>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2180      	movs	r1, #128	; 0x80
 80037f6:	4620      	mov	r0, r4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1ef      	bne.n	80037dc <SendWSPR+0xac>
}
 80037fc:	ecbd 8b02 	vpop	{d8}
 8003800:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 8003804:	4b44      	ldr	r3, [pc, #272]	; (8003918 <SendWSPR+0x1e8>)
 8003806:	f44f 7200 	mov.w	r2, #512	; 0x200
 800380a:	4944      	ldr	r1, [pc, #272]	; (800391c <SendWSPR+0x1ec>)
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	f003 fbdb 	bl	8006fc8 <HAL_ADCEx_MultiModeStart_DMA>
 8003812:	2800      	cmp	r0, #0
 8003814:	d161      	bne.n	80038da <SendWSPR+0x1aa>
			WSPRFirstTime = 0;
 8003816:	2300      	movs	r3, #0
			TXSwitch(1);
 8003818:	2001      	movs	r0, #1
			WSPRFirstTime = 0;
 800381a:	7023      	strb	r3, [r4, #0]
			TXSwitch(1);
 800381c:	f000 fcbc 	bl	8004198 <TXSwitch>
			CarrierEnable(1);
 8003820:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 8003822:	4c3a      	ldr	r4, [pc, #232]	; (800390c <SendWSPR+0x1dc>)
			CarrierEnable(1);
 8003824:	f000 fd1c 	bl	8004260 <CarrierEnable>
			while (SystemSeconds != 1)
 8003828:	e00a      	b.n	8003840 <SendWSPR+0x110>
				if(KEYER_DASH || KEYER_DOT)
 800382a:	f005 fb87 	bl	8008f3c <HAL_GPIO_ReadPin>
 800382e:	4603      	mov	r3, r0
 8003830:	2180      	movs	r1, #128	; 0x80
 8003832:	4620      	mov	r0, r4
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0e1      	beq.n	80037fc <SendWSPR+0xcc>
 8003838:	f005 fb80 	bl	8008f3c <HAL_GPIO_ReadPin>
 800383c:	2800      	cmp	r0, #0
 800383e:	d0dd      	beq.n	80037fc <SendWSPR+0xcc>
			while (SystemSeconds != 1)
 8003840:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 8003844:	2140      	movs	r1, #64	; 0x40
 8003846:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 8003848:	2f01      	cmp	r7, #1
 800384a:	d1ee      	bne.n	800382a <SendWSPR+0xfa>
			WSPRTone = syms[txIndex++];
 800384c:	4b26      	ldr	r3, [pc, #152]	; (80038e8 <SendWSPR+0x1b8>)
 800384e:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8003930 <SendWSPR+0x200>
 8003852:	781a      	ldrb	r2, [r3, #0]
 8003854:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 8003856:	4d32      	ldr	r5, [pc, #200]	; (8003920 <SendWSPR+0x1f0>)
						LED_GREEN_OFF;
 8003858:	ed9f 8a2b 	vldr	s16, [pc, #172]	; 8003908 <SendWSPR+0x1d8>
			WSPRTone = syms[txIndex++];
 800385c:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 8003860:	f002 fac8 	bl	8005df4 <HAL_GetTick>
 8003864:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8003866:	4b2f      	ldr	r3, [pc, #188]	; (8003924 <SendWSPR+0x1f4>)
 8003868:	037c      	lsls	r4, r7, #13
 800386a:	fba3 3404 	umull	r3, r4, r3, r4
 800386e:	07fb      	lsls	r3, r7, #31
 8003870:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 8003874:	d524      	bpl.n	80038c0 <SendWSPR+0x190>
 8003876:	e001      	b.n	800387c <SendWSPR+0x14c>
						LED_GREEN_OFF;
 8003878:	f005 fb66 	bl	8008f48 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800387c:	f002 faba 	bl	8005df4 <HAL_GetTick>
 8003880:	682e      	ldr	r6, [r5, #0]
 8003882:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 8003884:	2200      	movs	r2, #0
 8003886:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800388a:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800388e:	1b9b      	subs	r3, r3, r6
 8003890:	429c      	cmp	r4, r3
 8003892:	d8f1      	bhi.n	8003878 <SendWSPR+0x148>
				WSPRTone = syms[txIndex++];
 8003894:	3701      	adds	r7, #1
 8003896:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 800389a:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 800389c:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 80038a0:	d1e1      	bne.n	8003866 <SendWSPR+0x136>
			TXSwitch(0);
 80038a2:	2000      	movs	r0, #0
 80038a4:	f000 fc78 	bl	8004198 <TXSwitch>
			CarrierEnable(0);
 80038a8:	2000      	movs	r0, #0
 80038aa:	f000 fcd9 	bl	8004260 <CarrierEnable>
			HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 80038ae:	4b1a      	ldr	r3, [pc, #104]	; (8003918 <SendWSPR+0x1e8>)
 80038b0:	6818      	ldr	r0, [r3, #0]
 80038b2:	f003 fc05 	bl	80070c0 <HAL_ADCEx_MultiModeStop_DMA>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 80038b6:	f8d8 3000 	ldr.w	r3, [r8]
 80038ba:	e755      	b.n	8003768 <SendWSPR+0x38>
						LED_GREEN_ON;
 80038bc:	f005 fb44 	bl	8008f48 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80038c0:	f002 fa98 	bl	8005df4 <HAL_GetTick>
 80038c4:	682e      	ldr	r6, [r5, #0]
 80038c6:	4603      	mov	r3, r0
						LED_GREEN_ON;
 80038c8:	2201      	movs	r2, #1
 80038ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038ce:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80038d2:	1b9b      	subs	r3, r3, r6
 80038d4:	42a3      	cmp	r3, r4
 80038d6:	d3f1      	bcc.n	80038bc <SendWSPR+0x18c>
 80038d8:	e7dc      	b.n	8003894 <SendWSPR+0x164>
				Error_Handler();
 80038da:	f000 fd1f 	bl	800431c <Error_Handler>
 80038de:	e79a      	b.n	8003816 <SendWSPR+0xe6>
 80038e0:	c0000000 	.word	0xc0000000
 80038e4:	415adb21 	.word	0x415adb21
 80038e8:	24000734 	.word	0x24000734
 80038ec:	0801b088 	.word	0x0801b088
 80038f0:	4ad6d90e 	.word	0x4ad6d90e
 80038f4:	24007258 	.word	0x24007258
 80038f8:	24007264 	.word	0x24007264
 80038fc:	24006238 	.word	0x24006238
 8003900:	2400622c 	.word	0x2400622c
 8003904:	240083fe 	.word	0x240083fe
 8003908:	58020400 	.word	0x58020400
 800390c:	58020000 	.word	0x58020000
 8003910:	288df0cb 	.word	0x288df0cb
 8003914:	2400020c 	.word	0x2400020c
 8003918:	24006244 	.word	0x24006244
 800391c:	24008420 	.word	0x24008420
 8003920:	24000730 	.word	0x24000730
 8003924:	aaaaaaab 	.word	0xaaaaaaab
 8003928:	240072d8 	.word	0x240072d8
 800392c:	240072d4 	.word	0x240072d4
 8003930:	240083ff 	.word	0x240083ff

08003934 <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 8003934:	4b74      	ldr	r3, [pc, #464]	; (8003b08 <DisplayStatus.part.0+0x1d4>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 800393c:	b570      	push	{r4, r5, r6, lr}
 800393e:	b08a      	sub	sp, #40	; 0x28
		switch(Fstep)
 8003940:	f000 80d8 	beq.w	8003af4 <DisplayStatus.part.0+0x1c0>
 8003944:	d81f      	bhi.n	8003986 <DisplayStatus.part.0+0x52>
 8003946:	2b0a      	cmp	r3, #10
 8003948:	f000 80c6 	beq.w	8003ad8 <DisplayStatus.part.0+0x1a4>
 800394c:	2b64      	cmp	r3, #100	; 0x64
 800394e:	d110      	bne.n	8003972 <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 8003950:	4b6e      	ldr	r3, [pc, #440]	; (8003b0c <DisplayStatus.part.0+0x1d8>)
 8003952:	4a6f      	ldr	r2, [pc, #444]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 8003954:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003958:	6010      	str	r0, [r2, #0]
 800395a:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 800395c:	4b6d      	ldr	r3, [pc, #436]	; (8003b14 <DisplayStatus.part.0+0x1e0>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	2b03      	cmp	r3, #3
 8003962:	f200 80ce 	bhi.w	8003b02 <DisplayStatus.part.0+0x1ce>
 8003966:	e8df f013 	tbh	[pc, r3, lsl #1]
 800396a:	00ab      	.short	0x00ab
 800396c:	008500a7 	.word	0x008500a7
 8003970:	0029      	.short	0x0029
		switch(Fstep)
 8003972:	2b01      	cmp	r3, #1
 8003974:	f040 80aa 	bne.w	8003acc <DisplayStatus.part.0+0x198>
		case 1:			strcpy(StringStep,"   1 "); break;
 8003978:	4b67      	ldr	r3, [pc, #412]	; (8003b18 <DisplayStatus.part.0+0x1e4>)
 800397a:	4a65      	ldr	r2, [pc, #404]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 800397c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003980:	6010      	str	r0, [r2, #0]
 8003982:	8091      	strh	r1, [r2, #4]
 8003984:	e7ea      	b.n	800395c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 8003986:	f242 7210 	movw	r2, #10000	; 0x2710
 800398a:	4293      	cmp	r3, r2
 800398c:	f000 80ab 	beq.w	8003ae6 <DisplayStatus.part.0+0x1b2>
 8003990:	4a62      	ldr	r2, [pc, #392]	; (8003b1c <DisplayStatus.part.0+0x1e8>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d106      	bne.n	80039a4 <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 8003996:	4b62      	ldr	r3, [pc, #392]	; (8003b20 <DisplayStatus.part.0+0x1ec>)
 8003998:	4a5d      	ldr	r2, [pc, #372]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 800399a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800399e:	6010      	str	r0, [r2, #0]
 80039a0:	8091      	strh	r1, [r2, #4]
 80039a2:	e7db      	b.n	800395c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 80039a4:	f242 3228 	movw	r2, #9000	; 0x2328
 80039a8:	4293      	cmp	r3, r2
 80039aa:	f040 808f 	bne.w	8003acc <DisplayStatus.part.0+0x198>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 80039ae:	4b5d      	ldr	r3, [pc, #372]	; (8003b24 <DisplayStatus.part.0+0x1f0>)
 80039b0:	4a57      	ldr	r2, [pc, #348]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 80039b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039b6:	6010      	str	r0, [r2, #0]
 80039b8:	8091      	strh	r1, [r2, #4]
 80039ba:	e7cf      	b.n	800395c <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 80039bc:	4b5a      	ldr	r3, [pc, #360]	; (8003b28 <DisplayStatus.part.0+0x1f4>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4e5a      	ldr	r6, [pc, #360]	; (8003b2c <DisplayStatus.part.0+0x1f8>)
 80039c2:	0c19      	lsrs	r1, r3, #16
 80039c4:	8033      	strh	r3, [r6, #0]
 80039c6:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 80039c8:	4b59      	ldr	r3, [pc, #356]	; (8003b30 <DisplayStatus.part.0+0x1fc>)
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d058      	beq.n	8003a82 <DisplayStatus.part.0+0x14e>
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d179      	bne.n	8003ac8 <DisplayStatus.part.0+0x194>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 80039d4:	4b57      	ldr	r3, [pc, #348]	; (8003b34 <DisplayStatus.part.0+0x200>)
 80039d6:	4d58      	ldr	r5, [pc, #352]	; (8003b38 <DisplayStatus.part.0+0x204>)
 80039d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039dc:	6028      	str	r0, [r5, #0]
 80039de:	7129      	strb	r1, [r5, #4]
		}
		switch (CurrentBW)
 80039e0:	4b56      	ldr	r3, [pc, #344]	; (8003b3c <DisplayStatus.part.0+0x208>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d056      	beq.n	8003a96 <DisplayStatus.part.0+0x162>
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d16b      	bne.n	8003ac4 <DisplayStatus.part.0+0x190>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 80039ec:	4b54      	ldr	r3, [pc, #336]	; (8003b40 <DisplayStatus.part.0+0x20c>)
 80039ee:	4c55      	ldr	r4, [pc, #340]	; (8003b44 <DisplayStatus.part.0+0x210>)
 80039f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80039f4:	6020      	str	r0, [r4, #0]
 80039f6:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 80039f8:	4b53      	ldr	r3, [pc, #332]	; (8003b48 <DisplayStatus.part.0+0x214>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a00:	d056      	beq.n	8003ab0 <DisplayStatus.part.0+0x17c>
 8003a02:	f640 71ff 	movw	r1, #4095	; 0xfff
 8003a06:	428b      	cmp	r3, r1
 8003a08:	d062      	beq.n	8003ad0 <DisplayStatus.part.0+0x19c>
 8003a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a0e:	4b4f      	ldr	r3, [pc, #316]	; (8003b4c <DisplayStatus.part.0+0x218>)
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 8003a10:	bf04      	itt	eq
 8003a12:	494f      	ldreq	r1, [pc, #316]	; (8003b50 <DisplayStatus.part.0+0x21c>)
 8003a14:	6019      	streq	r1, [r3, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, volume);
 8003a16:	9306      	str	r3, [sp, #24]
 8003a18:	4b4e      	ldr	r3, [pc, #312]	; (8003b54 <DisplayStatus.part.0+0x220>)
 8003a1a:	9503      	str	r5, [sp, #12]
 8003a1c:	9402      	str	r4, [sp, #8]
 8003a1e:	ed93 7a00 	vldr	s14, [r3]
 8003a22:	4b4d      	ldr	r3, [pc, #308]	; (8003b58 <DisplayStatus.part.0+0x224>)
 8003a24:	9601      	str	r6, [sp, #4]
 8003a26:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	484b      	ldr	r0, [pc, #300]	; (8003b5c <DisplayStatus.part.0+0x228>)
 8003a2e:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8003b60 <DisplayStatus.part.0+0x22c>
 8003a32:	6804      	ldr	r4, [r0, #0]
 8003a34:	9304      	str	r3, [sp, #16]
 8003a36:	4b4b      	ldr	r3, [pc, #300]	; (8003b64 <DisplayStatus.part.0+0x230>)
 8003a38:	9200      	str	r2, [sp, #0]
 8003a3a:	9405      	str	r4, [sp, #20]
 8003a3c:	494a      	ldr	r1, [pc, #296]	; (8003b68 <DisplayStatus.part.0+0x234>)
 8003a3e:	484b      	ldr	r0, [pc, #300]	; (8003b6c <DisplayStatus.part.0+0x238>)
 8003a40:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003a44:	edd3 7a00 	vldr	s15, [r3]
 8003a48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003a50:	ec53 2b17 	vmov	r2, r3, d7
 8003a54:	f00d fe6a 	bl	801172c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8003a58:	4844      	ldr	r0, [pc, #272]	; (8003b6c <DisplayStatus.part.0+0x238>)
 8003a5a:	f7fc fc41 	bl	80002e0 <strlen>
 8003a5e:	4601      	mov	r1, r0
 8003a60:	4842      	ldr	r0, [pc, #264]	; (8003b6c <DisplayStatus.part.0+0x238>)
 8003a62:	b289      	uxth	r1, r1
 8003a64:	f00b fdc2 	bl	800f5ec <CDC_Transmit_FS>
	HAL_Delay(1);
 8003a68:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 8003a6a:	b00a      	add	sp, #40	; 0x28
 8003a6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8003a70:	f002 b9c6 	b.w	8005e00 <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 8003a74:	4b3e      	ldr	r3, [pc, #248]	; (8003b70 <DisplayStatus.part.0+0x23c>)
 8003a76:	4e2d      	ldr	r6, [pc, #180]	; (8003b2c <DisplayStatus.part.0+0x1f8>)
 8003a78:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 8003a7a:	4b2d      	ldr	r3, [pc, #180]	; (8003b30 <DisplayStatus.part.0+0x1fc>)
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1a6      	bne.n	80039d0 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 8003a82:	4b3c      	ldr	r3, [pc, #240]	; (8003b74 <DisplayStatus.part.0+0x240>)
 8003a84:	4d2c      	ldr	r5, [pc, #176]	; (8003b38 <DisplayStatus.part.0+0x204>)
 8003a86:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (CurrentBW)
 8003a8a:	4b2c      	ldr	r3, [pc, #176]	; (8003b3c <DisplayStatus.part.0+0x208>)
		case Fast: strcpy(StringAGC,"Fast"); break;
 8003a8c:	6028      	str	r0, [r5, #0]
		switch (CurrentBW)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
		case Fast: strcpy(StringAGC,"Fast"); break;
 8003a90:	7129      	strb	r1, [r5, #4]
		switch (CurrentBW)
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1a8      	bne.n	80039e8 <DisplayStatus.part.0+0xb4>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003a96:	4b38      	ldr	r3, [pc, #224]	; (8003b78 <DisplayStatus.part.0+0x244>)
 8003a98:	4c2a      	ldr	r4, [pc, #168]	; (8003b44 <DisplayStatus.part.0+0x210>)
 8003a9a:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (TxPowerOut)
 8003a9e:	4b2a      	ldr	r3, [pc, #168]	; (8003b48 <DisplayStatus.part.0+0x214>)
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003aa0:	80a1      	strh	r1, [r4, #4]
 8003aa2:	0c09      	lsrs	r1, r1, #16
		switch (TxPowerOut)
 8003aa4:	681b      	ldr	r3, [r3, #0]
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003aa6:	6020      	str	r0, [r4, #0]
		switch (TxPowerOut)
 8003aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8003aac:	71a1      	strb	r1, [r4, #6]
		switch (TxPowerOut)
 8003aae:	d1a8      	bne.n	8003a02 <DisplayStatus.part.0+0xce>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 8003ab0:	4b26      	ldr	r3, [pc, #152]	; (8003b4c <DisplayStatus.part.0+0x218>)
 8003ab2:	4932      	ldr	r1, [pc, #200]	; (8003b7c <DisplayStatus.part.0+0x248>)
 8003ab4:	6019      	str	r1, [r3, #0]
 8003ab6:	e7ae      	b.n	8003a16 <DisplayStatus.part.0+0xe2>
		case LSB: strcpy(StringMode,"LSB"); break;
 8003ab8:	4e1c      	ldr	r6, [pc, #112]	; (8003b2c <DisplayStatus.part.0+0x1f8>)
 8003aba:	4b31      	ldr	r3, [pc, #196]	; (8003b80 <DisplayStatus.part.0+0x24c>)
 8003abc:	6033      	str	r3, [r6, #0]
 8003abe:	e783      	b.n	80039c8 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 8003ac0:	4b30      	ldr	r3, [pc, #192]	; (8003b84 <DisplayStatus.part.0+0x250>)
 8003ac2:	e77c      	b.n	80039be <DisplayStatus.part.0+0x8a>
 8003ac4:	4c1f      	ldr	r4, [pc, #124]	; (8003b44 <DisplayStatus.part.0+0x210>)
 8003ac6:	e797      	b.n	80039f8 <DisplayStatus.part.0+0xc4>
 8003ac8:	4d1b      	ldr	r5, [pc, #108]	; (8003b38 <DisplayStatus.part.0+0x204>)
 8003aca:	e789      	b.n	80039e0 <DisplayStatus.part.0+0xac>
 8003acc:	4a10      	ldr	r2, [pc, #64]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 8003ace:	e745      	b.n	800395c <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 8003ad0:	4b1e      	ldr	r3, [pc, #120]	; (8003b4c <DisplayStatus.part.0+0x218>)
 8003ad2:	492d      	ldr	r1, [pc, #180]	; (8003b88 <DisplayStatus.part.0+0x254>)
 8003ad4:	6019      	str	r1, [r3, #0]
 8003ad6:	e79e      	b.n	8003a16 <DisplayStatus.part.0+0xe2>
		case 10: 		strcpy(StringStep,"  10 "); break;
 8003ad8:	4b2c      	ldr	r3, [pc, #176]	; (8003b8c <DisplayStatus.part.0+0x258>)
 8003ada:	4a0d      	ldr	r2, [pc, #52]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 8003adc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003ae0:	6010      	str	r0, [r2, #0]
 8003ae2:	8091      	strh	r1, [r2, #4]
 8003ae4:	e73a      	b.n	800395c <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 8003ae6:	4b2a      	ldr	r3, [pc, #168]	; (8003b90 <DisplayStatus.part.0+0x25c>)
 8003ae8:	4a09      	ldr	r2, [pc, #36]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 8003aea:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003aee:	6010      	str	r0, [r2, #0]
 8003af0:	8091      	strh	r1, [r2, #4]
 8003af2:	e733      	b.n	800395c <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 8003af4:	4b27      	ldr	r3, [pc, #156]	; (8003b94 <DisplayStatus.part.0+0x260>)
 8003af6:	4a06      	ldr	r2, [pc, #24]	; (8003b10 <DisplayStatus.part.0+0x1dc>)
 8003af8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003afc:	6010      	str	r0, [r2, #0]
 8003afe:	8091      	strh	r1, [r2, #4]
 8003b00:	e72c      	b.n	800395c <DisplayStatus.part.0+0x28>
 8003b02:	4e0a      	ldr	r6, [pc, #40]	; (8003b2c <DisplayStatus.part.0+0x1f8>)
 8003b04:	e760      	b.n	80039c8 <DisplayStatus.part.0+0x94>
 8003b06:	bf00      	nop
 8003b08:	24006240 	.word	0x24006240
 8003b0c:	0801b24c 	.word	0x0801b24c
 8003b10:	240072bc 	.word	0x240072bc
 8003b14:	24002018 	.word	0x24002018
 8003b18:	0801b23c 	.word	0x0801b23c
 8003b1c:	000186a0 	.word	0x000186a0
 8003b20:	0801b26c 	.word	0x0801b26c
 8003b24:	0801b25c 	.word	0x0801b25c
 8003b28:	0801b278 	.word	0x0801b278
 8003b2c:	240072b4 	.word	0x240072b4
 8003b30:	24002016 	.word	0x24002016
 8003b34:	0801b284 	.word	0x0801b284
 8003b38:	240072ac 	.word	0x240072ac
 8003b3c:	24002017 	.word	0x24002017
 8003b40:	0801b294 	.word	0x0801b294
 8003b44:	240072cc 	.word	0x240072cc
 8003b48:	240072ec 	.word	0x240072ec
 8003b4c:	240072c4 	.word	0x240072c4
 8003b50:	00776f4c 	.word	0x00776f4c
 8003b54:	2400c9d0 	.word	0x2400c9d0
 8003b58:	240072e0 	.word	0x240072e0
 8003b5c:	2400b810 	.word	0x2400b810
 8003b60:	3a83126f 	.word	0x3a83126f
 8003b64:	24007258 	.word	0x24007258
 8003b68:	0801b29c 	.word	0x0801b29c
 8003b6c:	240073f8 	.word	0x240073f8
 8003b70:	00425355 	.word	0x00425355
 8003b74:	0801b27c 	.word	0x0801b27c
 8003b78:	0801b28c 	.word	0x0801b28c
 8003b7c:	0064694d 	.word	0x0064694d
 8003b80:	0042534c 	.word	0x0042534c
 8003b84:	0801b274 	.word	0x0801b274
 8003b88:	0078614d 	.word	0x0078614d
 8003b8c:	0801b244 	.word	0x0801b244
 8003b90:	0801b264 	.word	0x0801b264
 8003b94:	0801b254 	.word	0x0801b254

08003b98 <HAL_ADC_ConvCpltCallback>:
{
 8003b98:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8003b9c:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8003ba0:	490a      	ldr	r1, [pc, #40]	; (8003bcc <HAL_ADC_ConvCpltCallback+0x34>)
 8003ba2:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8003ba6:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003baa:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d1fa      	bne.n	8003ba6 <HAL_ADC_ConvCpltCallback+0xe>
 8003bb0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003bb4:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 8003bb8:	2001      	movs	r0, #1
 8003bba:	f7fd fe35 	bl	8001828 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 8003bbe:	4b04      	ldr	r3, [pc, #16]	; (8003bd0 <HAL_ADC_ConvCpltCallback+0x38>)
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	701a      	strb	r2, [r3, #0]
}
 8003bc4:	bd08      	pop	{r3, pc}
 8003bc6:	bf00      	nop
 8003bc8:	24008820 	.word	0x24008820
 8003bcc:	e000ed00 	.word	0xe000ed00
 8003bd0:	2400c9ce 	.word	0x2400c9ce

08003bd4 <HAL_ADC_ConvHalfCpltCallback>:
{
 8003bd4:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8003bd8:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8003bdc:	490a      	ldr	r1, [pc, #40]	; (8003c08 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8003bde:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8003be2:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003be6:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d1fa      	bne.n	8003be2 <HAL_ADC_ConvHalfCpltCallback+0xe>
 8003bec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003bf0:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	f7fd fe17 	bl	8001828 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 8003bfa:	4b04      	ldr	r3, [pc, #16]	; (8003c0c <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
}
 8003c00:	bd08      	pop	{r3, pc}
 8003c02:	bf00      	nop
 8003c04:	24008420 	.word	0x24008420
 8003c08:	e000ed00 	.word	0xe000ed00
 8003c0c:	2400c9ce 	.word	0x2400c9ce

08003c10 <HAL_DAC_ConvCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[BSIZE];
 8003c10:	4b01      	ldr	r3, [pc, #4]	; (8003c18 <HAL_DAC_ConvCpltCallbackCh1+0x8>)
 8003c12:	4a02      	ldr	r2, [pc, #8]	; (8003c1c <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 8003c14:	601a      	str	r2, [r3, #0]
}
 8003c16:	4770      	bx	lr
 8003c18:	240083f8 	.word	0x240083f8
 8003c1c:	24001c00 	.word	0x24001c00

08003c20 <HAL_DAC_ConvHalfCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[0];
 8003c20:	4b01      	ldr	r3, [pc, #4]	; (8003c28 <HAL_DAC_ConvHalfCpltCallbackCh1+0x8>)
 8003c22:	4a02      	ldr	r2, [pc, #8]	; (8003c2c <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>)
 8003c24:	601a      	str	r2, [r3, #0]
}
 8003c26:	4770      	bx	lr
 8003c28:	240083f8 	.word	0x240083f8
 8003c2c:	24001800 	.word	0x24001800

08003c30 <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003c30:	4907      	ldr	r1, [pc, #28]	; (8003c50 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 8003c32:	2002      	movs	r0, #2
 8003c34:	4b07      	ldr	r3, [pc, #28]	; (8003c54 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003c36:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8003c38:	4a07      	ldr	r2, [pc, #28]	; (8003c58 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 8003c3a:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003c3c:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8003c3e:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8003c40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c44:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8003c46:	6853      	ldr	r3, [r2, #4]
 8003c48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c4c:	6053      	str	r3, [r2, #4]
}
 8003c4e:	4770      	bx	lr
 8003c50:	2400b43c 	.word	0x2400b43c
 8003c54:	24007272 	.word	0x24007272
 8003c58:	2400b4a0 	.word	0x2400b4a0
 8003c5c:	00000000 	.word	0x00000000

08003c60 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 8003c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fdiff, fod, FMaxErr, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 8003c64:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 8003c66:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 8003c6a:	4aa9      	ldr	r2, [pc, #676]	; (8003f10 <SetWSPRPLLCoeff+0x2b0>)
{
 8003c6c:	ed2d 8b02 	vpush	{d8}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8003c70:	f20f 298c 	addw	r9, pc, #652	; 0x28c
 8003c74:	e9d9 8900 	ldrd	r8, r9, [r9]
{
 8003c78:	b08f      	sub	sp, #60	; 0x3c
	LastTXFreq = (float)TXFreq;
 8003c7a:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8003c7e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
	for (i = 0; i < 4; i++) {
 8003c82:	9305      	str	r3, [sp, #20]
 8003c84:	9b05      	ldr	r3, [sp, #20]
 8003c86:	2b03      	cmp	r3, #3
 8003c88:	f200 80d0 	bhi.w	8003e2c <SetWSPRPLLCoeff+0x1cc>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 8003c8c:	4ba1      	ldr	r3, [pc, #644]	; (8003f14 <SetWSPRPLLCoeff+0x2b4>)
 8003c8e:	4604      	mov	r4, r0
 8003c90:	460d      	mov	r5, r1
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8003c92:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 8003f18 <SetWSPRPLLCoeff+0x2b8>
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
							&& ((XTalFreq * n / m) > 150000000.0)
 8003c96:	ed9f 2aa1 	vldr	s4, [pc, #644]	; 8003f1c <SetWSPRPLLCoeff+0x2bc>
						MinDiff = abs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8003c9a:	2001      	movs	r0, #1
					OutF = XTalFreq * n / m / p / od;
 8003c9c:	edd3 2a00 	vldr	s5, [r3]
 8003ca0:	f8df c288 	ldr.w	ip, [pc, #648]	; 8003f2c <SetWSPRPLLCoeff+0x2cc>
							&& ((XTalFreq * n / m) < 960000000.0)) {
 8003ca4:	ed9f 1a9e 	vldr	s2, [pc, #632]	; 8003f20 <SetWSPRPLLCoeff+0x2c0>
 8003ca8:	4e9e      	ldr	r6, [pc, #632]	; (8003f24 <SetWSPRPLLCoeff+0x2c4>)
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8003caa:	ed9f 3b97 	vldr	d3, [pc, #604]	; 8003f08 <SetWSPRPLLCoeff+0x2a8>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8003cae:	ed9d 7a05 	vldr	s14, [sp, #20]
 8003cb2:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 8003cb6:	2102      	movs	r1, #2
			for (n = 2; n <= 512; n++) //was 1
 8003cb8:	f240 2e01 	movw	lr, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8003cbc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003cc0:	ee27 7a08 	vmul.f32	s14, s14, s16
 8003cc4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003cc8:	ee37 7b00 	vadd.f64	d7, d7, d0
 8003ccc:	ed8d 7b06 	vstr	d7, [sp, #24]
		MinDiff = 999999999;
 8003cd0:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
					OutF = XTalFreq * n / m / p / od;
 8003cd4:	ee07 1a90 	vmov	s15, r1
			for (n = 2; n <= 512; n++) //was 1
 8003cd8:	2202      	movs	r2, #2
					OutF = XTalFreq * n / m / p / od;
 8003cda:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8003cde:	eec8 1a84 	vdiv.f32	s3, s17, s8
 8003ce2:	ee07 2a90 	vmov	s15, r2
				for (p = 2; p <= 128; p += 2) {
 8003ce6:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 8003ce8:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8003cec:	ee64 4aa2 	vmul.f32	s9, s9, s5
							&& ((XTalFreq * n / m) > 150000000.0)
 8003cf0:	ee64 7aa1 	vmul.f32	s15, s9, s3
 8003cf4:	eef4 7a42 	vcmp.f32	s15, s4
 8003cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfc:	dd05      	ble.n	8003d0a <SetWSPRPLLCoeff+0xaa>
 8003cfe:	eef4 7ac1 	vcmpe.f32	s15, s2
 8003d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d06:	f100 80b2 	bmi.w	8003e6e <SetWSPRPLLCoeff+0x20e>
					OutF = XTalFreq * n / m / p / od;
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	3302      	adds	r3, #2
 8003d10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d14:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003d18:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8003d1c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003d20:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8003d24:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003d28:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8003d2c:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8003d30:	ee37 7b45 	vsub.f64	d7, d7, d5
 8003d34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d3c:	dd03      	ble.n	8003d46 <SetWSPRPLLCoeff+0xe6>
 8003d3e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003d42:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
				for (p = 2; p <= 128; p += 2) {
 8003d46:	2b82      	cmp	r3, #130	; 0x82
 8003d48:	d1df      	bne.n	8003d0a <SetWSPRPLLCoeff+0xaa>
			for (n = 2; n <= 512; n++) //was 1
 8003d4a:	3201      	adds	r2, #1
 8003d4c:	4572      	cmp	r2, lr
 8003d4e:	d1c8      	bne.n	8003ce2 <SetWSPRPLLCoeff+0x82>
		for (m = 2; m <= 25; m++) //was 64
 8003d50:	3101      	adds	r1, #1
 8003d52:	291a      	cmp	r1, #26
 8003d54:	d1be      	bne.n	8003cd4 <SetWSPRPLLCoeff+0x74>
		if (fn < 511) {
 8003d56:	9b01      	ldr	r3, [sp, #4]
 8003d58:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8003d5c:	f200 80ca 	bhi.w	8003ef4 <SetWSPRPLLCoeff+0x294>
			OutF = XTalFreq * fn / fm / fp / fod;
 8003d60:	ed9d 6a01 	vldr	s12, [sp, #4]
 8003d64:	eddd 6a00 	vldr	s13, [sp]
 8003d68:	eddd 7a02 	vldr	s15, [sp, #8]
 8003d6c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003d70:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003d74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d78:	ee26 6a22 	vmul.f32	s12, s12, s5
 8003d7c:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8003d80:	eddd 7a03 	vldr	s15, [sp, #12]
 8003d84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d8c:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003d90:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003d94:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8003d98:	9b01      	ldr	r3, [sp, #4]
 8003d9a:	eddd 6a00 	vldr	s13, [sp]
 8003d9e:	eddd 7a02 	vldr	s15, [sp, #8]
 8003da2:	3301      	adds	r3, #1
 8003da4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dac:	ee06 3a10 	vmov	s12, r3
 8003db0:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003db4:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8003db8:	eddd 7a03 	vldr	s15, [sp, #12]
 8003dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc0:	ee26 6a22 	vmul.f32	s12, s12, s5
 8003dc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dc8:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003dcc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003dd0:	ed8d 7b08 	vstr	d7, [sp, #32]
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8003dd4:	ed9d 5b06 	vldr	d5, [sp, #24]
 8003dd8:	ed9d 4b0a 	vldr	d4, [sp, #40]	; 0x28
 8003ddc:	ed9d 6b08 	vldr	d6, [sp, #32]
 8003de0:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8003de4:	ee35 5b44 	vsub.f64	d5, d5, d4
 8003de8:	ee36 6b47 	vsub.f64	d6, d6, d7
 8003dec:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 8003df0:	ee27 7b03 	vmul.f64	d7, d7, d3
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8003df4:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8003df8:	ed8d 7a04 	vstr	s14, [sp, #16]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8003dfc:	9b04      	ldr	r3, [sp, #16]
 8003dfe:	f003 0307 	and.w	r3, r3, #7
 8003e02:	8033      	strh	r3, [r6, #0]
 8003e04:	f8ac 3000 	strh.w	r3, [ip]
		FracDiv >>= 0x03;
 8003e08:	9b04      	ldr	r3, [sp, #16]
 8003e0a:	08db      	lsrs	r3, r3, #3
 8003e0c:	9304      	str	r3, [sp, #16]
		FracDivCoeff[i] = FracDiv;
 8003e0e:	9a04      	ldr	r2, [sp, #16]
 8003e10:	9b05      	ldr	r3, [sp, #20]
 8003e12:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 8003e16:	9a05      	ldr	r2, [sp, #20]
	for (i = 0; i < 4; i++) {
 8003e18:	9b05      	ldr	r3, [sp, #20]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	9305      	str	r3, [sp, #20]
		FracPWMCoeff[i] = FracDivPWM;
 8003e1e:	8833      	ldrh	r3, [r6, #0]
 8003e20:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
	for (i = 0; i < 4; i++) {
 8003e24:	9b05      	ldr	r3, [sp, #20]
 8003e26:	2b03      	cmp	r3, #3
 8003e28:	f67f af41 	bls.w	8003cae <SetWSPRPLLCoeff+0x4e>
	}
	__HAL_RCC_PLL2_DISABLE();
 8003e2c:	4a3e      	ldr	r2, [pc, #248]	; (8003f28 <SetWSPRPLLCoeff+0x2c8>)
 8003e2e:	6813      	ldr	r3, [r2, #0]
 8003e30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e34:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 8003e36:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003e38:	9900      	ldr	r1, [sp, #0]
 8003e3a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003e3e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8003e42:	6293      	str	r3, [r2, #40]	; 0x28
 8003e44:	9901      	ldr	r1, [sp, #4]
 8003e46:	9b02      	ldr	r3, [sp, #8]
 8003e48:	3901      	subs	r1, #1
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003e50:	025b      	lsls	r3, r3, #9
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	430b      	orrs	r3, r1
 8003e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e5a:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8003e5c:	6813      	ldr	r3, [r2, #0]
 8003e5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e62:	6013      	str	r3, [r2, #0]
}
 8003e64:	b00f      	add	sp, #60	; 0x3c
 8003e66:	ecbd 8b02 	vpop	{d8}
 8003e6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					OutF = XTalFreq * n / m / p / od;
 8003e6e:	ee07 3a90 	vmov	s15, r3
 8003e72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e76:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003e7a:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8003e7e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003e82:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8003e86:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003e8a:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8003e8e:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8003e92:	ee37 7b45 	vsub.f64	d7, d7, d5
 8003e96:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e9e:	d521      	bpl.n	8003ee4 <SetWSPRPLLCoeff+0x284>
 8003ea0:	ed9d 7b06 	vldr	d7, [sp, #24]
 8003ea4:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8003ea8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8003eac:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8003eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eb4:	dd16      	ble.n	8003ee4 <SetWSPRPLLCoeff+0x284>
						MinDiff = abs(OutF - TF);
 8003eb6:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8003eba:	ed9d 6b06 	vldr	d6, [sp, #24]
 8003ebe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8003ec2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8003ec6:	ee17 7a10 	vmov	r7, s14
 8003eca:	2f00      	cmp	r7, #0
 8003ecc:	bfb8      	it	lt
 8003ece:	427f      	neglt	r7, r7
 8003ed0:	ee07 7a10 	vmov	s14, r7
 8003ed4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8003ed8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
						fp = p;
 8003edc:	9302      	str	r3, [sp, #8]
						fn = n;
 8003ede:	9201      	str	r2, [sp, #4]
						fm = m;
 8003ee0:	9100      	str	r1, [sp, #0]
						fod = od;
 8003ee2:	9003      	str	r0, [sp, #12]
				for (p = 2; p <= 128; p += 2) {
 8003ee4:	3302      	adds	r3, #2
 8003ee6:	2b82      	cmp	r3, #130	; 0x82
 8003ee8:	d1c1      	bne.n	8003e6e <SetWSPRPLLCoeff+0x20e>
			for (n = 2; n <= 512; n++) //was 1
 8003eea:	3201      	adds	r2, #1
 8003eec:	4572      	cmp	r2, lr
 8003eee:	f47f aef8 	bne.w	8003ce2 <SetWSPRPLLCoeff+0x82>
 8003ef2:	e72d      	b.n	8003d50 <SetWSPRPLLCoeff+0xf0>
			FracDiv = 8191 * 8;
 8003ef4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003ef8:	9304      	str	r3, [sp, #16]
 8003efa:	e77f      	b.n	8003dfc <SetWSPRPLLCoeff+0x19c>
 8003efc:	f3af 8000 	nop.w
 8003f00:	ff800000 	.word	0xff800000
 8003f04:	41cdcd64 	.word	0x41cdcd64
 8003f08:	00000000 	.word	0x00000000
 8003f0c:	40f00000 	.word	0x40f00000
 8003f10:	24007264 	.word	0x24007264
 8003f14:	24008400 	.word	0x24008400
 8003f18:	3fbb7e91 	.word	0x3fbb7e91
 8003f1c:	4d0f0d18 	.word	0x4d0f0d18
 8003f20:	4e64e1c0 	.word	0x4e64e1c0
 8003f24:	24006234 	.word	0x24006234
 8003f28:	58024400 	.word	0x58024400
 8003f2c:	24007268 	.word	0x24007268

08003f30 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8003f30:	4a90      	ldr	r2, [pc, #576]	; (8004174 <SetTXPLL+0x244>)
 8003f32:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8003f36:	4b90      	ldr	r3, [pc, #576]	; (8004178 <SetTXPLL+0x248>)
	for (m = 2; m <= 25; m++) //was 64
 8003f38:	2002      	movs	r0, #2
				OutF = XTalFreq * n / m / p / od;
 8003f3a:	edd2 5a00 	vldr	s11, [r2]
		for (n = 2; n <= 512; n++) //was 1
 8003f3e:	f240 2c01 	movw	ip, #513	; 0x201
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003f42:	ed9f 5a8e 	vldr	s10, [pc, #568]	; 800417c <SetTXPLL+0x24c>
 8003f46:	ed9f 4a8e 	vldr	s8, [pc, #568]	; 8004180 <SetTXPLL+0x250>
{
 8003f4a:	b410      	push	{r4}
					MinDiff = abs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 8003f4c:	2401      	movs	r4, #1
{
 8003f4e:	b08b      	sub	sp, #44	; 0x2c
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8003f50:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 8003f52:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 8003f54:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8003f58:	2102      	movs	r1, #2
				OutF = XTalFreq * n / m / p / od;
 8003f5a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003f5e:	eec3 4a86 	vdiv.f32	s9, s7, s12
 8003f62:	ee07 1a90 	vmov	s15, r1
			for (p = 2; p <= 128; p+=2)
 8003f66:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8003f68:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003f6c:	ee66 6aa5 	vmul.f32	s13, s13, s11
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003f70:	ee66 7aa4 	vmul.f32	s15, s13, s9
 8003f74:	eef4 7a45 	vcmp.f32	s15, s10
 8003f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f7c:	dd05      	ble.n	8003f8a <SetTXPLL+0x5a>
 8003f7e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8003f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f86:	f100 80b6 	bmi.w	80040f6 <SetTXPLL+0x1c6>
				OutF = XTalFreq * n / m / p / od;
 8003f8a:	ee07 3a90 	vmov	s15, r3
 8003f8e:	3302      	adds	r3, #2
 8003f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f94:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003f98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f9c:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8003fa0:	eddd 7a02 	vldr	s15, [sp, #8]
 8003fa4:	ed9d 7a03 	vldr	s14, [sp, #12]
 8003fa8:	ee70 7a67 	vsub.f32	s15, s0, s15
 8003fac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fb4:	dd00      	ble.n	8003fb8 <SetTXPLL+0x88>
 8003fb6:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 8003fb8:	2b82      	cmp	r3, #130	; 0x82
 8003fba:	d1e6      	bne.n	8003f8a <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 8003fbc:	3101      	adds	r1, #1
 8003fbe:	4561      	cmp	r1, ip
 8003fc0:	d1cf      	bne.n	8003f62 <SetTXPLL+0x32>
	for (m = 2; m <= 25; m++) //was 64
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	281a      	cmp	r0, #26
 8003fc6:	d1c5      	bne.n	8003f54 <SetTXPLL+0x24>
				}
			}
		}
	}
	if (fn < 511)
 8003fc8:	9b05      	ldr	r3, [sp, #20]
 8003fca:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8003fce:	f200 80cd 	bhi.w	800416c <SetTXPLL+0x23c>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 8003fd2:	eddd 6a05 	vldr	s13, [sp, #20]
 8003fd6:	ed9d 7a04 	vldr	s14, [sp, #16]
 8003fda:	eddd 7a06 	vldr	s15, [sp, #24]
 8003fde:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003fe2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003fe6:	ed9d 6a07 	vldr	s12, [sp, #28]
 8003fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8003fee:	ed9f 5a65 	vldr	s10, [pc, #404]	; 8004184 <SetTXPLL+0x254>
		OutF = XTalFreq * fn / fm / fp / fod;
 8003ff2:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8003ff6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8003ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004006:	ed8d 7a02 	vstr	s14, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 800400a:	9b05      	ldr	r3, [sp, #20]
 800400c:	ed9d 7a04 	vldr	s14, [sp, #16]
 8004010:	eddd 7a06 	vldr	s15, [sp, #24]
 8004014:	3301      	adds	r3, #1
 8004016:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800401a:	ed9d 6a07 	vldr	s12, [sp, #28]
 800401e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004022:	ee06 3a90 	vmov	s13, r3
 8004026:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 800402a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800402e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004032:	ee66 5aa5 	vmul.f32	s11, s13, s11
 8004036:	ee67 7a86 	vmul.f32	s15, s15, s12
 800403a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 800403e:	ed8d 7a01 	vstr	s14, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8004042:	eddd 6a02 	vldr	s13, [sp, #8]
 8004046:	ed9d 7a01 	vldr	s14, [sp, #4]
 800404a:	eddd 7a02 	vldr	s15, [sp, #8]
 800404e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8004052:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004056:	eec0 7a07 	vdiv.f32	s15, s0, s14
 800405a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800405e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004062:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 8004066:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 800406a:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 800406c:	4a46      	ldr	r2, [pc, #280]	; (8004188 <SetTXPLL+0x258>)
	TXFreqError = MinDiff;
 800406e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004072:	4b46      	ldr	r3, [pc, #280]	; (800418c <SetTXPLL+0x25c>)
 8004074:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 8004078:	6813      	ldr	r3, [r2, #0]
 800407a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800407e:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8004080:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004082:	9904      	ldr	r1, [sp, #16]
 8004084:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004088:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800408c:	6293      	str	r3, [r2, #40]	; 0x28
 800408e:	9905      	ldr	r1, [sp, #20]
 8004090:	9b06      	ldr	r3, [sp, #24]
 8004092:	3901      	subs	r1, #1
 8004094:	3b01      	subs	r3, #1
 8004096:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800409a:	025b      	lsls	r3, r3, #9
 800409c:	b29b      	uxth	r3, r3
 800409e:	430b      	orrs	r3, r1
 80040a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040a4:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80040a6:	6813      	ldr	r3, [r2, #0]
 80040a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040ac:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 80040ae:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 80040b0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80040b2:	f023 0310 	bic.w	r3, r3, #16
 80040b6:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 80040b8:	9009      	str	r0, [sp, #36]	; 0x24
 80040ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040bc:	2b31      	cmp	r3, #49	; 0x31
 80040be:	d80b      	bhi.n	80040d8 <SetTXPLL+0x1a8>
		i++;
 80040c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040c2:	3301      	adds	r3, #1
 80040c4:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 80040c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040c8:	3b01      	subs	r3, #1
 80040ca:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 80040cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040ce:	3301      	adds	r3, #1
 80040d0:	9309      	str	r3, [sp, #36]	; 0x24
 80040d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040d4:	2b31      	cmp	r3, #49	; 0x31
 80040d6:	d9f3      	bls.n	80040c0 <SetTXPLL+0x190>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 80040d8:	4a2b      	ldr	r2, [pc, #172]	; (8004188 <SetTXPLL+0x258>)
 80040da:	4b2d      	ldr	r3, [pc, #180]	; (8004190 <SetTXPLL+0x260>)
 80040dc:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 80040de:	4003      	ands	r3, r0
 80040e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80040e4:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 80040e6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80040e8:	f043 0310 	orr.w	r3, r3, #16
 80040ec:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 80040ee:	b00b      	add	sp, #44	; 0x2c
 80040f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040f4:	4770      	bx	lr
				OutF = XTalFreq * n / m / p / od;
 80040f6:	ee07 3a90 	vmov	s15, r3
 80040fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004106:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 800410a:	eddd 7a02 	vldr	s15, [sp, #8]
 800410e:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004112:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004116:	eef4 7ac7 	vcmpe.f32	s15, s14
 800411a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411e:	d51d      	bpl.n	800415c <SetTXPLL+0x22c>
 8004120:	eddd 7a02 	vldr	s15, [sp, #8]
 8004124:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004128:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800412c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004130:	dd14      	ble.n	800415c <SetTXPLL+0x22c>
					MinDiff = abs(OutF - TF);
 8004132:	eddd 7a02 	vldr	s15, [sp, #8]
 8004136:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800413a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800413e:	ee17 2a90 	vmov	r2, s15
 8004142:	2a00      	cmp	r2, #0
 8004144:	bfb8      	it	lt
 8004146:	4252      	neglt	r2, r2
 8004148:	ee07 2a90 	vmov	s15, r2
 800414c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004150:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 8004154:	9306      	str	r3, [sp, #24]
					fn = n;
 8004156:	9105      	str	r1, [sp, #20]
					fm = m;
 8004158:	9004      	str	r0, [sp, #16]
					fod = od;
 800415a:	9407      	str	r4, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 800415c:	3302      	adds	r3, #2
 800415e:	2b82      	cmp	r3, #130	; 0x82
 8004160:	d1c9      	bne.n	80040f6 <SetTXPLL+0x1c6>
		for (n = 2; n <= 512; n++) //was 1
 8004162:	3101      	adds	r1, #1
 8004164:	4561      	cmp	r1, ip
 8004166:	f47f aefc 	bne.w	8003f62 <SetTXPLL+0x32>
 800416a:	e72a      	b.n	8003fc2 <SetTXPLL+0x92>
		FracDiv = 8191;
 800416c:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004170:	9308      	str	r3, [sp, #32]
 8004172:	e778      	b.n	8004066 <SetTXPLL+0x136>
 8004174:	24008400 	.word	0x24008400
 8004178:	4e6e6b28 	.word	0x4e6e6b28
 800417c:	4d0f0d18 	.word	0x4d0f0d18
 8004180:	4e64e1c0 	.word	0x4e64e1c0
 8004184:	46000000 	.word	0x46000000
 8004188:	58024400 	.word	0x58024400
 800418c:	240072e0 	.word	0x240072e0
 8004190:	ffff0007 	.word	0xffff0007
 8004194:	00000000 	.word	0x00000000

08004198 <TXSwitch>:


void TXSwitch(uint8_t Status)
{
 8004198:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800419a:	2300      	movs	r3, #0
{
 800419c:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800419e:	e9cd 3300 	strd	r3, r3, [sp]
 80041a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80041a6:	9304      	str	r3, [sp, #16]

	if (Status)
 80041a8:	b378      	cbz	r0, 800420a <TXSwitch+0x72>
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 80041aa:	4d27      	ldr	r5, [pc, #156]	; (8004248 <TXSwitch+0xb0>)
		TransmissionEnabled = 1;
 80041ac:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 80041ae:	4c27      	ldr	r4, [pc, #156]	; (800424c <TXSwitch+0xb4>)
 80041b0:	ed95 0a00 	vldr	s0, [r5]
 80041b4:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 80041b8:	4b25      	ldr	r3, [pc, #148]	; (8004250 <TXSwitch+0xb8>)
		if (LastTXFreq != LOfreq)
 80041ba:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 80041be:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 80041c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c4:	d11c      	bne.n	8004200 <TXSwitch+0x68>
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}

		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80041c6:	2200      	movs	r2, #0
 80041c8:	2303      	movs	r3, #3
 80041ca:	f44f 7400 	mov.w	r4, #512	; 0x200
 80041ce:	2502      	movs	r5, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041d0:	4669      	mov	r1, sp
 80041d2:	4820      	ldr	r0, [pc, #128]	; (8004254 <TXSwitch+0xbc>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80041d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80041d8:	2300      	movs	r3, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80041da:	e9cd 4500 	strd	r4, r5, [sp]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80041de:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041e0:	f004 fd72 	bl	8008cc8 <HAL_GPIO_Init>

		RELAY_TX_ON;
 80041e4:	2201      	movs	r2, #1
 80041e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80041ea:	481b      	ldr	r0, [pc, #108]	; (8004258 <TXSwitch+0xc0>)
 80041ec:	f004 feac 	bl	8008f48 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 80041f0:	2201      	movs	r2, #1
 80041f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041f6:	4819      	ldr	r0, [pc, #100]	; (800425c <TXSwitch+0xc4>)
 80041f8:	f004 fea6 	bl	8008f48 <HAL_GPIO_WritePin>
		RELAY_TX_OFF;
		LED_YELLOW_OFF;
		TransmissionEnabled = 0;

	}
}
 80041fc:	b007      	add	sp, #28
 80041fe:	bd30      	pop	{r4, r5, pc}
			SetTXPLL(LOfreq);
 8004200:	f7ff fe96 	bl	8003f30 <SetTXPLL>
			LastTXFreq = LOfreq;
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	6023      	str	r3, [r4, #0]
 8004208:	e7dd      	b.n	80041c6 <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800420a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8004240 <TXSwitch+0xa8>
 800420e:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004210:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004212:	4669      	mov	r1, sp
 8004214:	480f      	ldr	r0, [pc, #60]	; (8004254 <TXSwitch+0xbc>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004216:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004218:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800421c:	f004 fd54 	bl	8008cc8 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8004220:	4622      	mov	r2, r4
 8004222:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004226:	480c      	ldr	r0, [pc, #48]	; (8004258 <TXSwitch+0xc0>)
 8004228:	f004 fe8e 	bl	8008f48 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800422c:	4622      	mov	r2, r4
 800422e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004232:	480a      	ldr	r0, [pc, #40]	; (800425c <TXSwitch+0xc4>)
 8004234:	f004 fe88 	bl	8008f48 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004238:	4b05      	ldr	r3, [pc, #20]	; (8004250 <TXSwitch+0xb8>)
 800423a:	701c      	strb	r4, [r3, #0]
}
 800423c:	b007      	add	sp, #28
 800423e:	bd30      	pop	{r4, r5, pc}
 8004240:	00000200 	.word	0x00000200
 8004244:	00000001 	.word	0x00000001
 8004248:	24007258 	.word	0x24007258
 800424c:	24007264 	.word	0x24007264
 8004250:	240072e8 	.word	0x240072e8
 8004254:	58020800 	.word	0x58020800
 8004258:	58020c00 	.word	0x58020c00
 800425c:	58020400 	.word	0x58020400

08004260 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 8004260:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004262:	2400      	movs	r4, #0
{
 8004264:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004266:	e9cd 4400 	strd	r4, r4, [sp]
 800426a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800426e:	9404      	str	r4, [sp, #16]
	if (Status)
 8004270:	b320      	cbz	r0, 80042bc <CarrierEnable+0x5c>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8004272:	4622      	mov	r2, r4
 8004274:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004278:	4822      	ldr	r0, [pc, #136]	; (8004304 <CarrierEnable+0xa4>)
 800427a:	f004 fe65 	bl	8008f48 <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 800427e:	4b22      	ldr	r3, [pc, #136]	; (8004308 <CarrierEnable+0xa8>)
 8004280:	4622      	mov	r2, r4
 8004282:	2110      	movs	r1, #16
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4821      	ldr	r0, [pc, #132]	; (800430c <CarrierEnable+0xac>)
 8004288:	f003 f966 	bl	8007558 <HAL_DAC_SetValue>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800428c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004290:	2302      	movs	r3, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004292:	4669      	mov	r1, sp
 8004294:	481e      	ldr	r0, [pc, #120]	; (8004310 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004296:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004298:	e9cd 2300 	strd	r2, r3, [sp]
 800429c:	2200      	movs	r2, #0
 800429e:	2303      	movs	r3, #3
 80042a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042a4:	f004 fd10 	bl	8008cc8 <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 80042a8:	2201      	movs	r2, #1
 80042aa:	4b1a      	ldr	r3, [pc, #104]	; (8004314 <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 80042ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80042b0:	4819      	ldr	r0, [pc, #100]	; (8004318 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 80042b2:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 80042b4:	f004 fe48 	bl	8008f48 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 80042b8:	b007      	add	sp, #28
 80042ba:	bd30      	pop	{r4, r5, pc}
 80042bc:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80042be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80042c2:	4810      	ldr	r0, [pc, #64]	; (8004304 <CarrierEnable+0xa4>)
 80042c4:	2201      	movs	r2, #1
 80042c6:	f004 fe3f 	bl	8008f48 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 80042ca:	462b      	mov	r3, r5
 80042cc:	462a      	mov	r2, r5
 80042ce:	2110      	movs	r1, #16
 80042d0:	480e      	ldr	r0, [pc, #56]	; (800430c <CarrierEnable+0xac>)
 80042d2:	f003 f941 	bl	8007558 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80042d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042da:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 80042dc:	480d      	ldr	r0, [pc, #52]	; (8004314 <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042de:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 80042e0:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042e2:	480b      	ldr	r0, [pc, #44]	; (8004310 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80042e4:	e9cd 2300 	strd	r2, r3, [sp]
 80042e8:	2300      	movs	r3, #0
 80042ea:	2202      	movs	r2, #2
 80042ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f0:	f004 fcea 	bl	8008cc8 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80042f4:	462a      	mov	r2, r5
 80042f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80042fa:	4807      	ldr	r0, [pc, #28]	; (8004318 <CarrierEnable+0xb8>)
 80042fc:	f004 fe24 	bl	8008f48 <HAL_GPIO_WritePin>
}
 8004300:	b007      	add	sp, #28
 8004302:	bd30      	pop	{r4, r5, pc}
 8004304:	58020c00 	.word	0x58020c00
 8004308:	240072ec 	.word	0x240072ec
 800430c:	2400b508 	.word	0x2400b508
 8004310:	58020800 	.word	0x58020800
 8004314:	240072dc 	.word	0x240072dc
 8004318:	58020400 	.word	0x58020400

0800431c <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 800431c:	4e09      	ldr	r6, [pc, #36]	; (8004344 <Error_Handler+0x28>)
{
 800431e:	4d0a      	ldr	r5, [pc, #40]	; (8004348 <Error_Handler+0x2c>)
 8004320:	4c0a      	ldr	r4, [pc, #40]	; (800434c <Error_Handler+0x30>)
 8004322:	b508      	push	{r3, lr}
 8004324:	6833      	ldr	r3, [r6, #0]
 8004326:	fb05 f303 	mul.w	r3, r5, r3
 800432a:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 800432e:	d200      	bcs.n	8004332 <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8004330:	e7fe      	b.n	8004330 <Error_Handler+0x14>
			LED_switch();
 8004332:	f7fd f913 	bl	800155c <LED_switch>
 8004336:	6833      	ldr	r3, [r6, #0]
 8004338:	fb05 f303 	mul.w	r3, r5, r3
 800433c:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8004340:	d2f7      	bcs.n	8004332 <Error_Handler+0x16>
 8004342:	e7f5      	b.n	8004330 <Error_Handler+0x14>
 8004344:	2400b840 	.word	0x2400b840
 8004348:	c28f5c29 	.word	0xc28f5c29
 800434c:	051eb851 	.word	0x051eb851

08004350 <SystemClock_Config_For_OC>:
{
 8004350:	b530      	push	{r4, r5, lr}
 8004352:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004354:	224c      	movs	r2, #76	; 0x4c
 8004356:	2100      	movs	r1, #0
 8004358:	a80a      	add	r0, sp, #40	; 0x28
 800435a:	f00c fd31 	bl	8010dc0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800435e:	2220      	movs	r2, #32
 8004360:	2100      	movs	r1, #0
 8004362:	a802      	add	r0, sp, #8
 8004364:	f00c fd2c 	bl	8010dc0 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004368:	22c0      	movs	r2, #192	; 0xc0
 800436a:	2100      	movs	r1, #0
 800436c:	a81e      	add	r0, sp, #120	; 0x78
 800436e:	f00c fd27 	bl	8010dc0 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004372:	2002      	movs	r0, #2
 8004374:	f005 fe6a 	bl	800a04c <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004378:	4a49      	ldr	r2, [pc, #292]	; (80044a0 <SystemClock_Config_For_OC+0x150>)
 800437a:	2300      	movs	r3, #0
 800437c:	9301      	str	r3, [sp, #4]
 800437e:	6991      	ldr	r1, [r2, #24]
 8004380:	4b48      	ldr	r3, [pc, #288]	; (80044a4 <SystemClock_Config_For_OC+0x154>)
 8004382:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8004386:	6191      	str	r1, [r2, #24]
 8004388:	6991      	ldr	r1, [r2, #24]
 800438a:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 800438e:	9101      	str	r1, [sp, #4]
 8004390:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004392:	f041 0101 	orr.w	r1, r1, #1
 8004396:	62d9      	str	r1, [r3, #44]	; 0x2c
 8004398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	9301      	str	r3, [sp, #4]
 80043a0:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80043a2:	6993      	ldr	r3, [r2, #24]
 80043a4:	0499      	lsls	r1, r3, #18
 80043a6:	d5fc      	bpl.n	80043a2 <SystemClock_Config_For_OC+0x52>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80043a8:	4a3f      	ldr	r2, [pc, #252]	; (80044a8 <SystemClock_Config_For_OC+0x158>)
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80043aa:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80043ac:	2501      	movs	r5, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043ae:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80043b0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80043b2:	f023 0303 	bic.w	r3, r3, #3
 80043b6:	f043 0302 	orr.w	r3, r3, #2
 80043ba:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043bc:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLM = 10;
 80043be:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80043c2:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 80043c4:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80043c6:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80043c8:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80043ca:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80043cc:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80043d0:	2300      	movs	r3, #0
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80043d2:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 80043d6:	230a      	movs	r3, #10
 80043d8:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 80043dc:	4b33      	ldr	r3, [pc, #204]	; (80044ac <SystemClock_Config_For_OC+0x15c>)
 80043de:	4a34      	ldr	r2, [pc, #208]	; (80044b0 <SystemClock_Config_For_OC+0x160>)
 80043e0:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80043e2:	2221      	movs	r2, #33	; 0x21
 80043e4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80043e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043ec:	f005 fede 	bl	800a1ac <HAL_RCC_OscConfig>
 80043f0:	2800      	cmp	r0, #0
 80043f2:	d152      	bne.n	800449a <SystemClock_Config_For_OC+0x14a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80043f4:	223f      	movs	r2, #63	; 0x3f
 80043f6:	2303      	movs	r3, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80043f8:	4621      	mov	r1, r4
 80043fa:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80043fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004400:	2200      	movs	r2, #0
 8004402:	2308      	movs	r3, #8
 8004404:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004408:	2240      	movs	r2, #64	; 0x40
 800440a:	2340      	movs	r3, #64	; 0x40
 800440c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004410:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004414:	2340      	movs	r3, #64	; 0x40
 8004416:	e9cd 2308 	strd	r2, r3, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800441a:	f006 faad 	bl	800a978 <HAL_RCC_ClockConfig>
 800441e:	2800      	cmp	r0, #0
 8004420:	d13b      	bne.n	800449a <SystemClock_Config_For_OC+0x14a>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8004422:	4a24      	ldr	r2, [pc, #144]	; (80044b4 <SystemClock_Config_For_OC+0x164>)
 8004424:	2300      	movs	r3, #0
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004426:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800442a:	903c      	str	r0, [sp, #240]	; 0xf0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800442c:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800442e:	9140      	str	r1, [sp, #256]	; 0x100
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8004430:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004434:	2204      	movs	r2, #4
 8004436:	2326      	movs	r3, #38	; 0x26
 8004438:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 800443c:	2218      	movs	r2, #24
 800443e:	2302      	movs	r3, #2
 8004440:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 8004444:	2202      	movs	r2, #2
 8004446:	2380      	movs	r3, #128	; 0x80
 8004448:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 800444c:	2200      	movs	r2, #0
 800444e:	2300      	movs	r3, #0
 8004450:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8004454:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004458:	f44f 6280 	mov.w	r2, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800445c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8004460:	9245      	str	r2, [sp, #276]	; 0x114
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004462:	2205      	movs	r2, #5
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8004464:	9347      	str	r3, [sp, #284]	; 0x11c
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8004466:	2380      	movs	r3, #128	; 0x80
 8004468:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 800446c:	2202      	movs	r2, #2
 800446e:	2308      	movs	r3, #8
 8004470:	e9cd 232a 	strd	r2, r3, [sp, #168]	; 0xa8
 8004474:	2205      	movs	r2, #5
 8004476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800447a:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800447e:	f006 fd67 	bl	800af50 <HAL_RCCEx_PeriphCLKConfig>
 8004482:	b950      	cbnz	r0, 800449a <SystemClock_Config_For_OC+0x14a>
	HAL_PWREx_EnableUSBVoltageDetector();
 8004484:	f005 fe06 	bl	800a094 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8004488:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800448c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8004490:	4628      	mov	r0, r5
 8004492:	f006 f97f 	bl	800a794 <HAL_RCC_MCOConfig>
}
 8004496:	b04f      	add	sp, #316	; 0x13c
 8004498:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 800449a:	f7ff ff3f 	bl	800431c <Error_Handler>
 800449e:	bf00      	nop
 80044a0:	58024800 	.word	0x58024800
 80044a4:	58000400 	.word	0x58000400
 80044a8:	58024400 	.word	0x58024400
 80044ac:	24008400 	.word	0x24008400
 80044b0:	4bbebbd3 	.word	0x4bbebbd3
 80044b4:	000c0042 	.word	0x000c0042

080044b8 <UserInput>:
{
 80044b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if (WSPRBeaconState == SEND_WSPR)
 80044bc:	4d84      	ldr	r5, [pc, #528]	; (80046d0 <UserInput+0x218>)
{
 80044be:	b08d      	sub	sp, #52	; 0x34
	if (WSPRBeaconState == SEND_WSPR)
 80044c0:	782e      	ldrb	r6, [r5, #0]
 80044c2:	2e02      	cmp	r6, #2
 80044c4:	f000 812c 	beq.w	8004720 <UserInput+0x268>
	if (USBRXLength)
 80044c8:	4b82      	ldr	r3, [pc, #520]	; (80046d4 <UserInput+0x21c>)
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	bb2a      	cbnz	r2, 800451a <UserInput+0x62>
		result = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	f88d 3017 	strb.w	r3, [sp, #23]
	if (result == HAL_OK)
 80044d4:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80044d8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80044dc:	b33b      	cbz	r3, 800452e <UserInput+0x76>
 80044de:	4c7e      	ldr	r4, [pc, #504]	; (80046d8 <UserInput+0x220>)
	EncVal = TIM4->CNT;
 80044e0:	4b7e      	ldr	r3, [pc, #504]	; (80046dc <UserInput+0x224>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80044e2:	4d7f      	ldr	r5, [pc, #508]	; (80046e0 <UserInput+0x228>)
	EncVal = TIM4->CNT;
 80044e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80044e6:	882a      	ldrh	r2, [r5, #0]
	EncVal = TIM4->CNT;
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	4e7e      	ldr	r6, [pc, #504]	; (80046e4 <UserInput+0x22c>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80044ec:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 80044ee:	8033      	strh	r3, [r6, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80044f0:	b201      	sxth	r1, r0
 80044f2:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 80044f4:	2900      	cmp	r1, #0
 80044f6:	f2c0 80d9 	blt.w	80046ac <UserInput+0x1f4>
	if (DiffEncVal > 0)
 80044fa:	f000 8081 	beq.w	8004600 <UserInput+0x148>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 80044fe:	f7fc ffc3 	bl	8001488 <FminusClicked>
	if (!DisableDisplay)
 8004502:	7823      	ldrb	r3, [r4, #0]
 8004504:	b913      	cbnz	r3, 800450c <UserInput+0x54>
 8004506:	f7ff fa15 	bl	8003934 <DisplayStatus.part.0>
	if (!DisableDisplay)
 800450a:	7823      	ldrb	r3, [r4, #0]
		LastEncVal = EncVal;
 800450c:	8832      	ldrh	r2, [r6, #0]
 800450e:	802a      	strh	r2, [r5, #0]
	if (!DisableDisplay)
 8004510:	2b00      	cmp	r3, #0
 8004512:	d078      	beq.n	8004606 <UserInput+0x14e>
}
 8004514:	b00d      	add	sp, #52	; 0x34
 8004516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		result = HAL_OK;
 800451a:	2200      	movs	r2, #0
 800451c:	f88d 2017 	strb.w	r2, [sp, #23]
		USBRXLength = 0;
 8004520:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 8004522:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8004526:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1d7      	bne.n	80044de <UserInput+0x26>
		switch (UartRXString[0])
 800452e:	4b6e      	ldr	r3, [pc, #440]	; (80046e8 <UserInput+0x230>)
		UartRXDataReady = RESET;
 8004530:	496e      	ldr	r1, [pc, #440]	; (80046ec <UserInput+0x234>)
		switch (UartRXString[0])
 8004532:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 8004534:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8004536:	3b2b      	subs	r3, #43	; 0x2b
 8004538:	2b4c      	cmp	r3, #76	; 0x4c
 800453a:	d859      	bhi.n	80045f0 <UserInput+0x138>
 800453c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004540:	00580159 	.word	0x00580159
 8004544:	0058016b 	.word	0x0058016b
 8004548:	00580058 	.word	0x00580058
 800454c:	01840180 	.word	0x01840180
 8004550:	018c0188 	.word	0x018c0188
 8004554:	01940190 	.word	0x01940190
 8004558:	019c0198 	.word	0x019c0198
 800455c:	005801a0 	.word	0x005801a0
 8004560:	00580058 	.word	0x00580058
 8004564:	00580058 	.word	0x00580058
 8004568:	00580058 	.word	0x00580058
 800456c:	01a40058 	.word	0x01a40058
 8004570:	01ac01a8 	.word	0x01ac01a8
 8004574:	00580058 	.word	0x00580058
 8004578:	00580058 	.word	0x00580058
 800457c:	01b00058 	.word	0x01b00058
 8004580:	01ba01b5 	.word	0x01ba01b5
 8004584:	00580058 	.word	0x00580058
 8004588:	00580058 	.word	0x00580058
 800458c:	00580058 	.word	0x00580058
 8004590:	00580058 	.word	0x00580058
 8004594:	00580058 	.word	0x00580058
 8004598:	005801bf 	.word	0x005801bf
 800459c:	02dd01c7 	.word	0x02dd01c7
 80045a0:	00580058 	.word	0x00580058
 80045a4:	00580058 	.word	0x00580058
 80045a8:	00580058 	.word	0x00580058
 80045ac:	02c802e5 	.word	0x02c802e5
 80045b0:	005802cc 	.word	0x005802cc
 80045b4:	02d00058 	.word	0x02d00058
 80045b8:	004d02d4 	.word	0x004d02d4
 80045bc:	00580058 	.word	0x00580058
 80045c0:	01d60058 	.word	0x01d60058
 80045c4:	01da0058 	.word	0x01da0058
 80045c8:	00580058 	.word	0x00580058
 80045cc:	01de0058 	.word	0x01de0058
 80045d0:	0222021e 	.word	0x0222021e
 80045d4:	02a60278 	.word	0x02a60278
 80045d8:	0155      	.short	0x0155
			keyer_speed += 1;
 80045da:	4b45      	ldr	r3, [pc, #276]	; (80046f0 <UserInput+0x238>)
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 80045e0:	2832      	cmp	r0, #50	; 0x32
 80045e2:	f340 8296 	ble.w	8004b12 <UserInput+0x65a>
				keyer_speed = 50;
 80045e6:	2232      	movs	r2, #50	; 0x32
 80045e8:	4610      	mov	r0, r2
 80045ea:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 80045ec:	f7fc f852 	bl	8000694 <loadWPM>
	if (!DisableDisplay)
 80045f0:	4c39      	ldr	r4, [pc, #228]	; (80046d8 <UserInput+0x220>)
 80045f2:	7823      	ldrb	r3, [r4, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f47f af73 	bne.w	80044e0 <UserInput+0x28>
 80045fa:	f7ff f99b 	bl	8003934 <DisplayStatus.part.0>
 80045fe:	e76f      	b.n	80044e0 <UserInput+0x28>
	if (!DisableDisplay)
 8004600:	7823      	ldrb	r3, [r4, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d186      	bne.n	8004514 <UserInput+0x5c>
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8004606:	4b3b      	ldr	r3, [pc, #236]	; (80046f4 <UserInput+0x23c>)
 8004608:	4c3b      	ldr	r4, [pc, #236]	; (80046f8 <UserInput+0x240>)
 800460a:	ed93 7a00 	vldr	s14, [r3]
 800460e:	ed9f 0b2c 	vldr	d0, [pc, #176]	; 80046c0 <UserInput+0x208>
 8004612:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004616:	ee27 0b00 	vmul.f64	d0, d7, d0
 800461a:	f00f fd51 	bl	80140c0 <log10>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 800461e:	4937      	ldr	r1, [pc, #220]	; (80046fc <UserInput+0x244>)
 8004620:	4a37      	ldr	r2, [pc, #220]	; (8004700 <UserInput+0x248>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8004622:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8004626:	4b37      	ldr	r3, [pc, #220]	; (8004704 <UserInput+0x24c>)
 8004628:	6808      	ldr	r0, [r1, #0]
 800462a:	6812      	ldr	r2, [r2, #0]
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	4936      	ldr	r1, [pc, #216]	; (8004708 <UserInput+0x250>)
 8004630:	9300      	str	r3, [sp, #0]
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8004632:	ed9f 6b25 	vldr	d6, [pc, #148]	; 80046c8 <UserInput+0x210>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8004636:	e9cd 2001 	strd	r2, r0, [sp, #4]
 800463a:	4834      	ldr	r0, [pc, #208]	; (800470c <UserInput+0x254>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800463c:	eea0 7b06 	vfma.f64	d7, d0, d6
 8004640:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 8004644:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8004648:	ed84 7a00 	vstr	s14, [r4]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     T %d:%2d:%2d  \r", SValue, DCF77Hour, (int)SystemMinutes, (int)SystemSeconds);
 800464c:	ec53 2b16 	vmov	r2, r3, d6
 8004650:	f00d f86c 	bl	801172c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8004654:	482d      	ldr	r0, [pc, #180]	; (800470c <UserInput+0x254>)
 8004656:	f7fb fe43 	bl	80002e0 <strlen>
 800465a:	4601      	mov	r1, r0
 800465c:	482b      	ldr	r0, [pc, #172]	; (800470c <UserInput+0x254>)
 800465e:	b289      	uxth	r1, r1
 8004660:	f00a ffc4 	bl	800f5ec <CDC_Transmit_FS>
	HAL_Delay(1);
 8004664:	2001      	movs	r0, #1
 8004666:	f001 fbcb 	bl	8005e00 <HAL_Delay>
		if (OVFDetected)
 800466a:	4a29      	ldr	r2, [pc, #164]	; (8004710 <UserInput+0x258>)
 800466c:	8813      	ldrh	r3, [r2, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 80a5 	beq.w	80047be <UserInput+0x306>
			OVFDetected--;
 8004674:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8004676:	4927      	ldr	r1, [pc, #156]	; (8004714 <UserInput+0x25c>)
 8004678:	4c24      	ldr	r4, [pc, #144]	; (800470c <UserInput+0x254>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800467a:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 800467c:	b29b      	uxth	r3, r3
 800467e:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8004680:	4a25      	ldr	r2, [pc, #148]	; (8004718 <UserInput+0x260>)
 8004682:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8004684:	c907      	ldmia	r1, {r0, r1, r2}
 8004686:	c403      	stmia	r4!, {r0, r1}
 8004688:	f824 2b02 	strh.w	r2, [r4], #2
 800468c:	0c12      	lsrs	r2, r2, #16
 800468e:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8004690:	4a22      	ldr	r2, [pc, #136]	; (800471c <UserInput+0x264>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8004692:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8004694:	6812      	ldr	r2, [r2, #0]
 8004696:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 8004698:	2b00      	cmp	r3, #0
 800469a:	f040 8098 	bne.w	80047ce <UserInput+0x316>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 800469e:	6873      	ldr	r3, [r6, #4]
 80046a0:	432b      	orrs	r3, r5
 80046a2:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 80046a4:	6853      	ldr	r3, [r2, #4]
 80046a6:	432b      	orrs	r3, r5
 80046a8:	6053      	str	r3, [r2, #4]
 80046aa:	e090      	b.n	80047ce <UserInput+0x316>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 80046ac:	1ad0      	subs	r0, r2, r3
 80046ae:	b280      	uxth	r0, r0
 80046b0:	f7fc fe80 	bl	80013b4 <FplusClicked>
	if (!DisableDisplay)
 80046b4:	7823      	ldrb	r3, [r4, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f47f af28 	bne.w	800450c <UserInput+0x54>
 80046bc:	e723      	b.n	8004506 <UserInput+0x4e>
 80046be:	bf00      	nop
 80046c0:	00000000 	.word	0x00000000
 80046c4:	409f4000 	.word	0x409f4000
 80046c8:	9916f6a6 	.word	0x9916f6a6
 80046cc:	400a93fc 	.word	0x400a93fc
 80046d0:	240083fd 	.word	0x240083fd
 80046d4:	240072f0 	.word	0x240072f0
 80046d8:	24002030 	.word	0x24002030
 80046dc:	40000800 	.word	0x40000800
 80046e0:	24007260 	.word	0x24007260
 80046e4:	24002032 	.word	0x24002032
 80046e8:	240072f8 	.word	0x240072f8
 80046ec:	240072f6 	.word	0x240072f6
 80046f0:	2400b810 	.word	0x2400b810
 80046f4:	2400727c 	.word	0x2400727c
 80046f8:	24007284 	.word	0x24007284
 80046fc:	240072d8 	.word	0x240072d8
 8004700:	240072d4 	.word	0x240072d4
 8004704:	24002019 	.word	0x24002019
 8004708:	0801b2f8 	.word	0x0801b2f8
 800470c:	240073f8 	.word	0x240073f8
 8004710:	24007272 	.word	0x24007272
 8004714:	0801b31c 	.word	0x0801b31c
 8004718:	2400b43c 	.word	0x2400b43c
 800471c:	2400b4a0 	.word	0x2400b4a0
		HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 8004720:	48c7      	ldr	r0, [pc, #796]	; (8004a40 <UserInput+0x588>)
 8004722:	f002 fccd 	bl	80070c0 <HAL_ADCEx_MultiModeStop_DMA>
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 8004726:	f7ff f803 	bl	8003730 <SendWSPR>
		if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800472a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800472e:	49c5      	ldr	r1, [pc, #788]	; (8004a44 <UserInput+0x58c>)
 8004730:	48c3      	ldr	r0, [pc, #780]	; (8004a40 <UserInput+0x588>)
 8004732:	f002 fc49 	bl	8006fc8 <HAL_ADCEx_MultiModeStart_DMA>
 8004736:	4604      	mov	r4, r0
 8004738:	2800      	cmp	r0, #0
 800473a:	f040 81f4 	bne.w	8004b26 <UserInput+0x66e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800473e:	f44f 7800 	mov.w	r8, #512	; 0x200
 8004742:	f04f 0901 	mov.w	r9, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004746:	a906      	add	r1, sp, #24
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004748:	9608      	str	r6, [sp, #32]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800474a:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800474e:	48be      	ldr	r0, [pc, #760]	; (8004a48 <UserInput+0x590>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004750:	e9cd 8906 	strd	r8, r9, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004754:	f004 fab8 	bl	8008cc8 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8004758:	4622      	mov	r2, r4
 800475a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800475e:	48bb      	ldr	r0, [pc, #748]	; (8004a4c <UserInput+0x594>)
 8004760:	f004 fbf2 	bl	8008f48 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8004764:	4622      	mov	r2, r4
 8004766:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800476a:	48b9      	ldr	r0, [pc, #740]	; (8004a50 <UserInput+0x598>)
 800476c:	f004 fbec 	bl	8008f48 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004770:	4bb8      	ldr	r3, [pc, #736]	; (8004a54 <UserInput+0x59c>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004772:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004776:	48b5      	ldr	r0, [pc, #724]	; (8004a4c <UserInput+0x594>)
 8004778:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 800477a:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800477c:	940a      	str	r4, [sp, #40]	; 0x28
 800477e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8004782:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004786:	f004 fbdf 	bl	8008f48 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 800478a:	4623      	mov	r3, r4
 800478c:	4622      	mov	r2, r4
 800478e:	2110      	movs	r1, #16
 8004790:	48b1      	ldr	r0, [pc, #708]	; (8004a58 <UserInput+0x5a0>)
 8004792:	f002 fee1 	bl	8007558 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004796:	2202      	movs	r2, #2
 8004798:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800479a:	a906      	add	r1, sp, #24
 800479c:	48aa      	ldr	r0, [pc, #680]	; (8004a48 <UserInput+0x590>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800479e:	e9cd 2308 	strd	r2, r3, [sp, #32]
		TXCarrierEnabled = 0;
 80047a2:	4bae      	ldr	r3, [pc, #696]	; (8004a5c <UserInput+0x5a4>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047a4:	e9cd 8906 	strd	r8, r9, [sp, #24]
		TXCarrierEnabled = 0;
 80047a8:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047aa:	f004 fa8d 	bl	8008cc8 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80047ae:	4622      	mov	r2, r4
 80047b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80047b4:	48a6      	ldr	r0, [pc, #664]	; (8004a50 <UserInput+0x598>)
 80047b6:	f004 fbc7 	bl	8008f48 <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 80047ba:	702c      	strb	r4, [r5, #0]
 80047bc:	e684      	b.n	80044c8 <UserInput+0x10>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 80047be:	4aa8      	ldr	r2, [pc, #672]	; (8004a60 <UserInput+0x5a8>)
 80047c0:	4ba8      	ldr	r3, [pc, #672]	; (8004a64 <UserInput+0x5ac>)
 80047c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80047c4:	0c14      	lsrs	r4, r2, #16
 80047c6:	c303      	stmia	r3!, {r0, r1}
 80047c8:	f823 2b02 	strh.w	r2, [r3], #2
 80047cc:	701c      	strb	r4, [r3, #0]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80047ce:	48a5      	ldr	r0, [pc, #660]	; (8004a64 <UserInput+0x5ac>)
 80047d0:	f7fb fd86 	bl	80002e0 <strlen>
 80047d4:	4601      	mov	r1, r0
 80047d6:	48a3      	ldr	r0, [pc, #652]	; (8004a64 <UserInput+0x5ac>)
 80047d8:	b289      	uxth	r1, r1
 80047da:	f00a ff07 	bl	800f5ec <CDC_Transmit_FS>
	HAL_Delay(1);
 80047de:	2001      	movs	r0, #1
}
 80047e0:	b00d      	add	sp, #52	; 0x34
 80047e2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_Delay(1);
 80047e6:	f001 bb0b 	b.w	8005e00 <HAL_Delay>
			SetBW((Bwidth)Wide);  break;
 80047ea:	2001      	movs	r0, #1
 80047ec:	f7fc fc12 	bl	8001014 <SetBW>
 80047f0:	e6fe      	b.n	80045f0 <UserInput+0x138>
			volume += 0.1;
 80047f2:	4b9d      	ldr	r3, [pc, #628]	; (8004a68 <UserInput+0x5b0>)
			if (volume > 1.0)
 80047f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 80047f8:	ed93 7a00 	vldr	s14, [r3]
 80047fc:	ed9f 5b8e 	vldr	d5, [pc, #568]	; 8004a38 <UserInput+0x580>
 8004800:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004804:	ee37 7b05 	vadd.f64	d7, d7, d5
 8004808:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800480c:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 8004810:	edc3 7a00 	vstr	s15, [r3]
 8004814:	e6ec      	b.n	80045f0 <UserInput+0x138>
			volume -= 0.1;
 8004816:	4b94      	ldr	r3, [pc, #592]	; (8004a68 <UserInput+0x5b0>)
			if (volume < 0)
 8004818:	2200      	movs	r2, #0
			volume -= 0.1;
 800481a:	ed93 7a00 	vldr	s14, [r3]
 800481e:	ed9f 6b86 	vldr	d6, [pc, #536]	; 8004a38 <UserInput+0x580>
 8004822:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004826:	ee37 7b46 	vsub.f64	d7, d7, d6
 800482a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 800482e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8004832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			volume -= 0.1;
 8004836:	bf54      	ite	pl
 8004838:	ed83 7a00 	vstrpl	s14, [r3]
				volume = 0;
 800483c:	601a      	strmi	r2, [r3, #0]
 800483e:	e6d7      	b.n	80045f0 <UserInput+0x138>
			FminusClicked(2); break;
 8004840:	2002      	movs	r0, #2
 8004842:	f7fc fe21 	bl	8001488 <FminusClicked>
 8004846:	e6d3      	b.n	80045f0 <UserInput+0x138>
			FplusClicked(2); break;
 8004848:	2002      	movs	r0, #2
 800484a:	f7fc fdb3 	bl	80013b4 <FplusClicked>
 800484e:	e6cf      	b.n	80045f0 <UserInput+0x138>
			SetFstep(5);  break;
 8004850:	2005      	movs	r0, #5
 8004852:	f7fc fd8d 	bl	8001370 <SetFstep>
 8004856:	e6cb      	b.n	80045f0 <UserInput+0x138>
			SetFstep(4);  break;
 8004858:	2004      	movs	r0, #4
 800485a:	f7fc fd89 	bl	8001370 <SetFstep>
 800485e:	e6c7      	b.n	80045f0 <UserInput+0x138>
			SetFstep(3);  break;
 8004860:	2003      	movs	r0, #3
 8004862:	f7fc fd85 	bl	8001370 <SetFstep>
 8004866:	e6c3      	b.n	80045f0 <UserInput+0x138>
			SetFstep(2);  break;
 8004868:	2002      	movs	r0, #2
 800486a:	f7fc fd81 	bl	8001370 <SetFstep>
 800486e:	e6bf      	b.n	80045f0 <UserInput+0x138>
			SetFstep(1); break;
 8004870:	2001      	movs	r0, #1
 8004872:	f7fc fd7d 	bl	8001370 <SetFstep>
 8004876:	e6bb      	b.n	80045f0 <UserInput+0x138>
			SetFstep(0); break;
 8004878:	2000      	movs	r0, #0
 800487a:	f7fc fd79 	bl	8001370 <SetFstep>
 800487e:	e6b7      	b.n	80045f0 <UserInput+0x138>
			SetFstep(9); break;
 8004880:	2009      	movs	r0, #9
 8004882:	f7fc fd75 	bl	8001370 <SetFstep>
 8004886:	e6b3      	b.n	80045f0 <UserInput+0x138>
			DisableDisplay = 1; break;
 8004888:	4c78      	ldr	r4, [pc, #480]	; (8004a6c <UserInput+0x5b4>)
 800488a:	2301      	movs	r3, #1
 800488c:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 800488e:	e627      	b.n	80044e0 <UserInput+0x28>
			SendCWMessage(0); break;
 8004890:	2000      	movs	r0, #0
 8004892:	f7fc f989 	bl	8000ba8 <SendCWMessage>
 8004896:	e6ab      	b.n	80045f0 <UserInput+0x138>
			SendCWMessage(1); break;
 8004898:	2001      	movs	r0, #1
 800489a:	f7fc f985 	bl	8000ba8 <SendCWMessage>
 800489e:	e6a7      	b.n	80045f0 <UserInput+0x138>
			TxPowerOut = LOW_POWER_OUT;
 80048a0:	4b73      	ldr	r3, [pc, #460]	; (8004a70 <UserInput+0x5b8>)
 80048a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048a6:	601a      	str	r2, [r3, #0]
			break;
 80048a8:	e6a2      	b.n	80045f0 <UserInput+0x138>
			TxPowerOut = MID_POWER_OUT;
 80048aa:	4b71      	ldr	r3, [pc, #452]	; (8004a70 <UserInput+0x5b8>)
 80048ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048b0:	601a      	str	r2, [r3, #0]
			break;
 80048b2:	e69d      	b.n	80045f0 <UserInput+0x138>
			TxPowerOut = MAX_POWER_OUT;
 80048b4:	4b6e      	ldr	r3, [pc, #440]	; (8004a70 <UserInput+0x5b8>)
 80048b6:	f640 72ff 	movw	r2, #4095	; 0xfff
 80048ba:	601a      	str	r2, [r3, #0]
			break;
 80048bc:	e698      	b.n	80045f0 <UserInput+0x138>
			if (ShowWF)
 80048be:	4b6d      	ldr	r3, [pc, #436]	; (8004a74 <UserInput+0x5bc>)
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	2a00      	cmp	r2, #0
 80048c4:	f000 8127 	beq.w	8004b16 <UserInput+0x65e>
				ShowWF=0;
 80048c8:	2200      	movs	r2, #0
 80048ca:	701a      	strb	r2, [r3, #0]
 80048cc:	e690      	b.n	80045f0 <UserInput+0x138>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 80048ce:	4b6a      	ldr	r3, [pc, #424]	; (8004a78 <UserInput+0x5c0>)
 80048d0:	496a      	ldr	r1, [pc, #424]	; (8004a7c <UserInput+0x5c4>)
 80048d2:	ed93 0a00 	vldr	s0, [r3]
 80048d6:	486a      	ldr	r0, [pc, #424]	; (8004a80 <UserInput+0x5c8>)
 80048d8:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80048dc:	f7ff f9c0 	bl	8003c60 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 80048e0:	4b68      	ldr	r3, [pc, #416]	; (8004a84 <UserInput+0x5cc>)
 80048e2:	2201      	movs	r2, #1
 80048e4:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 80048e6:	f7fe ff23 	bl	8003730 <SendWSPR>
			break;
 80048ea:	e681      	b.n	80045f0 <UserInput+0x138>
			SetMode((Mode)LSB); break;
 80048ec:	2001      	movs	r0, #1
 80048ee:	f7fc fd05 	bl	80012fc <SetMode>
 80048f2:	e67d      	b.n	80045f0 <UserInput+0x138>
			SetBW((Bwidth)Narrow);  break;
 80048f4:	2000      	movs	r0, #0
 80048f6:	f7fc fb8d 	bl	8001014 <SetBW>
 80048fa:	e679      	b.n	80045f0 <UserInput+0x138>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048fc:	2400      	movs	r4, #0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80048fe:	2302      	movs	r3, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004900:	f44f 7600 	mov.w	r6, #512	; 0x200
 8004904:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004906:	a906      	add	r1, sp, #24
 8004908:	484f      	ldr	r0, [pc, #316]	; (8004a48 <UserInput+0x590>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800490a:	9308      	str	r3, [sp, #32]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800490c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004910:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004914:	f004 f9d8 	bl	8008cc8 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8004918:	4622      	mov	r2, r4
 800491a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800491e:	484b      	ldr	r0, [pc, #300]	; (8004a4c <UserInput+0x594>)
 8004920:	f004 fb12 	bl	8008f48 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8004924:	4622      	mov	r2, r4
 8004926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800492a:	4849      	ldr	r0, [pc, #292]	; (8004a50 <UserInput+0x598>)
 800492c:	f004 fb0c 	bl	8008f48 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8004930:	4b48      	ldr	r3, [pc, #288]	; (8004a54 <UserInput+0x59c>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004932:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004936:	4845      	ldr	r0, [pc, #276]	; (8004a4c <UserInput+0x594>)
 8004938:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 800493a:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800493c:	940a      	str	r4, [sp, #40]	; 0x28
 800493e:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8004942:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8004946:	f004 faff 	bl	8008f48 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 800494a:	4623      	mov	r3, r4
 800494c:	4622      	mov	r2, r4
 800494e:	2110      	movs	r1, #16
 8004950:	4841      	ldr	r0, [pc, #260]	; (8004a58 <UserInput+0x5a0>)
 8004952:	f002 fe01 	bl	8007558 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004956:	2202      	movs	r2, #2
 8004958:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800495a:	a906      	add	r1, sp, #24
 800495c:	483a      	ldr	r0, [pc, #232]	; (8004a48 <UserInput+0x590>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800495e:	e9cd 2308 	strd	r2, r3, [sp, #32]
		TXCarrierEnabled = 0;
 8004962:	4b3e      	ldr	r3, [pc, #248]	; (8004a5c <UserInput+0x5a4>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004964:	e9cd 6706 	strd	r6, r7, [sp, #24]
		TXCarrierEnabled = 0;
 8004968:	701c      	strb	r4, [r3, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800496a:	f004 f9ad 	bl	8008cc8 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 800496e:	4622      	mov	r2, r4
 8004970:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004974:	4836      	ldr	r0, [pc, #216]	; (8004a50 <UserInput+0x598>)
 8004976:	f004 fae7 	bl	8008f48 <HAL_GPIO_WritePin>
}
 800497a:	e639      	b.n	80045f0 <UserInput+0x138>
			SetAGC((Agctype)Slow);  break;
 800497c:	2001      	movs	r0, #1
 800497e:	f7fc fbab 	bl	80010d8 <SetAGC>
 8004982:	e635      	b.n	80045f0 <UserInput+0x138>
		if (LastTXFreq != LOfreq)
 8004984:	4d3c      	ldr	r5, [pc, #240]	; (8004a78 <UserInput+0x5c0>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004986:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8004988:	4c3f      	ldr	r4, [pc, #252]	; (8004a88 <UserInput+0x5d0>)
		TransmissionEnabled = 1;
 800498a:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 800498c:	ed95 0a00 	vldr	s0, [r5]
 8004990:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8004994:	4a2f      	ldr	r2, [pc, #188]	; (8004a54 <UserInput+0x59c>)
		if (LastTXFreq != LOfreq)
 8004996:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800499a:	930a      	str	r3, [sp, #40]	; 0x28
		TransmissionEnabled = 1;
 800499c:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 800499e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a2:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80049a6:	e9cd 3308 	strd	r3, r3, [sp, #32]
		if (LastTXFreq != LOfreq)
 80049aa:	f040 80b7 	bne.w	8004b1c <UserInput+0x664>
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80049ae:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80049b0:	f44f 7600 	mov.w	r6, #512	; 0x200
 80049b4:	2702      	movs	r7, #2
 80049b6:	f04f 0800 	mov.w	r8, #0
 80049ba:	f04f 0903 	mov.w	r9, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049be:	a906      	add	r1, sp, #24
 80049c0:	4821      	ldr	r0, [pc, #132]	; (8004a48 <UserInput+0x590>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80049c2:	940a      	str	r4, [sp, #40]	; 0x28
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80049c4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80049c8:	e9cd 8908 	strd	r8, r9, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049cc:	f004 f97c 	bl	8008cc8 <HAL_GPIO_Init>
		RELAY_TX_ON;
 80049d0:	2201      	movs	r2, #1
 80049d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80049d6:	481d      	ldr	r0, [pc, #116]	; (8004a4c <UserInput+0x594>)
 80049d8:	f004 fab6 	bl	8008f48 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 80049dc:	2201      	movs	r2, #1
 80049de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80049e2:	481b      	ldr	r0, [pc, #108]	; (8004a50 <UserInput+0x598>)
 80049e4:	f004 fab0 	bl	8008f48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80049e8:	4622      	mov	r2, r4
 80049ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80049ee:	4817      	ldr	r0, [pc, #92]	; (8004a4c <UserInput+0x594>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049f0:	940a      	str	r4, [sp, #40]	; 0x28
 80049f2:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80049f6:	e9cd 4408 	strd	r4, r4, [sp, #32]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80049fa:	f004 faa5 	bl	8008f48 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 80049fe:	4b1c      	ldr	r3, [pc, #112]	; (8004a70 <UserInput+0x5b8>)
 8004a00:	4622      	mov	r2, r4
 8004a02:	2110      	movs	r1, #16
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4814      	ldr	r0, [pc, #80]	; (8004a58 <UserInput+0x5a0>)
 8004a08:	f002 fda6 	bl	8007558 <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a0c:	a906      	add	r1, sp, #24
 8004a0e:	480e      	ldr	r0, [pc, #56]	; (8004a48 <UserInput+0x590>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004a10:	940a      	str	r4, [sp, #40]	; 0x28
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004a12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004a16:	e9cd 8908 	strd	r8, r9, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a1a:	f004 f955 	bl	8008cc8 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 8004a1e:	2201      	movs	r2, #1
 8004a20:	4b0e      	ldr	r3, [pc, #56]	; (8004a5c <UserInput+0x5a4>)
		LED_GREEN_ON;
 8004a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004a26:	480a      	ldr	r0, [pc, #40]	; (8004a50 <UserInput+0x598>)
		TXCarrierEnabled = 1;
 8004a28:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8004a2a:	f004 fa8d 	bl	8008f48 <HAL_GPIO_WritePin>
}
 8004a2e:	e5df      	b.n	80045f0 <UserInput+0x138>
			SetMode((Mode)USB); break;
 8004a30:	2002      	movs	r0, #2
 8004a32:	f7fc fc63 	bl	80012fc <SetMode>
 8004a36:	e5db      	b.n	80045f0 <UserInput+0x138>
 8004a38:	9999999a 	.word	0x9999999a
 8004a3c:	3fb99999 	.word	0x3fb99999
 8004a40:	2400b43c 	.word	0x2400b43c
 8004a44:	24008420 	.word	0x24008420
 8004a48:	58020800 	.word	0x58020800
 8004a4c:	58020c00 	.word	0x58020c00
 8004a50:	58020400 	.word	0x58020400
 8004a54:	240072e8 	.word	0x240072e8
 8004a58:	2400b508 	.word	0x2400b508
 8004a5c:	240072dc 	.word	0x240072dc
 8004a60:	0801b328 	.word	0x0801b328
 8004a64:	240073f8 	.word	0x240073f8
 8004a68:	2400c9d0 	.word	0x2400c9d0
 8004a6c:	24002030 	.word	0x24002030
 8004a70:	240072ec 	.word	0x240072ec
 8004a74:	240072a8 	.word	0x240072a8
 8004a78:	24007258 	.word	0x24007258
 8004a7c:	24006238 	.word	0x24006238
 8004a80:	2400622c 	.word	0x2400622c
 8004a84:	240072e9 	.word	0x240072e9
 8004a88:	24007264 	.word	0x24007264
	__HAL_RCC_PLL2FRACN_DISABLE();
 8004a8c:	4a27      	ldr	r2, [pc, #156]	; (8004b2c <UserInput+0x674>)
	for (i=0; i< 50; i++)
 8004a8e:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 8004a90:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004a92:	f023 0310 	bic.w	r3, r3, #16
 8004a96:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8004a98:	9106      	str	r1, [sp, #24]
 8004a9a:	9b06      	ldr	r3, [sp, #24]
 8004a9c:	2b31      	cmp	r3, #49	; 0x31
 8004a9e:	d80b      	bhi.n	8004ab8 <UserInput+0x600>
		i++;
 8004aa0:	9b06      	ldr	r3, [sp, #24]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	9306      	str	r3, [sp, #24]
		i--;
 8004aa6:	9b06      	ldr	r3, [sp, #24]
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	9306      	str	r3, [sp, #24]
	for (i=0; i< 50; i++)
 8004aac:	9b06      	ldr	r3, [sp, #24]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	9306      	str	r3, [sp, #24]
 8004ab2:	9b06      	ldr	r3, [sp, #24]
 8004ab4:	2b31      	cmp	r3, #49	; 0x31
 8004ab6:	d9f3      	bls.n	8004aa0 <UserInput+0x5e8>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8004ab8:	4a1c      	ldr	r2, [pc, #112]	; (8004b2c <UserInput+0x674>)
 8004aba:	4b1d      	ldr	r3, [pc, #116]	; (8004b30 <UserInput+0x678>)
 8004abc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004abe:	400b      	ands	r3, r1
 8004ac0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8004ac4:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8004ac6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ac8:	f043 0310 	orr.w	r3, r3, #16
 8004acc:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8004ace:	e58f      	b.n	80045f0 <UserInput+0x138>
			DisableDisplay = 0; break;
 8004ad0:	4c18      	ldr	r4, [pc, #96]	; (8004b34 <UserInput+0x67c>)
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8004ad6:	e590      	b.n	80045fa <UserInput+0x142>
			SetMode((Mode)CW); break;
 8004ad8:	2003      	movs	r0, #3
 8004ada:	f7fc fc0f 	bl	80012fc <SetMode>
 8004ade:	e587      	b.n	80045f0 <UserInput+0x138>
			SetAGC((Agctype)Fast);  break;
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	f7fc faf9 	bl	80010d8 <SetAGC>
 8004ae6:	e583      	b.n	80045f0 <UserInput+0x138>
			keyer_speed -= 1;
 8004ae8:	4b13      	ldr	r3, [pc, #76]	; (8004b38 <UserInput+0x680>)
 8004aea:	6818      	ldr	r0, [r3, #0]
 8004aec:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 8004aee:	2802      	cmp	r0, #2
 8004af0:	dc0f      	bgt.n	8004b12 <UserInput+0x65a>
				keyer_speed = 3;
 8004af2:	2203      	movs	r2, #3
 8004af4:	4610      	mov	r0, r2
 8004af6:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8004af8:	e578      	b.n	80045ec <UserInput+0x134>
			uwTick = SystemSeconds = SystemMinutes = 0;
 8004afa:	2300      	movs	r3, #0
 8004afc:	480f      	ldr	r0, [pc, #60]	; (8004b3c <UserInput+0x684>)
 8004afe:	4910      	ldr	r1, [pc, #64]	; (8004b40 <UserInput+0x688>)
 8004b00:	4a10      	ldr	r2, [pc, #64]	; (8004b44 <UserInput+0x68c>)
 8004b02:	6003      	str	r3, [r0, #0]
 8004b04:	600b      	str	r3, [r1, #0]
 8004b06:	6013      	str	r3, [r2, #0]
			break;
 8004b08:	e572      	b.n	80045f0 <UserInput+0x138>
			SetMode((Mode)AM); break;
 8004b0a:	2000      	movs	r0, #0
 8004b0c:	f7fc fbf6 	bl	80012fc <SetMode>
 8004b10:	e56e      	b.n	80045f0 <UserInput+0x138>
			keyer_speed += 1;
 8004b12:	6018      	str	r0, [r3, #0]
 8004b14:	e56a      	b.n	80045ec <UserInput+0x134>
				ShowWF=1;
 8004b16:	2201      	movs	r2, #1
 8004b18:	701a      	strb	r2, [r3, #0]
 8004b1a:	e569      	b.n	80045f0 <UserInput+0x138>
			SetTXPLL(LOfreq);
 8004b1c:	f7ff fa08 	bl	8003f30 <SetTXPLL>
			LastTXFreq = LOfreq;
 8004b20:	682b      	ldr	r3, [r5, #0]
 8004b22:	6023      	str	r3, [r4, #0]
 8004b24:	e743      	b.n	80049ae <UserInput+0x4f6>
			Error_Handler();
 8004b26:	f7ff fbf9 	bl	800431c <Error_Handler>
 8004b2a:	bf00      	nop
 8004b2c:	58024400 	.word	0x58024400
 8004b30:	ffff0007 	.word	0xffff0007
 8004b34:	24002030 	.word	0x24002030
 8004b38:	2400b810 	.word	0x2400b810
 8004b3c:	240072d4 	.word	0x240072d4
 8004b40:	240072d8 	.word	0x240072d8
 8004b44:	2400c9dc 	.word	0x2400c9dc

08004b48 <MX_TIM6_Init_Custom_Rate>:
{
 8004b48:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b4a:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8004b4c:	4c0f      	ldr	r4, [pc, #60]	; (8004b8c <MX_TIM6_Init_Custom_Rate+0x44>)
 8004b4e:	4810      	ldr	r0, [pc, #64]	; (8004b90 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8004b50:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8004b52:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004b56:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b58:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004b5a:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8004b5c:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004b60:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8004b62:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b66:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004b6a:	f007 fbcb 	bl	800c304 <HAL_TIM_Base_Init>
 8004b6e:	b950      	cbnz	r0, 8004b86 <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004b70:	4603      	mov	r3, r0
 8004b72:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004b74:	a901      	add	r1, sp, #4
 8004b76:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b78:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004b7a:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004b7c:	f007 fffc 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 8004b80:	b908      	cbnz	r0, 8004b86 <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8004b82:	b004      	add	sp, #16
 8004b84:	bd10      	pop	{r4, pc}
		Error_Handler();
 8004b86:	f7ff fbc9 	bl	800431c <Error_Handler>
 8004b8a:	bf00      	nop
 8004b8c:	2400b6e0 	.word	0x2400b6e0
 8004b90:	40001000 	.word	0x40001000
 8004b94:	00000000 	.word	0x00000000

08004b98 <main>:
{
 8004b98:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004b9c:	b0cf      	sub	sp, #316	; 0x13c
  HAL_Init();
 8004b9e:	f001 f8ed 	bl	8005d7c <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8004ba2:	4ad5      	ldr	r2, [pc, #852]	; (8004ef8 <main+0x360>)
 8004ba4:	6953      	ldr	r3, [r2, #20]
 8004ba6:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8004baa:	d111      	bne.n	8004bd0 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8004bac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004bb0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8004bb4:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8004bb8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004bbc:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8004bc0:	6953      	ldr	r3, [r2, #20]
 8004bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bc6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8004bc8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004bcc:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bd0:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bd2:	4dca      	ldr	r5, [pc, #808]	; (8004efc <main+0x364>)
	SystemClock_Config_For_OC();
 8004bd4:	f7ff fbbc 	bl	8004350 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 8004bd8:	2014      	movs	r0, #20
 8004bda:	f001 f911 	bl	8005e00 <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bde:	9448      	str	r4, [sp, #288]	; 0x120
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8004be0:	4622      	mov	r2, r4
 8004be2:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8004be6:	48c6      	ldr	r0, [pc, #792]	; (8004f00 <main+0x368>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004be8:	2601      	movs	r6, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004bea:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004bee:	f04f 0a08 	mov.w	sl, #8
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004bf2:	f04f 0904 	mov.w	r9, #4
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004bf6:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bfa:	e9cd 4444 	strd	r4, r4, [sp, #272]	; 0x110
 8004bfe:	e9cd 4446 	strd	r4, r4, [sp, #280]	; 0x118
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c02:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c06:	f043 0304 	orr.w	r3, r3, #4
 8004c0a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004c0e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c12:	f003 0304 	and.w	r3, r3, #4
 8004c16:	9305      	str	r3, [sp, #20]
 8004c18:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004c1a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c22:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004c26:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2e:	9306      	str	r3, [sp, #24]
 8004c30:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c32:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c36:	f043 0301 	orr.w	r3, r3, #1
 8004c3a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004c3e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	9307      	str	r3, [sp, #28]
 8004c48:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c4a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c4e:	f043 0302 	orr.w	r3, r3, #2
 8004c52:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004c56:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	9308      	str	r3, [sp, #32]
 8004c60:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c62:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c66:	f043 0308 	orr.w	r3, r3, #8
 8004c6a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8004c6e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	9309      	str	r3, [sp, #36]	; 0x24
 8004c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8004c7a:	f004 f965 	bl	8008f48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8004c7e:	4622      	mov	r2, r4
 8004c80:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004c84:	489f      	ldr	r0, [pc, #636]	; (8004f04 <main+0x36c>)
 8004c86:	f004 f95f 	bl	8008f48 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8004c8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c8e:	2300      	movs	r3, #0
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8004c90:	a944      	add	r1, sp, #272	; 0x110
 8004c92:	489d      	ldr	r0, [pc, #628]	; (8004f08 <main+0x370>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c94:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8004c96:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8004c9a:	f004 f815 	bl	8008cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8004c9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ca2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8004ca6:	a944      	add	r1, sp, #272	; 0x110
 8004ca8:	4897      	ldr	r0, [pc, #604]	; (8004f08 <main+0x370>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004caa:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8004cac:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8004cb0:	f004 f80a 	bl	8008cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8004cb4:	22c0      	movs	r2, #192	; 0xc0
 8004cb6:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cb8:	a944      	add	r1, sp, #272	; 0x110
 8004cba:	4894      	ldr	r0, [pc, #592]	; (8004f0c <main+0x374>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004cbc:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8004cbe:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cc2:	f004 f801 	bl	8008cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8004cc6:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8004cca:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ccc:	a944      	add	r1, sp, #272	; 0x110
 8004cce:	488c      	ldr	r0, [pc, #560]	; (8004f00 <main+0x368>)
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8004cd0:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cdc:	f003 fff4 	bl	8008cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8004ce0:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004ce4:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ce6:	a944      	add	r1, sp, #272	; 0x110
 8004ce8:	4886      	ldr	r0, [pc, #536]	; (8004f04 <main+0x36c>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8004cea:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8004cee:	2202      	movs	r2, #2
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cf6:	f003 ffe7 	bl	8008cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 8004cfa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004cfe:	2300      	movs	r3, #0
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004d00:	a944      	add	r1, sp, #272	; 0x110
 8004d02:	4880      	ldr	r0, [pc, #512]	; (8004f04 <main+0x36c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d04:	9646      	str	r6, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 8004d06:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004d0a:	f003 ffdd 	bl	8008cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d12:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d14:	a944      	add	r1, sp, #272	; 0x110
 8004d16:	487c      	ldr	r0, [pc, #496]	; (8004f08 <main+0x370>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004d18:	9448      	str	r4, [sp, #288]	; 0x120
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d1a:	e9cd 2344 	strd	r2, r3, [sp, #272]	; 0x110
 8004d1e:	2303      	movs	r3, #3
 8004d20:	2200      	movs	r2, #0
 8004d22:	e9cd 2346 	strd	r2, r3, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d26:	f003 ffcf 	bl	8008cc8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8004d2a:	4622      	mov	r2, r4
 8004d2c:	2104      	movs	r1, #4
 8004d2e:	2028      	movs	r0, #40	; 0x28
 8004d30:	f002 fada 	bl	80072e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004d34:	2028      	movs	r0, #40	; 0x28
 8004d36:	f002 fb15 	bl	8007364 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d3a:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004d3e:	4622      	mov	r2, r4
 8004d40:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d42:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004d44:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d46:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8004d4a:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  hadc1.Instance = ADC1;
 8004d4e:	4d70      	ldr	r5, [pc, #448]	; (8004f10 <main+0x378>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d50:	4033      	ands	r3, r6
 8004d52:	9304      	str	r3, [sp, #16]
 8004d54:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8004d56:	f002 fac7 	bl	80072e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004d5a:	200b      	movs	r0, #11
 8004d5c:	f002 fb02 	bl	8007364 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8004d60:	4622      	mov	r2, r4
 8004d62:	2102      	movs	r1, #2
 8004d64:	200c      	movs	r0, #12
 8004d66:	f002 fabf 	bl	80072e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004d6a:	200c      	movs	r0, #12
 8004d6c:	f002 fafa 	bl	8007364 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004d70:	4b68      	ldr	r3, [pc, #416]	; (8004f14 <main+0x37c>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004d72:	9424      	str	r4, [sp, #144]	; 0x90
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004d74:	4628      	mov	r0, r5
  ADC_ChannelConfTypeDef sConfig = {0};
 8004d76:	9432      	str	r4, [sp, #200]	; 0xc8
  ADC_MultiModeTypeDef multimode = {0};
 8004d78:	940c      	str	r4, [sp, #48]	; 0x30
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004d7a:	9429      	str	r4, [sp, #164]	; 0xa4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004d7c:	60ec      	str	r4, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004d7e:	772c      	strb	r4, [r5, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8004d80:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004d82:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 8004d86:	61ae      	str	r6, [r5, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004d88:	f8c5 a008 	str.w	sl, [r5, #8]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d8c:	f8c5 9010 	str.w	r9, [r5, #16]
  ADC_MultiModeTypeDef multimode = {0};
 8004d90:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004d94:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 8004d98:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
  ADC_ChannelConfTypeDef sConfig = {0};
 8004d9c:	e9cd 4433 	strd	r4, r4, [sp, #204]	; 0xcc
 8004da0:	e9cd 4435 	strd	r4, r4, [sp, #212]	; 0xd4
 8004da4:	e9cd 4437 	strd	r4, r4, [sp, #220]	; 0xdc
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004da8:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004dac:	f44f 7480 	mov.w	r4, #256	; 0x100
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004db0:	e9c5 3b00 	strd	r3, fp, [r5]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004db4:	2303      	movs	r3, #3
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004db6:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004db8:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004dbc:	f001 ffa4 	bl	8006d08 <HAL_ADC_Init>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	f040 8310 	bne.w	80053e6 <main+0x84e>
  multimode.Mode = ADC_DUALMODE_INTERL;
 8004dc6:	2207      	movs	r2, #7
 8004dc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004dcc:	a90a      	add	r1, sp, #40	; 0x28
 8004dce:	4628      	mov	r0, r5
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8004dd0:	940c      	str	r4, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 8004dd2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004dd6:	f002 fa0d 	bl	80071f4 <HAL_ADCEx_MultiModeConfigChannel>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	f040 8303 	bne.w	80053e6 <main+0x84e>
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004de0:	4b4d      	ldr	r3, [pc, #308]	; (8004f18 <main+0x380>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8004de2:	a924      	add	r1, sp, #144	; 0x90
 8004de4:	4628      	mov	r0, r5
  AnalogWDGConfig.ITMode = ENABLE;
 8004de6:	f88d 609c 	strb.w	r6, [sp, #156]	; 0x9c
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004dea:	9326      	str	r3, [sp, #152]	; 0x98
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8004dec:	ed9f cb38 	vldr	d12, [pc, #224]	; 8004ed0 <main+0x338>
  AnalogWDGConfig.HighThreshold = 4094;
 8004df0:	ed9f bb39 	vldr	d11, [pc, #228]	; 8004ed8 <main+0x340>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8004df4:	ed8d cb24 	vstr	d12, [sp, #144]	; 0x90
  AnalogWDGConfig.HighThreshold = 4094;
 8004df8:	ed8d bb28 	vstr	d11, [sp, #160]	; 0xa0
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8004dfc:	f001 fc00 	bl	8006600 <HAL_ADC_AnalogWDGConfig>
 8004e00:	2800      	cmp	r0, #0
 8004e02:	f040 82f0 	bne.w	80053e6 <main+0x84e>
  sConfig.OffsetSignedSaturation = DISABLE;
 8004e06:	f88d 00e1 	strb.w	r0, [sp, #225]	; 0xe1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004e0a:	a932      	add	r1, sp, #200	; 0xc8
 8004e0c:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8004e0e:	ed9f ab34 	vldr	d10, [pc, #208]	; 8004ee0 <main+0x348>
 8004e12:	ed9f 9b35 	vldr	d9, [pc, #212]	; 8004ee8 <main+0x350>
 8004e16:	ed9f 8b36 	vldr	d8, [pc, #216]	; 8004ef0 <main+0x358>
 8004e1a:	ed8d ab32 	vstr	d10, [sp, #200]	; 0xc8
 8004e1e:	ed8d 9b34 	vstr	d9, [sp, #208]	; 0xd0
 8004e22:	ed8d 8b36 	vstr	d8, [sp, #216]	; 0xd8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004e26:	f001 f9bb 	bl	80061a0 <HAL_ADC_ConfigChannel>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	f040 82db 	bne.w	80053e6 <main+0x84e>
  hadc2.Instance = ADC2;
 8004e30:	4f3a      	ldr	r7, [pc, #232]	; (8004f1c <main+0x384>)
 8004e32:	4a3b      	ldr	r2, [pc, #236]	; (8004f20 <main+0x388>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004e34:	901e      	str	r0, [sp, #120]	; 0x78
  ADC_ChannelConfTypeDef sConfig = {0};
 8004e36:	902a      	str	r0, [sp, #168]	; 0xa8
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004e38:	9023      	str	r0, [sp, #140]	; 0x8c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004e3a:	60f8      	str	r0, [r7, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004e3c:	7738      	strb	r0, [r7, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8004e3e:	62f8      	str	r0, [r7, #44]	; 0x2c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8004e40:	6378      	str	r0, [r7, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8004e42:	f887 0038 	strb.w	r0, [r7, #56]	; 0x38
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004e46:	82bc      	strh	r4, [r7, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004e48:	f8c7 9010 	str.w	r9, [r7, #16]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004e4c:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
  hadc2.Init.NbrOfConversion = 1;
 8004e50:	61be      	str	r6, [r7, #24]
  hadc2.Instance = ADC2;
 8004e52:	603a      	str	r2, [r7, #0]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8004e54:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
 8004e58:	e9cd 0021 	strd	r0, r0, [sp, #132]	; 0x84
  ADC_ChannelConfTypeDef sConfig = {0};
 8004e5c:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
 8004e60:	e9cd 002d 	strd	r0, r0, [sp, #180]	; 0xb4
 8004e64:	e9cd 002f 	strd	r0, r0, [sp, #188]	; 0xbc
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004e68:	4638      	mov	r0, r7
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004e6a:	e9c7 ba01 	strd	fp, sl, [r7, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004e6e:	f001 ff4b 	bl	8006d08 <HAL_ADC_Init>
 8004e72:	2800      	cmp	r0, #0
 8004e74:	f040 82b7 	bne.w	80053e6 <main+0x84e>
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004e78:	4b27      	ldr	r3, [pc, #156]	; (8004f18 <main+0x380>)
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8004e7a:	a91e      	add	r1, sp, #120	; 0x78
 8004e7c:	4638      	mov	r0, r7
  AnalogWDGConfig.ITMode = ENABLE;
 8004e7e:	f88d 6084 	strb.w	r6, [sp, #132]	; 0x84
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8004e82:	9320      	str	r3, [sp, #128]	; 0x80
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8004e84:	ed8d cb1e 	vstr	d12, [sp, #120]	; 0x78
  AnalogWDGConfig.HighThreshold = 4094;
 8004e88:	ed8d bb22 	vstr	d11, [sp, #136]	; 0x88
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8004e8c:	f001 fbb8 	bl	8006600 <HAL_ADC_AnalogWDGConfig>
 8004e90:	4602      	mov	r2, r0
 8004e92:	2800      	cmp	r0, #0
 8004e94:	f040 82a7 	bne.w	80053e6 <main+0x84e>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e98:	a92a      	add	r1, sp, #168	; 0xa8
 8004e9a:	4638      	mov	r0, r7
  sConfig.OffsetSignedSaturation = DISABLE;
 8004e9c:	f88d 20c1 	strb.w	r2, [sp, #193]	; 0xc1
  sConfig.Channel = ADC_CHANNEL_5;
 8004ea0:	ed8d ab2a 	vstr	d10, [sp, #168]	; 0xa8
 8004ea4:	ed8d 9b2c 	vstr	d9, [sp, #176]	; 0xb0
 8004ea8:	ed8d 8b2e 	vstr	d8, [sp, #184]	; 0xb8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004eac:	f001 f978 	bl	80061a0 <HAL_ADC_ConfigChannel>
 8004eb0:	4601      	mov	r1, r0
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	f040 8297 	bne.w	80053e6 <main+0x84e>
  DAC_ChannelConfTypeDef sConfig = {0};
 8004eb8:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8004eba:	4c1a      	ldr	r4, [pc, #104]	; (8004f24 <main+0x38c>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8004ebc:	a844      	add	r0, sp, #272	; 0x110
 8004ebe:	f00b ff7f 	bl	8010dc0 <memset>
  hdac1.Instance = DAC1;
 8004ec2:	4b19      	ldr	r3, [pc, #100]	; (8004f28 <main+0x390>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004ec4:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8004ec6:	6023      	str	r3, [r4, #0]
 8004ec8:	e030      	b.n	8004f2c <main+0x394>
 8004eca:	bf00      	nop
 8004ecc:	f3af 8000 	nop.w
 8004ed0:	7dc00000 	.word	0x7dc00000
 8004ed4:	00c00000 	.word	0x00c00000
 8004ed8:	00000ffe 	.word	0x00000ffe
 8004edc:	00000001 	.word	0x00000001
 8004ee0:	14f00020 	.word	0x14f00020
 8004ee4:	00000006 	.word	0x00000006
 8004ee8:	00000000 	.word	0x00000000
 8004eec:	000007ff 	.word	0x000007ff
 8004ef0:	00000004 	.word	0x00000004
 8004ef4:	00000000 	.word	0x00000000
 8004ef8:	e000ed00 	.word	0xe000ed00
 8004efc:	58024400 	.word	0x58024400
 8004f00:	58020400 	.word	0x58020400
 8004f04:	58020c00 	.word	0x58020c00
 8004f08:	58020800 	.word	0x58020800
 8004f0c:	58020000 	.word	0x58020000
 8004f10:	2400b43c 	.word	0x2400b43c
 8004f14:	40022000 	.word	0x40022000
 8004f18:	14f00020 	.word	0x14f00020
 8004f1c:	2400b4a0 	.word	0x2400b4a0
 8004f20:	40022100 	.word	0x40022100
 8004f24:	2400b508 	.word	0x2400b508
 8004f28:	40007400 	.word	0x40007400
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004f2c:	f002 fa3e 	bl	80073ac <HAL_DAC_Init>
 8004f30:	4602      	mov	r2, r0
 8004f32:	2800      	cmp	r0, #0
 8004f34:	f040 8257 	bne.w	80053e6 <main+0x84e>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004f38:	2116      	movs	r1, #22
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004f3a:	9048      	str	r0, [sp, #288]	; 0x120
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	e9cd 0144 	strd	r0, r1, [sp, #272]	; 0x110
 8004f42:	2000      	movs	r0, #0
 8004f44:	2101      	movs	r1, #1
 8004f46:	e9cd 0146 	strd	r0, r1, [sp, #280]	; 0x118
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004f4a:	a944      	add	r1, sp, #272	; 0x110
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	f002 fb6d 	bl	800762c <HAL_DAC_ConfigChannel>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2800      	cmp	r0, #0
 8004f56:	f040 8246 	bne.w	80053e6 <main+0x84e>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004f5a:	2210      	movs	r2, #16
 8004f5c:	a944      	add	r1, sp, #272	; 0x110
 8004f5e:	4620      	mov	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004f60:	9345      	str	r3, [sp, #276]	; 0x114
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004f62:	f002 fb63 	bl	800762c <HAL_DAC_ConfigChannel>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	f040 823d 	bne.w	80053e6 <main+0x84e>
  hlptim2.Instance = LPTIM2;
 8004f6c:	48bb      	ldr	r0, [pc, #748]	; (800525c <main+0x6c4>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8004f6e:	2300      	movs	r3, #0
  hlptim2.Instance = LPTIM2;
 8004f70:	4abb      	ldr	r2, [pc, #748]	; (8005260 <main+0x6c8>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004f72:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8004f76:	6303      	str	r3, [r0, #48]	; 0x30
  hlptim2.Instance = LPTIM2;
 8004f78:	6002      	str	r2, [r0, #0]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8004f7a:	2200      	movs	r2, #0
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8004f7c:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8004f7e:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8004f82:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8004f86:	2300      	movs	r3, #0
 8004f88:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8004f8c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004f90:	2300      	movs	r3, #0
 8004f92:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8004f96:	f003 ffe9 	bl	8008f6c <HAL_LPTIM_Init>
 8004f9a:	2800      	cmp	r0, #0
 8004f9c:	f040 8223 	bne.w	80053e6 <main+0x84e>
  htim6.Instance = TIM6;
 8004fa0:	4cb0      	ldr	r4, [pc, #704]	; (8005264 <main+0x6cc>)
 8004fa2:	4bb1      	ldr	r3, [pc, #708]	; (8005268 <main+0x6d0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fa4:	9019      	str	r0, [sp, #100]	; 0x64
  htim6.Instance = TIM6;
 8004fa6:	6023      	str	r3, [r4, #0]
  htim6.Init.Period = 8191;
 8004fa8:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004fac:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004fae:	2380      	movs	r3, #128	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fb0:	e9cd 0017 	strd	r0, r0, [sp, #92]	; 0x5c
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fb4:	e9c4 0001 	strd	r0, r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004fb8:	4620      	mov	r0, r4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004fba:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004fbc:	f007 f9a2 	bl	800c304 <HAL_TIM_Base_Init>
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	f040 8210 	bne.w	80053e6 <main+0x84e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004fc6:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fc8:	9019      	str	r0, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004fca:	a917      	add	r1, sp, #92	; 0x5c
 8004fcc:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004fce:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004fd0:	f007 fdd2 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	f040 8205 	bne.w	80053e6 <main+0x84e>
  huart3.Instance = USART3;
 8004fdc:	4ca3      	ldr	r4, [pc, #652]	; (800526c <main+0x6d4>)
 8004fde:	4aa4      	ldr	r2, [pc, #656]	; (8005270 <main+0x6d8>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004fe0:	60a0      	str	r0, [r4, #8]
  huart3.Instance = USART3;
 8004fe2:	6022      	str	r2, [r4, #0]
  huart3.Init.BaudRate = 115200;
 8004fe4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fe8:	61a0      	str	r0, [r4, #24]
  huart3.Init.BaudRate = 115200;
 8004fea:	6062      	str	r2, [r4, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004fec:	220c      	movs	r2, #12
  huart3.Init.Parity = UART_PARITY_NONE;
 8004fee:	e9c4 0003 	strd	r0, r0, [r4, #12]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ff2:	e9c4 0007 	strd	r0, r0, [r4, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004ff6:	4620      	mov	r0, r4
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004ff8:	6162      	str	r2, [r4, #20]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ffa:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004ffe:	f008 fc0d 	bl	800d81c <HAL_UART_Init>
 8005002:	4601      	mov	r1, r0
 8005004:	2800      	cmp	r0, #0
 8005006:	f040 81ee 	bne.w	80053e6 <main+0x84e>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800500a:	4620      	mov	r0, r4
 800500c:	f008 fc5e 	bl	800d8cc <HAL_UARTEx_SetTxFifoThreshold>
 8005010:	4601      	mov	r1, r0
 8005012:	2800      	cmp	r0, #0
 8005014:	f040 81e7 	bne.w	80053e6 <main+0x84e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005018:	4620      	mov	r0, r4
 800501a:	f008 fc99 	bl	800d950 <HAL_UARTEx_SetRxFifoThreshold>
 800501e:	2800      	cmp	r0, #0
 8005020:	f040 81e1 	bne.w	80053e6 <main+0x84e>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005024:	4620      	mov	r0, r4
 8005026:	f008 fc33 	bl	800d890 <HAL_UARTEx_DisableFifoMode>
 800502a:	4604      	mov	r4, r0
 800502c:	2800      	cmp	r0, #0
 800502e:	f040 81da 	bne.w	80053e6 <main+0x84e>
  MX_USB_DEVICE_Init();
 8005032:	f00a fa51 	bl	800f4d8 <MX_USB_DEVICE_Init>
  htim4.Instance = TIM4;
 8005036:	4f8f      	ldr	r7, [pc, #572]	; (8005274 <main+0x6dc>)
 8005038:	4b8f      	ldr	r3, [pc, #572]	; (8005278 <main+0x6e0>)
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800503a:	2201      	movs	r2, #1
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800503c:	a93a      	add	r1, sp, #232	; 0xe8
 800503e:	4638      	mov	r0, r7
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005040:	943d      	str	r4, [sp, #244]	; 0xf4
 8005042:	9441      	str	r4, [sp, #260]	; 0x104
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005044:	9414      	str	r4, [sp, #80]	; 0x50
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005046:	613c      	str	r4, [r7, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005048:	61bc      	str	r4, [r7, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800504a:	9415      	str	r4, [sp, #84]	; 0x54
 800504c:	9416      	str	r4, [sp, #88]	; 0x58
  htim4.Init.Prescaler = 0;
 800504e:	e9c7 3400 	strd	r3, r4, [r7]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005052:	2302      	movs	r3, #2
 8005054:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005058:	2301      	movs	r3, #1
  sConfig.IC1Filter = 8;
 800505a:	2208      	movs	r2, #8
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800505c:	933c      	str	r3, [sp, #240]	; 0xf0
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800505e:	9340      	str	r3, [sp, #256]	; 0x100
  sConfig.IC2Filter = 8;
 8005060:	2308      	movs	r3, #8
 8005062:	9342      	str	r3, [sp, #264]	; 0x108
  sConfig.IC1Filter = 8;
 8005064:	2302      	movs	r3, #2
  htim4.Init.Period = 65535;
 8005066:	e9c7 4602 	strd	r4, r6, [r7, #8]
  sConfig.IC1Filter = 8;
 800506a:	e9cd 233e 	strd	r2, r3, [sp, #248]	; 0xf8
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800506e:	f007 fab3 	bl	800c5d8 <HAL_TIM_Encoder_Init>
 8005072:	4603      	mov	r3, r0
 8005074:	2800      	cmp	r0, #0
 8005076:	f040 81b6 	bne.w	80053e6 <main+0x84e>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800507a:	a914      	add	r1, sp, #80	; 0x50
 800507c:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800507e:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005080:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005082:	f007 fd79 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 8005086:	4603      	mov	r3, r0
 8005088:	2800      	cmp	r0, #0
 800508a:	f040 81ac 	bne.w	80053e6 <main+0x84e>
  htim7.Instance = TIM7;
 800508e:	4c7b      	ldr	r4, [pc, #492]	; (800527c <main+0x6e4>)
  htim7.Init.Period = 8192;
 8005090:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  htim7.Instance = TIM7;
 8005094:	497a      	ldr	r1, [pc, #488]	; (8005280 <main+0x6e8>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005096:	9011      	str	r0, [sp, #68]	; 0x44
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005098:	61a3      	str	r3, [r4, #24]
  htim7.Init.Prescaler = 0;
 800509a:	e9c4 1000 	strd	r1, r0, [r4]
  htim7.Init.Period = 8192;
 800509e:	e9c4 0202 	strd	r0, r2, [r4, #8]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80050a2:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050a4:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80050a8:	f007 f92c 	bl	800c304 <HAL_TIM_Base_Init>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	f040 819a 	bne.w	80053e6 <main+0x84e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050b2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80050b4:	a911      	add	r1, sp, #68	; 0x44
 80050b6:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050b8:	9311      	str	r3, [sp, #68]	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ba:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80050bc:	f007 fd5c 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 80050c0:	2800      	cmp	r0, #0
 80050c2:	f040 8190 	bne.w	80053e6 <main+0x84e>
	htim7.Instance = TIM7;
 80050c6:	4b6e      	ldr	r3, [pc, #440]	; (8005280 <main+0x6e8>)
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050c8:	61a0      	str	r0, [r4, #24]
	htim7.Instance = TIM7;
 80050ca:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 80050cc:	f247 5330 	movw	r3, #30000	; 0x7530
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050d0:	e9c4 0001 	strd	r0, r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80050d4:	4620      	mov	r0, r4
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 80050d6:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80050d8:	f007 f914 	bl	800c304 <HAL_TIM_Base_Init>
 80050dc:	4603      	mov	r3, r0
 80050de:	2800      	cmp	r0, #0
 80050e0:	f040 8181 	bne.w	80053e6 <main+0x84e>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80050e4:	a911      	add	r1, sp, #68	; 0x44
 80050e6:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050e8:	9311      	str	r3, [sp, #68]	; 0x44
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ea:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80050ec:	f007 fd44 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f040 8178 	bne.w	80053e6 <main+0x84e>
  htim2.Instance = TIM2;
 80050f6:	4c63      	ldr	r4, [pc, #396]	; (8005284 <main+0x6ec>)
 80050f8:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  htim2.Init.Period = 10000;
 80050fc:	f242 7310 	movw	r3, #10000	; 0x2710
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005100:	901a      	str	r0, [sp, #104]	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005102:	900e      	str	r0, [sp, #56]	; 0x38
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005104:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005106:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005108:	61a0      	str	r0, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800510a:	901d      	str	r0, [sp, #116]	; 0x74
  htim2.Init.Period = 10000;
 800510c:	60e3      	str	r3, [r4, #12]
  htim2.Instance = TIM2;
 800510e:	e9c4 6000 	strd	r6, r0, [r4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005112:	e9cd 001b 	strd	r0, r0, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005116:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800511a:	4620      	mov	r0, r4
 800511c:	f007 f8f2 	bl	800c304 <HAL_TIM_Base_Init>
 8005120:	2800      	cmp	r0, #0
 8005122:	f040 8160 	bne.w	80053e6 <main+0x84e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005126:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800512a:	a91a      	add	r1, sp, #104	; 0x68
 800512c:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800512e:	971a      	str	r7, [sp, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005130:	f007 fb96 	bl	800c860 <HAL_TIM_ConfigClockSource>
 8005134:	2800      	cmp	r0, #0
 8005136:	f040 8156 	bne.w	80053e6 <main+0x84e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800513a:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800513c:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800513e:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005140:	4620      	mov	r0, r4
 8005142:	f007 fd19 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 8005146:	2800      	cmp	r0, #0
 8005148:	f040 814d 	bne.w	80053e6 <main+0x84e>
	htim2.Init.Period = 15000;
 800514c:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005150:	60a0      	str	r0, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005152:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005154:	61a0      	str	r0, [r4, #24]
	htim2.Init.Period = 15000;
 8005156:	60e3      	str	r3, [r4, #12]
	htim2.Init.Prescaler = 0;
 8005158:	e9c4 6000 	strd	r6, r0, [r4]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800515c:	4620      	mov	r0, r4
 800515e:	f007 f8d1 	bl	800c304 <HAL_TIM_Base_Init>
 8005162:	2800      	cmp	r0, #0
 8005164:	f040 813f 	bne.w	80053e6 <main+0x84e>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005168:	a91a      	add	r1, sp, #104	; 0x68
 800516a:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800516c:	971a      	str	r7, [sp, #104]	; 0x68
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800516e:	f007 fb77 	bl	800c860 <HAL_TIM_ConfigClockSource>
 8005172:	4603      	mov	r3, r0
 8005174:	2800      	cmp	r0, #0
 8005176:	f040 8136 	bne.w	80053e6 <main+0x84e>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800517a:	a90e      	add	r1, sp, #56	; 0x38
 800517c:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800517e:	930e      	str	r3, [sp, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005180:	9310      	str	r3, [sp, #64]	; 0x40
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005182:	f007 fcf9 	bl	800cb78 <HAL_TIMEx_MasterConfigSynchronization>
 8005186:	2800      	cmp	r0, #0
 8005188:	f040 812d 	bne.w	80053e6 <main+0x84e>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800518c:	4b3e      	ldr	r3, [pc, #248]	; (8005288 <main+0x6f0>)
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	03d9      	lsls	r1, r3, #15
 8005192:	d426      	bmi.n	80051e2 <main+0x64a>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8005194:	483c      	ldr	r0, [pc, #240]	; (8005288 <main+0x6f0>)
 8005196:	2300      	movs	r3, #0
 8005198:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800519c:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80051a0:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80051a4:	f643 77e0 	movw	r7, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80051a8:	f3c6 344e 	ubfx	r4, r6, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80051ac:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 80051b0:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80051b2:	ea04 0107 	and.w	r1, r4, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80051b6:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80051b8:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 80051bc:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80051be:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	d1f8      	bne.n	80051b8 <main+0x620>
    } while(sets-- != 0U);
 80051c6:	3c20      	subs	r4, #32
 80051c8:	f114 0f20 	cmn.w	r4, #32
 80051cc:	d1f1      	bne.n	80051b2 <main+0x61a>
 80051ce:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80051d2:	6943      	ldr	r3, [r0, #20]
 80051d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d8:	6143      	str	r3, [r0, #20]
 80051da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80051de:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 80051e2:	f7ff fcb1 	bl	8004b48 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 80051e6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80051ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051ee:	4827      	ldr	r0, [pc, #156]	; (800528c <main+0x6f4>)
 80051f0:	f001 fe98 	bl	8006f24 <HAL_ADCEx_Calibration_Start>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	f040 80f6 	bne.w	80053e6 <main+0x84e>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 80051fa:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80051fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005202:	4823      	ldr	r0, [pc, #140]	; (8005290 <main+0x6f8>)
 8005204:	f001 fe8e 	bl	8006f24 <HAL_ADCEx_Calibration_Start>
 8005208:	4604      	mov	r4, r0
 800520a:	2800      	cmp	r0, #0
 800520c:	f040 80eb 	bne.w	80053e6 <main+0x84e>
	HAL_Delay(1);
 8005210:	2001      	movs	r0, #1
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8005212:	4f20      	ldr	r7, [pc, #128]	; (8005294 <main+0x6fc>)
	AMindex  = LSBindex = 1;
 8005214:	4606      	mov	r6, r0
	HAL_Delay(1);
 8005216:	f000 fdf3 	bl	8005e00 <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 800521a:	4621      	mov	r1, r4
 800521c:	4815      	ldr	r0, [pc, #84]	; (8005274 <main+0x6dc>)
 800521e:	f007 fabf 	bl	800c7a0 <HAL_TIM_Encoder_Start>
	volume= 0.1;
 8005222:	4b1d      	ldr	r3, [pc, #116]	; (8005298 <main+0x700>)
 8005224:	4a1d      	ldr	r2, [pc, #116]	; (800529c <main+0x704>)
	SetFstep(2);
 8005226:	2002      	movs	r0, #2
	volume= 0.1;
 8005228:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 800522a:	f7fc f8a1 	bl	8001370 <SetFstep>
	cwpitch = CWPITCH;
 800522e:	4b1c      	ldr	r3, [pc, #112]	; (80052a0 <main+0x708>)
	meanavg = 0.f;
 8005230:	2100      	movs	r1, #0
	cwpitch = CWPITCH;
 8005232:	4a1c      	ldr	r2, [pc, #112]	; (80052a4 <main+0x70c>)
	CarrierEnable(0);
 8005234:	4620      	mov	r0, r4
	cwpitch = CWPITCH;
 8005236:	601a      	str	r2, [r3, #0]
	meanavg = 0.f;
 8005238:	4a1b      	ldr	r2, [pc, #108]	; (80052a8 <main+0x710>)
	os_time = 0;
 800523a:	4b1c      	ldr	r3, [pc, #112]	; (80052ac <main+0x714>)
	meanavg = 0.f;
 800523c:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 800523e:	4a1c      	ldr	r2, [pc, #112]	; (80052b0 <main+0x718>)
 8005240:	491c      	ldr	r1, [pc, #112]	; (80052b4 <main+0x71c>)
	os_time = 0;
 8005242:	601c      	str	r4, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8005244:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8005246:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 800524a:	4a1b      	ldr	r2, [pc, #108]	; (80052b8 <main+0x720>)
	AGC_decay[Fast] = 0.9995f;
 800524c:	4b1b      	ldr	r3, [pc, #108]	; (80052bc <main+0x724>)
	Muted   = false;
 800524e:	7014      	strb	r4, [r2, #0]
	AMindex  = LSBindex = 1;
 8005250:	4a1b      	ldr	r2, [pc, #108]	; (80052c0 <main+0x728>)
 8005252:	8016      	strh	r6, [r2, #0]
 8005254:	4a1b      	ldr	r2, [pc, #108]	; (80052c4 <main+0x72c>)
 8005256:	8016      	strh	r6, [r2, #0]
 8005258:	e036      	b.n	80052c8 <main+0x730>
 800525a:	bf00      	nop
 800525c:	2400b610 	.word	0x2400b610
 8005260:	58002400 	.word	0x58002400
 8005264:	2400b6e0 	.word	0x2400b6e0
 8005268:	40001000 	.word	0x40001000
 800526c:	2400b778 	.word	0x2400b778
 8005270:	40004800 	.word	0x40004800
 8005274:	2400b694 	.word	0x2400b694
 8005278:	40000800 	.word	0x40000800
 800527c:	2400b72c 	.word	0x2400b72c
 8005280:	40001400 	.word	0x40001400
 8005284:	2400b648 	.word	0x2400b648
 8005288:	e000ed00 	.word	0xe000ed00
 800528c:	2400b43c 	.word	0x2400b43c
 8005290:	2400b4a0 	.word	0x2400b4a0
 8005294:	24007288 	.word	0x24007288
 8005298:	2400c9d0 	.word	0x2400c9d0
 800529c:	3dcccccd 	.word	0x3dcccccd
 80052a0:	24008c34 	.word	0x24008c34
 80052a4:	44228000 	.word	0x44228000
 80052a8:	2400b81c 	.word	0x2400b81c
 80052ac:	2400b840 	.word	0x2400b840
 80052b0:	24007280 	.word	0x24007280
 80052b4:	3f7cac08 	.word	0x3f7cac08
 80052b8:	24007270 	.word	0x24007270
 80052bc:	240017d8 	.word	0x240017d8
 80052c0:	2400725c 	.word	0x2400725c
 80052c4:	240017e0 	.word	0x240017e0
	USBindex = CWindex  = 1;
 80052c8:	4a6d      	ldr	r2, [pc, #436]	; (8005480 <main+0x8e8>)
 80052ca:	8016      	strh	r6, [r2, #0]
 80052cc:	4a6d      	ldr	r2, [pc, #436]	; (8005484 <main+0x8ec>)
 80052ce:	8016      	strh	r6, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 80052d0:	4a6d      	ldr	r2, [pc, #436]	; (8005488 <main+0x8f0>)
 80052d2:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 80052d4:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 80052d8:	4a6c      	ldr	r2, [pc, #432]	; (800548c <main+0x8f4>)
 80052da:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 80052dc:	4a6c      	ldr	r2, [pc, #432]	; (8005490 <main+0x8f8>)
 80052de:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 80052e0:	4a6c      	ldr	r2, [pc, #432]	; (8005494 <main+0x8fc>)
 80052e2:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 80052e4:	4b6c      	ldr	r3, [pc, #432]	; (8005498 <main+0x900>)
 80052e6:	4a6d      	ldr	r2, [pc, #436]	; (800549c <main+0x904>)
 80052e8:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 80052ea:	4b6d      	ldr	r3, [pc, #436]	; (80054a0 <main+0x908>)
 80052ec:	4a6d      	ldr	r2, [pc, #436]	; (80054a4 <main+0x90c>)
 80052ee:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 80052f0:	4a6d      	ldr	r2, [pc, #436]	; (80054a8 <main+0x910>)
 80052f2:	4b6e      	ldr	r3, [pc, #440]	; (80054ac <main+0x914>)
 80052f4:	601a      	str	r2, [r3, #0]
	HAdc1 = &hadc1;
 80052f6:	4b6e      	ldr	r3, [pc, #440]	; (80054b0 <main+0x918>)
 80052f8:	601d      	str	r5, [r3, #0]
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80052fa:	f44f 6500 	mov.w	r5, #2048	; 0x800
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80052fe:	4b6d      	ldr	r3, [pc, #436]	; (80054b4 <main+0x91c>)
 8005300:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 8005302:	f7fe ffad 	bl	8004260 <CarrierEnable>
	TXSwitch(0);
 8005306:	4620      	mov	r0, r4
 8005308:	f7fe ff46 	bl	8004198 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 800530c:	4a6a      	ldr	r2, [pc, #424]	; (80054b8 <main+0x920>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800530e:	231a      	movs	r3, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005310:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005314:	4969      	ldr	r1, [pc, #420]	; (80054bc <main+0x924>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8005316:	9303      	str	r3, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005318:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 800531c:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800531e:	eddf 6a68 	vldr	s13, [pc, #416]	; 80054c0 <main+0x928>
	__HAL_RCC_PLL2_DISABLE();
 8005322:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
	CWThreshold = 0.01;
 8005326:	4867      	ldr	r0, [pc, #412]	; (80054c4 <main+0x92c>)
	__HAL_RCC_PLL2_DISABLE();
 8005328:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800532a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800532c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005334:	ed9f 5b50 	vldr	d5, [pc, #320]	; 8005478 <main+0x8e0>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005338:	6293      	str	r3, [r2, #40]	; 0x28
 800533a:	9b03      	ldr	r3, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800533c:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8005340:	3b01      	subs	r3, #1
 8005342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005346:	4319      	orrs	r1, r3
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005348:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800534c:	6391      	str	r1, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800534e:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8005350:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 8005354:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005358:	6013      	str	r3, [r2, #0]
	CWThreshold = 0.01;
 800535a:	4a5b      	ldr	r2, [pc, #364]	; (80054c8 <main+0x930>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800535c:	4b5b      	ldr	r3, [pc, #364]	; (80054cc <main+0x934>)
	CWThreshold = 0.01;
 800535e:	6002      	str	r2, [r0, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8005360:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8005364:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8005368:	f7fd f8de 	bl	8002528 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 800536c:	4958      	ldr	r1, [pc, #352]	; (80054d0 <main+0x938>)
 800536e:	2204      	movs	r2, #4
 8005370:	4f58      	ldr	r7, [pc, #352]	; (80054d4 <main+0x93c>)
 8005372:	4b59      	ldr	r3, [pc, #356]	; (80054d8 <main+0x940>)
 8005374:	4859      	ldr	r0, [pc, #356]	; (80054dc <main+0x944>)
 8005376:	e9cd 1500 	strd	r1, r5, [sp]
 800537a:	2140      	movs	r1, #64	; 0x40
 800537c:	f00b fa42 	bl	8010804 <arm_fir_decimate_init_f32>
 8005380:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 8005382:	b100      	cbz	r0, 8005386 <main+0x7ee>
 8005384:	e7fe      	b.n	8005384 <main+0x7ec>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8005386:	4a56      	ldr	r2, [pc, #344]	; (80054e0 <main+0x948>)
 8005388:	2140      	movs	r1, #64	; 0x40
 800538a:	4b53      	ldr	r3, [pc, #332]	; (80054d8 <main+0x940>)
 800538c:	4855      	ldr	r0, [pc, #340]	; (80054e4 <main+0x94c>)
 800538e:	e9cd 2500 	strd	r2, r5, [sp]
 8005392:	2204      	movs	r2, #4
 8005394:	f00b fa36 	bl	8010804 <arm_fir_decimate_init_f32>
 8005398:	4604      	mov	r4, r0
 800539a:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 800539c:	bb28      	cbnz	r0, 80053ea <main+0x852>
	Load_Presets();
 800539e:	f7fb fe0f 	bl	8000fc0 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 80053a2:	4630      	mov	r0, r6
 80053a4:	f7fb fef2 	bl	800118c <Tune_Preset>
	keyerState = IDLE;
 80053a8:	4a4f      	ldr	r2, [pc, #316]	; (80054e8 <main+0x950>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80053aa:	4b50      	ldr	r3, [pc, #320]	; (80054ec <main+0x954>)
	keyer_speed = 15;
 80053ac:	200f      	movs	r0, #15
	keyerState = IDLE;
 80053ae:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80053b0:	2210      	movs	r2, #16
 80053b2:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 80053b4:	4b4e      	ldr	r3, [pc, #312]	; (80054f0 <main+0x958>)
 80053b6:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 80053b8:	f7fb f96c 	bl	8000694 <loadWPM>
	keyer_mode = 1; //->  iambic
 80053bc:	4a4d      	ldr	r2, [pc, #308]	; (80054f4 <main+0x95c>)
	txdelay = 10;
 80053be:	200a      	movs	r0, #10
	if (!DisableDisplay)
 80053c0:	4b4d      	ldr	r3, [pc, #308]	; (80054f8 <main+0x960>)
	keyer_mode = 1; //->  iambic
 80053c2:	7016      	strb	r6, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 80053c4:	4a4d      	ldr	r2, [pc, #308]	; (80054fc <main+0x964>)
	txdelay = 10;
 80053c6:	494e      	ldr	r1, [pc, #312]	; (8005500 <main+0x968>)
	keyer_swap = 0; //->  DI/DAH
 80053c8:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 80053ca:	781b      	ldrb	r3, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 80053cc:	4a4d      	ldr	r2, [pc, #308]	; (8005504 <main+0x96c>)
	txdelay = 10;
 80053ce:	7008      	strb	r0, [r1, #0]
	TxPowerOut = MID_POWER_OUT;
 80053d0:	6015      	str	r5, [r2, #0]
	if (!DisableDisplay)
 80053d2:	b90b      	cbnz	r3, 80053d8 <main+0x840>
 80053d4:	f7fe faae 	bl	8003934 <DisplayStatus.part.0>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80053d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053dc:	494a      	ldr	r1, [pc, #296]	; (8005508 <main+0x970>)
 80053de:	484b      	ldr	r0, [pc, #300]	; (800550c <main+0x974>)
 80053e0:	f001 fdf2 	bl	8006fc8 <HAL_ADCEx_MultiModeStart_DMA>
 80053e4:	b110      	cbz	r0, 80053ec <main+0x854>
    Error_Handler();
 80053e6:	f7fe ff99 	bl	800431c <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 80053ea:	e7fe      	b.n	80053ea <main+0x852>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 80053ec:	4848      	ldr	r0, [pc, #288]	; (8005510 <main+0x978>)
 80053ee:	f007 f897 	bl	800c520 <HAL_TIM_Base_Start_IT>
 80053f2:	4604      	mov	r4, r0
 80053f4:	2800      	cmp	r0, #0
 80053f6:	d1f6      	bne.n	80053e6 <main+0x84e>
	HAL_TIM_Base_Start(&htim6);
 80053f8:	4846      	ldr	r0, [pc, #280]	; (8005514 <main+0x97c>)
 80053fa:	f007 f839 	bl	800c470 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 80053fe:	4846      	ldr	r0, [pc, #280]	; (8005518 <main+0x980>)
 8005400:	f007 f836 	bl	800c470 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8005404:	4621      	mov	r1, r4
 8005406:	4845      	ldr	r0, [pc, #276]	; (800551c <main+0x984>)
 8005408:	f001 ffe6 	bl	80073d8 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 800540c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005410:	4a43      	ldr	r2, [pc, #268]	; (8005520 <main+0x988>)
 8005412:	4621      	mov	r1, r4
 8005414:	4841      	ldr	r0, [pc, #260]	; (800551c <main+0x984>)
 8005416:	9400      	str	r4, [sp, #0]
 8005418:	f002 f812 	bl	8007440 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 800541c:	4620      	mov	r0, r4
 800541e:	f000 fd07 	bl	8005e30 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8005422:	2110      	movs	r1, #16
 8005424:	483d      	ldr	r0, [pc, #244]	; (800551c <main+0x984>)
 8005426:	f001 ffd7 	bl	80073d8 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 800542a:	4623      	mov	r3, r4
 800542c:	2110      	movs	r1, #16
 800542e:	4622      	mov	r2, r4
 8005430:	483a      	ldr	r0, [pc, #232]	; (800551c <main+0x984>)
 8005432:	f002 f891 	bl	8007558 <HAL_DAC_SetValue>
	WSPRBeaconState = NO_FIX;
 8005436:	4b3b      	ldr	r3, [pc, #236]	; (8005524 <main+0x98c>)
	if (ENC_BUTTON)
 8005438:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800543c:	483a      	ldr	r0, [pc, #232]	; (8005528 <main+0x990>)
	WSPRBeaconState = NO_FIX;
 800543e:	701c      	strb	r4, [r3, #0]
	if (ENC_BUTTON)
 8005440:	f003 fd7c 	bl	8008f3c <HAL_GPIO_ReadPin>
 8005444:	b170      	cbz	r0, 8005464 <main+0x8cc>
		UserInput();
 8005446:	f7ff f837 	bl	80044b8 <UserInput>
		DCF77StatusDisplay();
 800544a:	f7fb fd09 	bl	8000e60 <DCF77StatusDisplay>
		HAL_Delay(200);
 800544e:	20c8      	movs	r0, #200	; 0xc8
 8005450:	f000 fcd6 	bl	8005e00 <HAL_Delay>
		UserInput();
 8005454:	f7ff f830 	bl	80044b8 <UserInput>
		DCF77StatusDisplay();
 8005458:	f7fb fd02 	bl	8000e60 <DCF77StatusDisplay>
		HAL_Delay(200);
 800545c:	20c8      	movs	r0, #200	; 0xc8
 800545e:	f000 fccf 	bl	8005e00 <HAL_Delay>
	while (1)
 8005462:	e7f0      	b.n	8005446 <main+0x8ae>
		SetMode((Mode)CW);
 8005464:	2003      	movs	r0, #3
 8005466:	f7fb ff49 	bl	80012fc <SetMode>
		LOfreq = DCF77_FREQ;
 800546a:	4930      	ldr	r1, [pc, #192]	; (800552c <main+0x994>)
 800546c:	4830      	ldr	r0, [pc, #192]	; (8005530 <main+0x998>)
		WSPRBeaconMode = 1;
 800546e:	2201      	movs	r2, #1
 8005470:	4b30      	ldr	r3, [pc, #192]	; (8005534 <main+0x99c>)
		LOfreq = DCF77_FREQ;
 8005472:	6008      	str	r0, [r1, #0]
		WSPRBeaconMode = 1;
 8005474:	701a      	strb	r2, [r3, #0]
 8005476:	e7e6      	b.n	8005446 <main+0x8ae>
 8005478:	8f04fefd 	.word	0x8f04fefd
 800547c:	3feffff9 	.word	0x3feffff9
 8005480:	24002014 	.word	0x24002014
 8005484:	240072f4 	.word	0x240072f4
 8005488:	24008c30 	.word	0x24008c30
 800548c:	24008c20 	.word	0x24008c20
 8005490:	3f7fdf3b 	.word	0x3f7fdf3b
 8005494:	3f7ffcb9 	.word	0x3f7ffcb9
 8005498:	24006248 	.word	0x24006248
 800549c:	001e0002 	.word	0x001e0002
 80054a0:	240017e4 	.word	0x240017e4
 80054a4:	3949539c 	.word	0x3949539c
 80054a8:	3ca3d70a 	.word	0x3ca3d70a
 80054ac:	2400b844 	.word	0x2400b844
 80054b0:	24006244 	.word	0x24006244
 80054b4:	4af42400 	.word	0x4af42400
 80054b8:	58024400 	.word	0x58024400
 80054bc:	01012e00 	.word	0x01012e00
 80054c0:	3b800000 	.word	0x3b800000
 80054c4:	24002010 	.word	0x24002010
 80054c8:	3c23d70a 	.word	0x3c23d70a
 80054cc:	24002000 	.word	0x24002000
 80054d0:	24004130 	.word	0x24004130
 80054d4:	24008c24 	.word	0x24008c24
 80054d8:	24000210 	.word	0x24000210
 80054dc:	2400729c 	.word	0x2400729c
 80054e0:	24002034 	.word	0x24002034
 80054e4:	24007290 	.word	0x24007290
 80054e8:	2400b80d 	.word	0x2400b80d
 80054ec:	2400b80c 	.word	0x2400b80c
 80054f0:	2400b810 	.word	0x2400b810
 80054f4:	2400b80e 	.word	0x2400b80e
 80054f8:	24002030 	.word	0x24002030
 80054fc:	2400b814 	.word	0x2400b814
 8005500:	2400c9cd 	.word	0x2400c9cd
 8005504:	240072ec 	.word	0x240072ec
 8005508:	24008420 	.word	0x24008420
 800550c:	2400b43c 	.word	0x2400b43c
 8005510:	2400b72c 	.word	0x2400b72c
 8005514:	2400b6e0 	.word	0x2400b6e0
 8005518:	2400b648 	.word	0x2400b648
 800551c:	2400b508 	.word	0x2400b508
 8005520:	24001800 	.word	0x24001800
 8005524:	240083fd 	.word	0x240083fd
 8005528:	58020c00 	.word	0x58020c00
 800552c:	24007258 	.word	0x24007258
 8005530:	47975e00 	.word	0x47975e00
 8005534:	240083fc 	.word	0x240083fc

08005538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005538:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800553a:	4c14      	ldr	r4, [pc, #80]	; (800558c <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800553c:	2102      	movs	r1, #2
{
 800553e:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8005540:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005542:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8005546:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800554a:	430b      	orrs	r3, r1
 800554c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8005550:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8005554:	400b      	ands	r3, r1
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800555a:	f001 fec5 	bl	80072e8 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 800555e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8005562:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8005564:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005568:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 800556c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8005570:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005574:	9301      	str	r3, [sp, #4]
 8005576:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8005578:	f000 fc5a 	bl	8005e30 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800557c:	f000 fc6c 	bl	8005e58 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8005580:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005582:	b002      	add	sp, #8
 8005584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8005588:	f000 bc5c 	b.w	8005e44 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 800558c:	58024400 	.word	0x58024400

08005590 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8005590:	494c      	ldr	r1, [pc, #304]	; (80056c4 <HAL_ADC_MspInit+0x134>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005592:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8005594:	6802      	ldr	r2, [r0, #0]
{
 8005596:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8005598:	428a      	cmp	r2, r1
{
 800559a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800559c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80055a0:	9306      	str	r3, [sp, #24]
 80055a2:	e9cd 3307 	strd	r3, r3, [sp, #28]
  if(hadc->Instance==ADC1)
 80055a6:	d029      	beq.n	80055fc <HAL_ADC_MspInit+0x6c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80055a8:	4b47      	ldr	r3, [pc, #284]	; (80056c8 <HAL_ADC_MspInit+0x138>)
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d001      	beq.n	80055b2 <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80055ae:	b00a      	add	sp, #40	; 0x28
 80055b0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80055b2:	4a46      	ldr	r2, [pc, #280]	; (80056cc <HAL_ADC_MspInit+0x13c>)
 80055b4:	6813      	ldr	r3, [r2, #0]
 80055b6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80055b8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80055ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80055bc:	d070      	beq.n	80056a0 <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055be:	4b44      	ldr	r3, [pc, #272]	; (80056d0 <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80055c0:	2402      	movs	r4, #2
 80055c2:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055c4:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055c6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055ca:	4842      	ldr	r0, [pc, #264]	; (80056d4 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055cc:	f042 0202 	orr.w	r2, r2, #2
 80055d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80055d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	9303      	str	r3, [sp, #12]
 80055de:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80055e0:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055e4:	f003 fb70 	bl	8008cc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80055e8:	2200      	movs	r2, #0
 80055ea:	2012      	movs	r0, #18
 80055ec:	4611      	mov	r1, r2
 80055ee:	f001 fe7b 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80055f2:	2012      	movs	r0, #18
 80055f4:	f001 feb6 	bl	8007364 <HAL_NVIC_EnableIRQ>
}
 80055f8:	b00a      	add	sp, #40	; 0x28
 80055fa:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80055fc:	4a33      	ldr	r2, [pc, #204]	; (80056cc <HAL_ADC_MspInit+0x13c>)
 80055fe:	4604      	mov	r4, r0
 8005600:	6813      	ldr	r3, [r2, #0]
 8005602:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005604:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005606:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005608:	d03c      	beq.n	8005684 <HAL_ADC_MspInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800560a:	4b31      	ldr	r3, [pc, #196]	; (80056d0 <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800560c:	a904      	add	r1, sp, #16
 800560e:	4831      	ldr	r0, [pc, #196]	; (80056d4 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005610:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8005614:	4d30      	ldr	r5, [pc, #192]	; (80056d8 <HAL_ADC_MspInit+0x148>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005616:	f042 0202 	orr.w	r2, r2, #2
 800561a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800561e:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800562a:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800562c:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800562e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005632:	f003 fb49 	bl	8008cc8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8005636:	4929      	ldr	r1, [pc, #164]	; (80056dc <HAL_ADC_MspInit+0x14c>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005638:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800563a:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800563c:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800563e:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005640:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005644:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005648:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800564c:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005650:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005654:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005658:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800565c:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8005660:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005664:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005666:	f002 f997 	bl	8007998 <HAL_DMA_Init>
 800566a:	bb38      	cbnz	r0, 80056bc <HAL_ADC_MspInit+0x12c>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800566c:	2200      	movs	r2, #0
 800566e:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005670:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8005672:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005674:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8005676:	f001 fe37 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800567a:	2012      	movs	r0, #18
 800567c:	f001 fe72 	bl	8007364 <HAL_NVIC_EnableIRQ>
}
 8005680:	b00a      	add	sp, #40	; 0x28
 8005682:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005684:	4b12      	ldr	r3, [pc, #72]	; (80056d0 <HAL_ADC_MspInit+0x140>)
 8005686:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800568a:	f042 0220 	orr.w	r2, r2, #32
 800568e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8005692:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005696:	f003 0320 	and.w	r3, r3, #32
 800569a:	9300      	str	r3, [sp, #0]
 800569c:	9b00      	ldr	r3, [sp, #0]
 800569e:	e7b4      	b.n	800560a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80056a0:	4b0b      	ldr	r3, [pc, #44]	; (80056d0 <HAL_ADC_MspInit+0x140>)
 80056a2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80056a6:	f042 0220 	orr.w	r2, r2, #32
 80056aa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80056ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	9302      	str	r3, [sp, #8]
 80056b8:	9b02      	ldr	r3, [sp, #8]
 80056ba:	e780      	b.n	80055be <HAL_ADC_MspInit+0x2e>
      Error_Handler();
 80056bc:	f7fe fe2e 	bl	800431c <Error_Handler>
 80056c0:	e7d4      	b.n	800566c <HAL_ADC_MspInit+0xdc>
 80056c2:	bf00      	nop
 80056c4:	40022000 	.word	0x40022000
 80056c8:	40022100 	.word	0x40022100
 80056cc:	2400c9d4 	.word	0x2400c9d4
 80056d0:	58024400 	.word	0x58024400
 80056d4:	58020400 	.word	0x58020400
 80056d8:	2400b51c 	.word	0x2400b51c
 80056dc:	40020010 	.word	0x40020010

080056e0 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 80056e0:	4b2c      	ldr	r3, [pc, #176]	; (8005794 <HAL_DAC_MspInit+0xb4>)
 80056e2:	6802      	ldr	r2, [r0, #0]
{
 80056e4:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 80056e6:	429a      	cmp	r2, r3
{
 80056e8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056ea:	f04f 0400 	mov.w	r4, #0
 80056ee:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80056f2:	9404      	str	r4, [sp, #16]
 80056f4:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 80056f8:	d001      	beq.n	80056fe <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80056fa:	b008      	add	sp, #32
 80056fc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 80056fe:	4b26      	ldr	r3, [pc, #152]	; (8005798 <HAL_DAC_MspInit+0xb8>)
 8005700:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005702:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8005704:	4e25      	ldr	r6, [pc, #148]	; (800579c <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8005706:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800570a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800570e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8005712:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005716:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800571a:	9200      	str	r2, [sp, #0]
 800571c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800571e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005722:	f042 0201 	orr.w	r2, r2, #1
 8005726:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800572a:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800572c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005736:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005738:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800573a:	4819      	ldr	r0, [pc, #100]	; (80057a0 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800573c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005740:	f003 fac2 	bl	8008cc8 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8005744:	4a17      	ldr	r2, [pc, #92]	; (80057a4 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8005746:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8005748:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800574a:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800574c:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800574e:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005750:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005754:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005756:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800575a:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800575c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005760:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8005762:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005764:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005766:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800576a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800576e:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8005770:	f002 f912 	bl	8007998 <HAL_DMA_Init>
 8005774:	b958      	cbnz	r0, 800578e <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005776:	2200      	movs	r2, #0
 8005778:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800577a:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800577c:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800577e:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005780:	f001 fdb2 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005784:	2036      	movs	r0, #54	; 0x36
 8005786:	f001 fded 	bl	8007364 <HAL_NVIC_EnableIRQ>
}
 800578a:	b008      	add	sp, #32
 800578c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800578e:	f7fe fdc5 	bl	800431c <Error_Handler>
 8005792:	e7f0      	b.n	8005776 <HAL_DAC_MspInit+0x96>
 8005794:	40007400 	.word	0x40007400
 8005798:	58024400 	.word	0x58024400
 800579c:	2400b594 	.word	0x2400b594
 80057a0:	58020000 	.word	0x58020000
 80057a4:	40020028 	.word	0x40020028

080057a8 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 80057a8:	4a1b      	ldr	r2, [pc, #108]	; (8005818 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057aa:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 80057ac:	6801      	ldr	r1, [r0, #0]
{
 80057ae:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 80057b0:	4291      	cmp	r1, r2
{
 80057b2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057b4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80057b8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80057bc:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 80057be:	d001      	beq.n	80057c4 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80057c0:	b008      	add	sp, #32
 80057c2:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80057c4:	4b15      	ldr	r3, [pc, #84]	; (800581c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80057c6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057c8:	a902      	add	r1, sp, #8
 80057ca:	4815      	ldr	r0, [pc, #84]	; (8005820 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80057cc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80057d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057d4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80057d8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 80057dc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80057e0:	9200      	str	r2, [sp, #0]
 80057e2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80057e8:	f042 0202 	orr.w	r2, r2, #2
 80057ec:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80057f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80057f4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057f6:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80057fa:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8005810 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057fe:	9301      	str	r3, [sp, #4]
 8005800:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005802:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005806:	f003 fa5f 	bl	8008cc8 <HAL_GPIO_Init>
}
 800580a:	b008      	add	sp, #32
 800580c:	bd10      	pop	{r4, pc}
 800580e:	bf00      	nop
 8005810:	00000400 	.word	0x00000400
 8005814:	00000002 	.word	0x00000002
 8005818:	58002400 	.word	0x58002400
 800581c:	58024400 	.word	0x58024400
 8005820:	58020400 	.word	0x58020400

08005824 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8005824:	6803      	ldr	r3, [r0, #0]
 8005826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800582a:	b510      	push	{r4, lr}
 800582c:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 800582e:	d007      	beq.n	8005840 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8005830:	4a27      	ldr	r2, [pc, #156]	; (80058d0 <HAL_TIM_Base_MspInit+0xac>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d01c      	beq.n	8005870 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8005836:	4a27      	ldr	r2, [pc, #156]	; (80058d4 <HAL_TIM_Base_MspInit+0xb0>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d031      	beq.n	80058a0 <HAL_TIM_Base_MspInit+0x7c>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800583c:	b004      	add	sp, #16
 800583e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005840:	4b25      	ldr	r3, [pc, #148]	; (80058d8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8005842:	201c      	movs	r0, #28
 8005844:	2200      	movs	r2, #0
 8005846:	2104      	movs	r1, #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005848:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800584c:	f044 0401 	orr.w	r4, r4, #1
 8005850:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8005854:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	9301      	str	r3, [sp, #4]
 800585e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8005860:	f001 fd42 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005864:	201c      	movs	r0, #28
}
 8005866:	b004      	add	sp, #16
 8005868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800586c:	f001 bd7a 	b.w	8007364 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005870:	4b19      	ldr	r3, [pc, #100]	; (80058d8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005872:	2036      	movs	r0, #54	; 0x36
 8005874:	2200      	movs	r2, #0
 8005876:	2101      	movs	r1, #1
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005878:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 800587c:	f044 0410 	orr.w	r4, r4, #16
 8005880:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8005884:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005888:	f003 0310 	and.w	r3, r3, #16
 800588c:	9302      	str	r3, [sp, #8]
 800588e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005890:	f001 fd2a 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005894:	2036      	movs	r0, #54	; 0x36
}
 8005896:	b004      	add	sp, #16
 8005898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800589c:	f001 bd62 	b.w	8007364 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058a0:	4b0d      	ldr	r3, [pc, #52]	; (80058d8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80058a2:	2037      	movs	r0, #55	; 0x37
 80058a4:	2200      	movs	r2, #0
 80058a6:	2101      	movs	r1, #1
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058a8:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 80058ac:	f044 0420 	orr.w	r4, r4, #32
 80058b0:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80058b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	9303      	str	r3, [sp, #12]
 80058be:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80058c0:	f001 fd12 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80058c4:	2037      	movs	r0, #55	; 0x37
}
 80058c6:	b004      	add	sp, #16
 80058c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80058cc:	f001 bd4a 	b.w	8007364 <HAL_NVIC_EnableIRQ>
 80058d0:	40001000 	.word	0x40001000
 80058d4:	40001400 	.word	0x40001400
 80058d8:	58024400 	.word	0x58024400
 80058dc:	00000000 	.word	0x00000000

080058e0 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 80058e0:	4a1d      	ldr	r2, [pc, #116]	; (8005958 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058e2:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 80058e4:	6801      	ldr	r1, [r0, #0]
{
 80058e6:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 80058e8:	4291      	cmp	r1, r2
{
 80058ea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058ec:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058f0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80058f4:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 80058f6:	d002      	beq.n	80058fe <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80058f8:	b009      	add	sp, #36	; 0x24
 80058fa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 80058fe:	4b17      	ldr	r3, [pc, #92]	; (800595c <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005900:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005902:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005904:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005908:	f042 0204 	orr.w	r2, r2, #4
 800590c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8005910:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8005914:	f002 0204 	and.w	r2, r2, #4
 8005918:	9200      	str	r2, [sp, #0]
 800591a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800591c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005920:	f042 0208 	orr.w	r2, r2, #8
 8005924:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005928:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800592a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800592e:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005930:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005934:	480a      	ldr	r0, [pc, #40]	; (8005960 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005936:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005938:	9301      	str	r3, [sp, #4]
 800593a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800593c:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8005950 <HAL_TIM_Encoder_MspInit+0x70>
 8005940:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005944:	f003 f9c0 	bl	8008cc8 <HAL_GPIO_Init>
}
 8005948:	b009      	add	sp, #36	; 0x24
 800594a:	f85d fb04 	ldr.w	pc, [sp], #4
 800594e:	bf00      	nop
 8005950:	00003000 	.word	0x00003000
 8005954:	00000002 	.word	0x00000002
 8005958:	40000800 	.word	0x40000800
 800595c:	58024400 	.word	0x58024400
 8005960:	58020c00 	.word	0x58020c00

08005964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005964:	b5d0      	push	{r4, r6, r7, lr}
 8005966:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005968:	2100      	movs	r1, #0
{
 800596a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800596c:	22c0      	movs	r2, #192	; 0xc0
 800596e:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005970:	9108      	str	r1, [sp, #32]
 8005972:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8005976:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800597a:	f00b fa21 	bl	8010dc0 <memset>
  if(huart->Instance==USART3)
 800597e:	4b2e      	ldr	r3, [pc, #184]	; (8005a38 <HAL_UART_MspInit+0xd4>)
 8005980:	6822      	ldr	r2, [r4, #0]
 8005982:	429a      	cmp	r2, r3
 8005984:	d001      	beq.n	800598a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005986:	b03a      	add	sp, #232	; 0xe8
 8005988:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800598a:	2202      	movs	r2, #2
 800598c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800598e:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005990:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005994:	f005 fadc 	bl	800af50 <HAL_RCCEx_PeriphCLKConfig>
 8005998:	2800      	cmp	r0, #0
 800599a:	d149      	bne.n	8005a30 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800599c:	4b27      	ldr	r3, [pc, #156]	; (8005a3c <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800599e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80059a2:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80059a4:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 80059a6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80059aa:	2600      	movs	r6, #0
 80059ac:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 80059ae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80059b2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80059b6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80059ba:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80059be:	9201      	str	r2, [sp, #4]
 80059c0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059c2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80059c6:	f042 0202 	orr.w	r2, r2, #2
 80059ca:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80059ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80059d2:	f002 0202 	and.w	r2, r2, #2
 80059d6:	9202      	str	r2, [sp, #8]
 80059d8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80059da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80059de:	f042 0208 	orr.w	r2, r2, #8
 80059e2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80059e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80059ea:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80059ec:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80059f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80059f4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059f6:	a904      	add	r1, sp, #16
 80059f8:	4811      	ldr	r0, [pc, #68]	; (8005a40 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80059fa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80059fc:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a00:	f003 f962 	bl	8008cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005a04:	2302      	movs	r3, #2
 8005a06:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a0a:	a904      	add	r1, sp, #16
 8005a0c:	480d      	ldr	r0, [pc, #52]	; (8005a44 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005a0e:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005a10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a14:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a18:	f003 f956 	bl	8008cc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	2101      	movs	r1, #1
 8005a20:	2027      	movs	r0, #39	; 0x27
 8005a22:	f001 fc61 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005a26:	2027      	movs	r0, #39	; 0x27
 8005a28:	f001 fc9c 	bl	8007364 <HAL_NVIC_EnableIRQ>
}
 8005a2c:	b03a      	add	sp, #232	; 0xe8
 8005a2e:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8005a30:	f7fe fc74 	bl	800431c <Error_Handler>
 8005a34:	e7b2      	b.n	800599c <HAL_UART_MspInit+0x38>
 8005a36:	bf00      	nop
 8005a38:	40004800 	.word	0x40004800
 8005a3c:	58024400 	.word	0x58024400
 8005a40:	58020400 	.word	0x58020400
 8005a44:	58020c00 	.word	0x58020c00

08005a48 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop

08005a4c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005a4c:	e7fe      	b.n	8005a4c <HardFault_Handler>
 8005a4e:	bf00      	nop

08005a50 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005a50:	e7fe      	b.n	8005a50 <MemManage_Handler>
 8005a52:	bf00      	nop

08005a54 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a54:	e7fe      	b.n	8005a54 <BusFault_Handler>
 8005a56:	bf00      	nop

08005a58 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a58:	e7fe      	b.n	8005a58 <UsageFault_Handler>
 8005a5a:	bf00      	nop

08005a5c <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8005a5c:	f000 b966 	b.w	8005d2c <ADC3_IRQHandler>

08005a60 <DebugMon_Handler>:
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop

08005a64 <PendSV_Handler>:
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop

08005a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005a68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005a6a:	f000 f9b7 	bl	8005ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 8005a6e:	4b0d      	ldr	r3, [pc, #52]	; (8005aa4 <SysTick_Handler+0x3c>)
 8005a70:	490d      	ldr	r1, [pc, #52]	; (8005aa8 <SysTick_Handler+0x40>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a0d      	ldr	r2, [pc, #52]	; (8005aac <SysTick_Handler+0x44>)
 8005a76:	fb01 f303 	mul.w	r3, r1, r3
 8005a7a:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 8005a7e:	d310      	bcc.n	8005aa2 <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 8005a80:	490b      	ldr	r1, [pc, #44]	; (8005ab0 <SysTick_Handler+0x48>)
 8005a82:	4a0c      	ldr	r2, [pc, #48]	; (8005ab4 <SysTick_Handler+0x4c>)
 8005a84:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8005a86:	480c      	ldr	r0, [pc, #48]	; (8005ab8 <SysTick_Handler+0x50>)
		SystemSeconds++;
 8005a88:	3301      	adds	r3, #1
 8005a8a:	fb03 f202 	mul.w	r2, r3, r2
 8005a8e:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8005a90:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 8005a94:	d305      	bcc.n	8005aa2 <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 8005a96:	4a09      	ldr	r2, [pc, #36]	; (8005abc <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 8005a98:	2000      	movs	r0, #0
			SystemMinutes++;
 8005a9a:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 8005a9c:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8005aa2:	bd08      	pop	{r3, pc}
 8005aa4:	2400c9dc 	.word	0x2400c9dc
 8005aa8:	26e978d5 	.word	0x26e978d5
 8005aac:	00418937 	.word	0x00418937
 8005ab0:	240072d8 	.word	0x240072d8
 8005ab4:	eeeeeeef 	.word	0xeeeeeeef
 8005ab8:	04444444 	.word	0x04444444
 8005abc:	240072d4 	.word	0x240072d4

08005ac0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005ac0:	4801      	ldr	r0, [pc, #4]	; (8005ac8 <DMA1_Stream0_IRQHandler+0x8>)
 8005ac2:	f002 bdb1 	b.w	8008628 <HAL_DMA_IRQHandler>
 8005ac6:	bf00      	nop
 8005ac8:	2400b51c 	.word	0x2400b51c

08005acc <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8005acc:	4801      	ldr	r0, [pc, #4]	; (8005ad4 <DMA1_Stream1_IRQHandler+0x8>)
 8005ace:	f002 bdab 	b.w	8008628 <HAL_DMA_IRQHandler>
 8005ad2:	bf00      	nop
 8005ad4:	2400b594 	.word	0x2400b594

08005ad8 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005ad8:	4804      	ldr	r0, [pc, #16]	; (8005aec <ADC_IRQHandler+0x14>)
{
 8005ada:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8005adc:	f000 f9dc 	bl	8005e98 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8005ae0:	4803      	ldr	r0, [pc, #12]	; (8005af0 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8005ae2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8005ae6:	f000 b9d7 	b.w	8005e98 <HAL_ADC_IRQHandler>
 8005aea:	bf00      	nop
 8005aec:	2400b43c 	.word	0x2400b43c
 8005af0:	2400b4a0 	.word	0x2400b4a0

08005af4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005af4:	4801      	ldr	r0, [pc, #4]	; (8005afc <TIM2_IRQHandler+0x8>)
 8005af6:	f006 bf87 	b.w	800ca08 <HAL_TIM_IRQHandler>
 8005afa:	bf00      	nop
 8005afc:	2400b648 	.word	0x2400b648

08005b00 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005b00:	4801      	ldr	r0, [pc, #4]	; (8005b08 <USART3_IRQHandler+0x8>)
 8005b02:	f007 b8a9 	b.w	800cc58 <HAL_UART_IRQHandler>
 8005b06:	bf00      	nop
 8005b08:	2400b778 	.word	0x2400b778

08005b0c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 8005b0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005b10:	f003 ba1e 	b.w	8008f50 <HAL_GPIO_EXTI_IRQHandler>

08005b14 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8005b14:	4804      	ldr	r0, [pc, #16]	; (8005b28 <TIM6_DAC_IRQHandler+0x14>)
{
 8005b16:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8005b18:	f001 fd54 	bl	80075c4 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8005b1c:	4803      	ldr	r0, [pc, #12]	; (8005b2c <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005b1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8005b22:	f006 bf71 	b.w	800ca08 <HAL_TIM_IRQHandler>
 8005b26:	bf00      	nop
 8005b28:	2400b508 	.word	0x2400b508
 8005b2c:	2400b6e0 	.word	0x2400b6e0

08005b30 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005b30:	4801      	ldr	r0, [pc, #4]	; (8005b38 <TIM7_IRQHandler+0x8>)
 8005b32:	f006 bf69 	b.w	800ca08 <HAL_TIM_IRQHandler>
 8005b36:	bf00      	nop
 8005b38:	2400b72c 	.word	0x2400b72c

08005b3c <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005b3c:	4801      	ldr	r0, [pc, #4]	; (8005b44 <OTG_FS_IRQHandler+0x8>)
 8005b3e:	f003 bb3f 	b.w	80091c0 <HAL_PCD_IRQHandler>
 8005b42:	bf00      	nop
 8005b44:	2400dec0 	.word	0x2400dec0

08005b48 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8005b48:	2001      	movs	r0, #1
 8005b4a:	4770      	bx	lr

08005b4c <_kill>:

int _kill(int pid, int sig)
{
 8005b4c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8005b4e:	f00b f8ff 	bl	8010d50 <__errno>
 8005b52:	2216      	movs	r2, #22
 8005b54:	4603      	mov	r3, r0
	return -1;
}
 8005b56:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8005b5a:	601a      	str	r2, [r3, #0]
}
 8005b5c:	bd08      	pop	{r3, pc}
 8005b5e:	bf00      	nop

08005b60 <_exit>:

void _exit (int status)
{
 8005b60:	b508      	push	{r3, lr}
	errno = EINVAL;
 8005b62:	f00b f8f5 	bl	8010d50 <__errno>
 8005b66:	2316      	movs	r3, #22
 8005b68:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8005b6a:	e7fe      	b.n	8005b6a <_exit+0xa>

08005b6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005b6c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b6e:	1e16      	subs	r6, r2, #0
 8005b70:	dd07      	ble.n	8005b82 <_read+0x16>
 8005b72:	460c      	mov	r4, r1
 8005b74:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8005b76:	f3af 8000 	nop.w
 8005b7a:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b7e:	42a5      	cmp	r5, r4
 8005b80:	d1f9      	bne.n	8005b76 <_read+0xa>
	}

return len;
}
 8005b82:	4630      	mov	r0, r6
 8005b84:	bd70      	pop	{r4, r5, r6, pc}
 8005b86:	bf00      	nop

08005b88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005b88:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b8a:	1e16      	subs	r6, r2, #0
 8005b8c:	dd07      	ble.n	8005b9e <_write+0x16>
 8005b8e:	460c      	mov	r4, r1
 8005b90:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8005b92:	f814 0b01 	ldrb.w	r0, [r4], #1
 8005b96:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b9a:	42ac      	cmp	r4, r5
 8005b9c:	d1f9      	bne.n	8005b92 <_write+0xa>
	}
	return len;
}
 8005b9e:	4630      	mov	r0, r6
 8005ba0:	bd70      	pop	{r4, r5, r6, pc}
 8005ba2:	bf00      	nop

08005ba4 <_close>:

int _close(int file)
{
	return -1;
}
 8005ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop

08005bac <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005bac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8005bb0:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8005bb2:	604b      	str	r3, [r1, #4]
}
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop

08005bb8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005bb8:	2001      	movs	r0, #1
 8005bba:	4770      	bx	lr

08005bbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	4770      	bx	lr

08005bc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005bc0:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005bc2:	4c0d      	ldr	r4, [pc, #52]	; (8005bf8 <_sbrk+0x38>)
{
 8005bc4:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005bc6:	490d      	ldr	r1, [pc, #52]	; (8005bfc <_sbrk+0x3c>)
 8005bc8:	4d0d      	ldr	r5, [pc, #52]	; (8005c00 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8005bca:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005bcc:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8005bce:	b12a      	cbz	r2, 8005bdc <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005bd0:	4413      	add	r3, r2
 8005bd2:	428b      	cmp	r3, r1
 8005bd4:	d808      	bhi.n	8005be8 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8005bd6:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8005bd8:	6023      	str	r3, [r4, #0]
}
 8005bda:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8005bdc:	4809      	ldr	r0, [pc, #36]	; (8005c04 <_sbrk+0x44>)
 8005bde:	4602      	mov	r2, r0
 8005be0:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8005be2:	4413      	add	r3, r2
 8005be4:	428b      	cmp	r3, r1
 8005be6:	d9f6      	bls.n	8005bd6 <_sbrk+0x16>
    errno = ENOMEM;
 8005be8:	f00b f8b2 	bl	8010d50 <__errno>
 8005bec:	230c      	movs	r3, #12
    return (void *)-1;
 8005bee:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8005bf2:	6003      	str	r3, [r0, #0]
}
 8005bf4:	4610      	mov	r0, r2
 8005bf6:	bd38      	pop	{r3, r4, r5, pc}
 8005bf8:	2400c9d8 	.word	0x2400c9d8
 8005bfc:	24080000 	.word	0x24080000
 8005c00:	00000420 	.word	0x00000420
 8005c04:	2400e600 	.word	0x2400e600

08005c08 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005c08:	4929      	ldr	r1, [pc, #164]	; (8005cb0 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005c0a:	4a2a      	ldr	r2, [pc, #168]	; (8005cb4 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005c0c:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005c10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8005c14:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005c1a:	6813      	ldr	r3, [r2, #0]
 8005c1c:	f003 030f 	and.w	r3, r3, #15
 8005c20:	2b06      	cmp	r3, #6
 8005c22:	d805      	bhi.n	8005c30 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005c24:	6813      	ldr	r3, [r2, #0]
 8005c26:	f023 030f 	bic.w	r3, r3, #15
 8005c2a:	f043 0307 	orr.w	r3, r3, #7
 8005c2e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005c30:	4b21      	ldr	r3, [pc, #132]	; (8005cb8 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005c32:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005c34:	4a21      	ldr	r2, [pc, #132]	; (8005cbc <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8005c36:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005c38:	481e      	ldr	r0, [pc, #120]	; (8005cb4 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8005c3a:	f041 0101 	orr.w	r1, r1, #1
 8005c3e:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8005c40:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8005c42:	6819      	ldr	r1, [r3, #0]
 8005c44:	400a      	ands	r2, r1
 8005c46:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005c48:	6803      	ldr	r3, [r0, #0]
 8005c4a:	071b      	lsls	r3, r3, #28
 8005c4c:	d505      	bpl.n	8005c5a <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005c4e:	6803      	ldr	r3, [r0, #0]
 8005c50:	f023 030f 	bic.w	r3, r3, #15
 8005c54:	f043 0307 	orr.w	r3, r3, #7
 8005c58:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005c5a:	4b17      	ldr	r3, [pc, #92]	; (8005cb8 <SystemInit+0xb0>)
 8005c5c:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005c5e:	4918      	ldr	r1, [pc, #96]	; (8005cc0 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8005c60:	4c18      	ldr	r4, [pc, #96]	; (8005cc4 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8005c62:	4819      	ldr	r0, [pc, #100]	; (8005cc8 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8005c64:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8005c66:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8005c68:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8005c6a:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8005c6c:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8005c6e:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005c70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005c72:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005c74:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005c76:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005c78:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005c7a:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005c7c:	4c13      	ldr	r4, [pc, #76]	; (8005ccc <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8005c7e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005c82:	4913      	ldr	r1, [pc, #76]	; (8005cd0 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8005c84:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8005c86:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	4019      	ands	r1, r3
 8005c8c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8005c90:	d203      	bcs.n	8005c9a <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005c92:	4b10      	ldr	r3, [pc, #64]	; (8005cd4 <SystemInit+0xcc>)
 8005c94:	2201      	movs	r2, #1
 8005c96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005c9a:	490f      	ldr	r1, [pc, #60]	; (8005cd8 <SystemInit+0xd0>)
 8005c9c:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005ca0:	4b03      	ldr	r3, [pc, #12]	; (8005cb0 <SystemInit+0xa8>)
 8005ca2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005ca6:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8005ca8:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005cac:	609a      	str	r2, [r3, #8]
}
 8005cae:	4770      	bx	lr
 8005cb0:	e000ed00 	.word	0xe000ed00
 8005cb4:	52002000 	.word	0x52002000
 8005cb8:	58024400 	.word	0x58024400
 8005cbc:	eaf6ed7f 	.word	0xeaf6ed7f
 8005cc0:	01010280 	.word	0x01010280
 8005cc4:	02020200 	.word	0x02020200
 8005cc8:	01ff0000 	.word	0x01ff0000
 8005ccc:	5c001000 	.word	0x5c001000
 8005cd0:	ffff0000 	.word	0xffff0000
 8005cd4:	51008000 	.word	0x51008000
 8005cd8:	52004000 	.word	0x52004000

08005cdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005cdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005d14 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005ce0:	f7ff ff92 	bl	8005c08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005ce4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005ce6:	e003      	b.n	8005cf0 <LoopCopyDataInit>

08005ce8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005ce8:	4b0b      	ldr	r3, [pc, #44]	; (8005d18 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8005cea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005cec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005cee:	3104      	adds	r1, #4

08005cf0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005cf0:	480a      	ldr	r0, [pc, #40]	; (8005d1c <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8005cf2:	4b0b      	ldr	r3, [pc, #44]	; (8005d20 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8005cf4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005cf6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005cf8:	d3f6      	bcc.n	8005ce8 <CopyDataInit>
  ldr  r2, =_sbss
 8005cfa:	4a0a      	ldr	r2, [pc, #40]	; (8005d24 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8005cfc:	e002      	b.n	8005d04 <LoopFillZerobss>

08005cfe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005cfe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005d00:	f842 3b04 	str.w	r3, [r2], #4

08005d04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005d04:	4b08      	ldr	r3, [pc, #32]	; (8005d28 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8005d06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005d08:	d3f9      	bcc.n	8005cfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005d0a:	f00b f827 	bl	8010d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005d0e:	f7fe ff43 	bl	8004b98 <main>
  bx  lr    
 8005d12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005d14:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8005d18:	0801f9a0 	.word	0x0801f9a0
  ldr  r0, =_sdata
 8005d1c:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8005d20:	240005e4 	.word	0x240005e4
  ldr  r2, =_sbss
 8005d24:	24000600 	.word	0x24000600
  ldr  r3, = _ebss
 8005d28:	2400e5fc 	.word	0x2400e5fc

08005d2c <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005d2c:	e7fe      	b.n	8005d2c <ADC3_IRQHandler>
	...

08005d30 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005d30:	4b0f      	ldr	r3, [pc, #60]	; (8005d70 <HAL_InitTick+0x40>)
 8005d32:	781b      	ldrb	r3, [r3, #0]
 8005d34:	b90b      	cbnz	r3, 8005d3a <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8005d36:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8005d38:	4770      	bx	lr
{
 8005d3a:	b510      	push	{r4, lr}
 8005d3c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005d3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d42:	4a0c      	ldr	r2, [pc, #48]	; (8005d74 <HAL_InitTick+0x44>)
 8005d44:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d48:	6810      	ldr	r0, [r2, #0]
 8005d4a:	fbb0 f0f3 	udiv	r0, r0, r3
 8005d4e:	f001 fb17 	bl	8007380 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d52:	2c0f      	cmp	r4, #15
 8005d54:	d800      	bhi.n	8005d58 <HAL_InitTick+0x28>
 8005d56:	b108      	cbz	r0, 8005d5c <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8005d58:	2001      	movs	r0, #1
}
 8005d5a:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	4621      	mov	r1, r4
 8005d60:	f04f 30ff 	mov.w	r0, #4294967295
 8005d64:	f001 fac0 	bl	80072e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d68:	4b03      	ldr	r3, [pc, #12]	; (8005d78 <HAL_InitTick+0x48>)
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	601c      	str	r4, [r3, #0]
}
 8005d6e:	bd10      	pop	{r4, pc}
 8005d70:	24000318 	.word	0x24000318
 8005d74:	24000310 	.word	0x24000310
 8005d78:	2400031c 	.word	0x2400031c

08005d7c <HAL_Init>:
{
 8005d7c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d7e:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d80:	4c12      	ldr	r4, [pc, #72]	; (8005dcc <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d82:	f001 fa9f 	bl	80072c4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005d86:	f004 fd57 	bl	800a838 <HAL_RCC_GetSysClockFreq>
 8005d8a:	4b11      	ldr	r3, [pc, #68]	; (8005dd0 <HAL_Init+0x54>)
 8005d8c:	4911      	ldr	r1, [pc, #68]	; (8005dd4 <HAL_Init+0x58>)
 8005d8e:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d90:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005d92:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d96:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005d9a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d9c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005d9e:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8005da2:	490d      	ldr	r1, [pc, #52]	; (8005dd8 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005da4:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005da8:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005daa:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8005dae:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005db0:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005db2:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005db4:	f7ff ffbc 	bl	8005d30 <HAL_InitTick>
 8005db8:	b110      	cbz	r0, 8005dc0 <HAL_Init+0x44>
    return HAL_ERROR;
 8005dba:	2401      	movs	r4, #1
}
 8005dbc:	4620      	mov	r0, r4
 8005dbe:	bd10      	pop	{r4, pc}
 8005dc0:	4604      	mov	r4, r0
  HAL_MspInit();
 8005dc2:	f7ff fbb9 	bl	8005538 <HAL_MspInit>
}
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	bd10      	pop	{r4, pc}
 8005dca:	bf00      	nop
 8005dcc:	24000314 	.word	0x24000314
 8005dd0:	58024400 	.word	0x58024400
 8005dd4:	0801b334 	.word	0x0801b334
 8005dd8:	24000310 	.word	0x24000310

08005ddc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005ddc:	4a03      	ldr	r2, [pc, #12]	; (8005dec <HAL_IncTick+0x10>)
 8005dde:	4b04      	ldr	r3, [pc, #16]	; (8005df0 <HAL_IncTick+0x14>)
 8005de0:	6811      	ldr	r1, [r2, #0]
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	440b      	add	r3, r1
 8005de6:	6013      	str	r3, [r2, #0]
}
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	2400c9dc 	.word	0x2400c9dc
 8005df0:	24000318 	.word	0x24000318

08005df4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005df4:	4b01      	ldr	r3, [pc, #4]	; (8005dfc <HAL_GetTick+0x8>)
 8005df6:	6818      	ldr	r0, [r3, #0]
}
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	2400c9dc 	.word	0x2400c9dc

08005e00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e00:	b538      	push	{r3, r4, r5, lr}
 8005e02:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005e04:	f7ff fff6 	bl	8005df4 <HAL_GetTick>
 8005e08:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e0a:	1c63      	adds	r3, r4, #1
 8005e0c:	d002      	beq.n	8005e14 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e0e:	4b04      	ldr	r3, [pc, #16]	; (8005e20 <HAL_Delay+0x20>)
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005e14:	f7ff ffee 	bl	8005df4 <HAL_GetTick>
 8005e18:	1b43      	subs	r3, r0, r5
 8005e1a:	42a3      	cmp	r3, r4
 8005e1c:	d3fa      	bcc.n	8005e14 <HAL_Delay+0x14>
  {
  }
}
 8005e1e:	bd38      	pop	{r3, r4, r5, pc}
 8005e20:	24000318 	.word	0x24000318

08005e24 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8005e24:	4b01      	ldr	r3, [pc, #4]	; (8005e2c <HAL_GetREVID+0x8>)
 8005e26:	6818      	ldr	r0, [r3, #0]
}
 8005e28:	0c00      	lsrs	r0, r0, #16
 8005e2a:	4770      	bx	lr
 8005e2c:	5c001000 	.word	0x5c001000

08005e30 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8005e30:	4a03      	ldr	r2, [pc, #12]	; (8005e40 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8005e32:	6813      	ldr	r3, [r2, #0]
 8005e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e38:	4318      	orrs	r0, r3
 8005e3a:	6010      	str	r0, [r2, #0]
}
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	58003c00 	.word	0x58003c00

08005e44 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8005e44:	4a03      	ldr	r2, [pc, #12]	; (8005e54 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8005e46:	6813      	ldr	r3, [r2, #0]
 8005e48:	f023 0302 	bic.w	r3, r3, #2
 8005e4c:	4318      	orrs	r0, r3
 8005e4e:	6010      	str	r0, [r2, #0]
}
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	58003c00 	.word	0x58003c00

08005e58 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8005e58:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8005e5a:	4c0a      	ldr	r4, [pc, #40]	; (8005e84 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	f043 0301 	orr.w	r3, r3, #1
 8005e62:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005e64:	f7ff ffc6 	bl	8005df4 <HAL_GetTick>
 8005e68:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8005e6a:	e004      	b.n	8005e76 <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8005e6c:	f7ff ffc2 	bl	8005df4 <HAL_GetTick>
 8005e70:	1b40      	subs	r0, r0, r5
 8005e72:	280a      	cmp	r0, #10
 8005e74:	d804      	bhi.n	8005e80 <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	071b      	lsls	r3, r3, #28
 8005e7a:	d5f7      	bpl.n	8005e6c <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8005e7c:	2000      	movs	r0, #0
}
 8005e7e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8005e80:	2003      	movs	r0, #3
}
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	58003c00 	.word	0x58003c00

08005e88 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005e88:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005e8a:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005e8c:	f7fd fea2 	bl	8003bd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005e90:	bd08      	pop	{r3, pc}
 8005e92:	bf00      	nop

08005e94 <HAL_ADC_ErrorCallback>:
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop

08005e98 <HAL_ADC_IRQHandler>:
{
 8005e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e9a:	4a90      	ldr	r2, [pc, #576]	; (80060dc <HAL_ADC_IRQHandler+0x244>)
{
 8005e9c:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005e9e:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ea0:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005ea2:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005ea4:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ea6:	f000 8095 	beq.w	8005fd4 <HAL_ADC_IRQHandler+0x13c>
 8005eaa:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	f000 8090 	beq.w	8005fd4 <HAL_ADC_IRQHandler+0x13c>
 8005eb4:	4a8a      	ldr	r2, [pc, #552]	; (80060e0 <HAL_ADC_IRQHandler+0x248>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005eb6:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005eb8:	07a9      	lsls	r1, r5, #30
 8005eba:	f007 071f 	and.w	r7, r7, #31
 8005ebe:	d502      	bpl.n	8005ec6 <HAL_ADC_IRQHandler+0x2e>
 8005ec0:	07b2      	lsls	r2, r6, #30
 8005ec2:	f100 80aa 	bmi.w	800601a <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005ec6:	0769      	lsls	r1, r5, #29
 8005ec8:	d579      	bpl.n	8005fbe <HAL_ADC_IRQHandler+0x126>
 8005eca:	0772      	lsls	r2, r6, #29
 8005ecc:	d577      	bpl.n	8005fbe <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ece:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005ed0:	06d2      	lsls	r2, r2, #27
 8005ed2:	d403      	bmi.n	8005edc <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005ed4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eda:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005edc:	68da      	ldr	r2, [r3, #12]
 8005ede:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8005ee2:	d11c      	bne.n	8005f1e <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005ee4:	4a7f      	ldr	r2, [pc, #508]	; (80060e4 <HAL_ADC_IRQHandler+0x24c>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	f000 80e8 	beq.w	80060bc <HAL_ADC_IRQHandler+0x224>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005eec:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005eee:	0490      	lsls	r0, r2, #18
 8005ef0:	d415      	bmi.n	8005f1e <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	0711      	lsls	r1, r2, #28
 8005ef6:	d512      	bpl.n	8005f1e <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005ef8:	689a      	ldr	r2, [r3, #8]
 8005efa:	0752      	lsls	r2, r2, #29
 8005efc:	f100 80f6 	bmi.w	80060ec <HAL_ADC_IRQHandler+0x254>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	f022 020c 	bic.w	r2, r2, #12
 8005f06:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005f08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f0e:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f12:	04db      	lsls	r3, r3, #19
 8005f14:	d403      	bmi.n	8005f1e <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f16:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f18:	f043 0301 	orr.w	r3, r3, #1
 8005f1c:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8005f1e:	4620      	mov	r0, r4
 8005f20:	f7fd fe3a 	bl	8003b98 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	220c      	movs	r2, #12
 8005f28:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005f2a:	06a8      	lsls	r0, r5, #26
 8005f2c:	d54d      	bpl.n	8005fca <HAL_ADC_IRQHandler+0x132>
 8005f2e:	06b1      	lsls	r1, r6, #26
 8005f30:	d54b      	bpl.n	8005fca <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f32:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005f34:	06d1      	lsls	r1, r2, #27
 8005f36:	d403      	bmi.n	8005f40 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005f38:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005f3a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f3e:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f40:	4968      	ldr	r1, [pc, #416]	; (80060e4 <HAL_ADC_IRQHandler+0x24c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005f42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f44:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005f46:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005f48:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8005f4c:	d073      	beq.n	8006036 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005f4e:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005f50:	b9d2      	cbnz	r2, 8005f88 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005f52:	018a      	lsls	r2, r1, #6
 8005f54:	f100 80aa 	bmi.w	80060ac <HAL_ADC_IRQHandler+0x214>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	0650      	lsls	r0, r2, #25
 8005f5c:	d514      	bpl.n	8005f88 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005f5e:	0289      	lsls	r1, r1, #10
 8005f60:	d412      	bmi.n	8005f88 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	0712      	lsls	r2, r2, #28
 8005f66:	f100 80cc 	bmi.w	8006102 <HAL_ADC_IRQHandler+0x26a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005f70:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005f72:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f78:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005f7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f7c:	05d8      	lsls	r0, r3, #23
 8005f7e:	d403      	bmi.n	8005f88 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f82:	f043 0301 	orr.w	r3, r3, #1
 8005f86:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f001 f929 	bl	80071e0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005f8e:	6823      	ldr	r3, [r4, #0]
 8005f90:	2260      	movs	r2, #96	; 0x60
 8005f92:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005f94:	0629      	lsls	r1, r5, #24
 8005f96:	d501      	bpl.n	8005f9c <HAL_ADC_IRQHandler+0x104>
 8005f98:	0632      	lsls	r2, r6, #24
 8005f9a:	d460      	bmi.n	800605e <HAL_ADC_IRQHandler+0x1c6>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005f9c:	05e8      	lsls	r0, r5, #23
 8005f9e:	d501      	bpl.n	8005fa4 <HAL_ADC_IRQHandler+0x10c>
 8005fa0:	05f1      	lsls	r1, r6, #23
 8005fa2:	d467      	bmi.n	8006074 <HAL_ADC_IRQHandler+0x1dc>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005fa4:	05aa      	lsls	r2, r5, #22
 8005fa6:	d501      	bpl.n	8005fac <HAL_ADC_IRQHandler+0x114>
 8005fa8:	05b0      	lsls	r0, r6, #22
 8005faa:	d44c      	bmi.n	8006046 <HAL_ADC_IRQHandler+0x1ae>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005fac:	06e9      	lsls	r1, r5, #27
 8005fae:	d501      	bpl.n	8005fb4 <HAL_ADC_IRQHandler+0x11c>
 8005fb0:	06f2      	lsls	r2, r6, #27
 8005fb2:	d411      	bmi.n	8005fd8 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005fb4:	0568      	lsls	r0, r5, #21
 8005fb6:	d501      	bpl.n	8005fbc <HAL_ADC_IRQHandler+0x124>
 8005fb8:	0571      	lsls	r1, r6, #21
 8005fba:	d467      	bmi.n	800608c <HAL_ADC_IRQHandler+0x1f4>
}
 8005fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005fbe:	0728      	lsls	r0, r5, #28
 8005fc0:	d5b3      	bpl.n	8005f2a <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005fc2:	0731      	lsls	r1, r6, #28
 8005fc4:	d483      	bmi.n	8005ece <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005fc6:	06a8      	lsls	r0, r5, #26
 8005fc8:	d4b1      	bmi.n	8005f2e <HAL_ADC_IRQHandler+0x96>
 8005fca:	066a      	lsls	r2, r5, #25
 8005fcc:	d5e2      	bpl.n	8005f94 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005fce:	0670      	lsls	r0, r6, #25
 8005fd0:	d5e0      	bpl.n	8005f94 <HAL_ADC_IRQHandler+0xfc>
 8005fd2:	e7ae      	b.n	8005f32 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005fd4:	4a44      	ldr	r2, [pc, #272]	; (80060e8 <HAL_ADC_IRQHandler+0x250>)
 8005fd6:	e76e      	b.n	8005eb6 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005fd8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005fda:	b17a      	cbz	r2, 8005ffc <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005fdc:	2f00      	cmp	r7, #0
 8005fde:	d072      	beq.n	80060c6 <HAL_ADC_IRQHandler+0x22e>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005fe0:	4a3e      	ldr	r2, [pc, #248]	; (80060dc <HAL_ADC_IRQHandler+0x244>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	f000 808b 	beq.w	80060fe <HAL_ADC_IRQHandler+0x266>
 8005fe8:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005fec:	4293      	cmp	r3, r2
 8005fee:	f000 8086 	beq.w	80060fe <HAL_ADC_IRQHandler+0x266>
 8005ff2:	4a3b      	ldr	r2, [pc, #236]	; (80060e0 <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005ff4:	6892      	ldr	r2, [r2, #8]
 8005ff6:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8005ffa:	d00b      	beq.n	8006014 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005ffc:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8005ffe:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006000:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006004:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006008:	f043 0302 	orr.w	r3, r3, #2
 800600c:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 800600e:	f7ff ff41 	bl	8005e94 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006012:	6823      	ldr	r3, [r4, #0]
 8006014:	2210      	movs	r2, #16
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	e7cc      	b.n	8005fb4 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800601a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800601c:	06d8      	lsls	r0, r3, #27
 800601e:	d403      	bmi.n	8006028 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006020:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006022:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006026:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006028:	4620      	mov	r0, r4
 800602a:	f001 f8e1 	bl	80071f0 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	2202      	movs	r2, #2
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	e747      	b.n	8005ec6 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006036:	1fb9      	subs	r1, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8006038:	2901      	cmp	r1, #1
 800603a:	d988      	bls.n	8005f4e <HAL_ADC_IRQHandler+0xb6>
 800603c:	2f00      	cmp	r7, #0
 800603e:	d086      	beq.n	8005f4e <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006040:	4926      	ldr	r1, [pc, #152]	; (80060dc <HAL_ADC_IRQHandler+0x244>)
 8006042:	68c9      	ldr	r1, [r1, #12]
 8006044:	e784      	b.n	8005f50 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006046:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006048:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800604a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800604e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006050:	f001 f8cc 	bl	80071ec <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	f44f 7200 	mov.w	r2, #512	; 0x200
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	e7a6      	b.n	8005fac <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800605e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006060:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006066:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006068:	f7fd fde2 	bl	8003c30 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	2280      	movs	r2, #128	; 0x80
 8006070:	601a      	str	r2, [r3, #0]
 8006072:	e793      	b.n	8005f9c <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006074:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006076:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800607c:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800607e:	f001 f8b3 	bl	80071e8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	e78b      	b.n	8005fa4 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800608c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800608e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006092:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006094:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006098:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800609a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800609c:	f042 0208 	orr.w	r2, r2, #8
 80060a0:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80060a2:	6019      	str	r1, [r3, #0]
}
 80060a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80060a8:	f001 b89c 	b.w	80071e4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80060ac:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80060b0:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80060b4:	4302      	orrs	r2, r0
 80060b6:	f47f af67 	bne.w	8005f88 <HAL_ADC_IRQHandler+0xf0>
 80060ba:	e74d      	b.n	8005f58 <HAL_ADC_IRQHandler+0xc0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80060bc:	2f09      	cmp	r7, #9
 80060be:	d906      	bls.n	80060ce <HAL_ADC_IRQHandler+0x236>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80060c0:	4a06      	ldr	r2, [pc, #24]	; (80060dc <HAL_ADC_IRQHandler+0x244>)
 80060c2:	68d2      	ldr	r2, [r2, #12]
 80060c4:	e713      	b.n	8005eee <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	0797      	lsls	r7, r2, #30
 80060ca:	d0a3      	beq.n	8006014 <HAL_ADC_IRQHandler+0x17c>
 80060cc:	e796      	b.n	8005ffc <HAL_ADC_IRQHandler+0x164>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80060ce:	f240 2221 	movw	r2, #545	; 0x221
 80060d2:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80060d4:	07d2      	lsls	r2, r2, #31
 80060d6:	f53f af09 	bmi.w	8005eec <HAL_ADC_IRQHandler+0x54>
 80060da:	e7f1      	b.n	80060c0 <HAL_ADC_IRQHandler+0x228>
 80060dc:	40022000 	.word	0x40022000
 80060e0:	58026300 	.word	0x58026300
 80060e4:	40022100 	.word	0x40022100
 80060e8:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80060ee:	f043 0310 	orr.w	r3, r3, #16
 80060f2:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060f6:	f043 0301 	orr.w	r3, r3, #1
 80060fa:	65a3      	str	r3, [r4, #88]	; 0x58
 80060fc:	e70f      	b.n	8005f1e <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80060fe:	4a05      	ldr	r2, [pc, #20]	; (8006114 <HAL_ADC_IRQHandler+0x27c>)
 8006100:	e778      	b.n	8005ff4 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006102:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006104:	f043 0310 	orr.w	r3, r3, #16
 8006108:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800610a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800610c:	f043 0301 	orr.w	r3, r3, #1
 8006110:	65a3      	str	r3, [r4, #88]	; 0x58
 8006112:	e739      	b.n	8005f88 <HAL_ADC_IRQHandler+0xf0>
 8006114:	40022300 	.word	0x40022300

08006118 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006118:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800611a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800611c:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006120:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8006122:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006124:	d11d      	bne.n	8006162 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006126:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006128:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800612c:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800612e:	680a      	ldr	r2, [r1, #0]
 8006130:	f012 0f08 	tst.w	r2, #8
 8006134:	68ca      	ldr	r2, [r1, #12]
 8006136:	d01b      	beq.n	8006170 <ADC_DMAConvCplt+0x58>
 8006138:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800613c:	d10d      	bne.n	800615a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800613e:	68ca      	ldr	r2, [r1, #12]
 8006140:	0494      	lsls	r4, r2, #18
 8006142:	d40a      	bmi.n	800615a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006144:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006146:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800614a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800614c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800614e:	04d1      	lsls	r1, r2, #19
 8006150:	d403      	bmi.n	800615a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006152:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006154:	f042 0201 	orr.w	r2, r2, #1
 8006158:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800615a:	4618      	mov	r0, r3
 800615c:	f7fd fd1c 	bl	8003b98 <HAL_ADC_ConvCpltCallback>
}
 8006160:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006162:	06d2      	lsls	r2, r2, #27
 8006164:	d40a      	bmi.n	800617c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800616c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800616e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8006170:	0790      	lsls	r0, r2, #30
 8006172:	d0e7      	beq.n	8006144 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8006174:	4618      	mov	r0, r3
 8006176:	f7fd fd0f 	bl	8003b98 <HAL_ADC_ConvCpltCallback>
 800617a:	e7f1      	b.n	8006160 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff fe89 	bl	8005e94 <HAL_ADC_ErrorCallback>
}
 8006182:	bd10      	pop	{r4, pc}

08006184 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006184:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8006186:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006188:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800618a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800618e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006190:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8006192:	f043 0304 	orr.w	r3, r3, #4
 8006196:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006198:	f7ff fe7c 	bl	8005e94 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800619c:	bd08      	pop	{r3, pc}
 800619e:	bf00      	nop

080061a0 <HAL_ADC_ConfigChannel>:
{
 80061a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80061a2:	2200      	movs	r2, #0
{
 80061a4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80061a6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80061a8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 80061ac:	2a01      	cmp	r2, #1
 80061ae:	f000 813b 	beq.w	8006428 <HAL_ADC_ConfigChannel+0x288>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80061b6:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80061b8:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061bc:	6894      	ldr	r4, [r2, #8]
 80061be:	0764      	lsls	r4, r4, #29
 80061c0:	f100 8099 	bmi.w	80062f6 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80061c4:	680c      	ldr	r4, [r1, #0]
 80061c6:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80061ca:	2d00      	cmp	r5, #0
 80061cc:	f040 809e 	bne.w	800630c <HAL_ADC_ConfigChannel+0x16c>
 80061d0:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80061d4:	40a0      	lsls	r0, r4
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80061d6:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(*preg,
 80061d8:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80061dc:	69d6      	ldr	r6, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80061de:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 80061e2:	4330      	orrs	r0, r6
 80061e4:	f00c 0c0c 	and.w	ip, ip, #12
 80061e8:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 80061ea:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80061ee:	f102 0530 	add.w	r5, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80061f2:	4084      	lsls	r4, r0
 80061f4:	fa0e fe00 	lsl.w	lr, lr, r0
 80061f8:	f85c 0005 	ldr.w	r0, [ip, r5]
 80061fc:	ea20 000e 	bic.w	r0, r0, lr
 8006200:	4304      	orrs	r4, r0
 8006202:	f84c 4005 	str.w	r4, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006206:	6890      	ldr	r0, [r2, #8]
 8006208:	0740      	lsls	r0, r0, #29
 800620a:	d47d      	bmi.n	8006308 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800620c:	6895      	ldr	r5, [r2, #8]
 800620e:	f015 0508 	ands.w	r5, r5, #8
 8006212:	d156      	bne.n	80062c2 <HAL_ADC_ConfigChannel+0x122>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006214:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(*preg,
 8006216:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006218:	f102 0614 	add.w	r6, r2, #20
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800621c:	4fb7      	ldr	r7, [pc, #732]	; (80064fc <HAL_ADC_ConfigChannel+0x35c>)
 800621e:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8006222:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006226:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 800622a:	fa00 fe04 	lsl.w	lr, r0, r4
 800622e:	6888      	ldr	r0, [r1, #8]
 8006230:	fa00 f404 	lsl.w	r4, r0, r4
 8006234:	f85c 0006 	ldr.w	r0, [ip, r6]
 8006238:	ea20 000e 	bic.w	r0, r0, lr
 800623c:	4320      	orrs	r0, r4
 800623e:	f84c 0006 	str.w	r0, [ip, r6]
 8006242:	6838      	ldr	r0, [r7, #0]
 8006244:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8006248:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800624c:	f000 8095 	beq.w	800637a <HAL_ADC_ConfigChannel+0x1da>
 8006250:	68d0      	ldr	r0, [r2, #12]
 8006252:	68d6      	ldr	r6, [r2, #12]
 8006254:	06c7      	lsls	r7, r0, #27
 8006256:	f100 8107 	bmi.w	8006468 <HAL_ADC_ConfigChannel+0x2c8>
 800625a:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800625e:	6948      	ldr	r0, [r1, #20]
 8006260:	0076      	lsls	r6, r6, #1
 8006262:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006266:	690f      	ldr	r7, [r1, #16]
 8006268:	2f04      	cmp	r7, #4
 800626a:	f000 80e0 	beq.w	800642e <HAL_ADC_ConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800626e:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8006272:	6808      	ldr	r0, [r1, #0]
 8006274:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8006278:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800627c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8006280:	ea40 000c 	orr.w	r0, r0, ip
 8006284:	4330      	orrs	r0, r6
 8006286:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800628a:	7e48      	ldrb	r0, [r1, #25]
 800628c:	690e      	ldr	r6, [r1, #16]
 800628e:	2801      	cmp	r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8006290:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8006294:	bf0c      	ite	eq
 8006296:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 800629a:	2700      	movne	r7, #0
 800629c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80062a0:	4338      	orrs	r0, r7
 80062a2:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80062a6:	7e0c      	ldrb	r4, [r1, #24]
 80062a8:	6908      	ldr	r0, [r1, #16]
 80062aa:	2c01      	cmp	r4, #1
 80062ac:	d104      	bne.n	80062b8 <HAL_ADC_ConfigChannel+0x118>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80062ae:	f000 001f 	and.w	r0, r0, #31
 80062b2:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80062b6:	4085      	lsls	r5, r0
 80062b8:	6910      	ldr	r0, [r2, #16]
 80062ba:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 80062be:	4305      	orrs	r5, r0
 80062c0:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062c2:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062c4:	07c4      	lsls	r4, r0, #31
 80062c6:	d414      	bmi.n	80062f2 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80062c8:	68ce      	ldr	r6, [r1, #12]
 80062ca:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80062cc:	f006 0718 	and.w	r7, r6, #24
 80062d0:	488b      	ldr	r0, [pc, #556]	; (8006500 <HAL_ADC_ConfigChannel+0x360>)
 80062d2:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80062d6:	40f8      	lsrs	r0, r7
 80062d8:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80062dc:	4020      	ands	r0, r4
 80062de:	ea25 0507 	bic.w	r5, r5, r7
 80062e2:	4328      	orrs	r0, r5
 80062e4:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80062e8:	4886      	ldr	r0, [pc, #536]	; (8006504 <HAL_ADC_ConfigChannel+0x364>)
 80062ea:	4286      	cmp	r6, r0
 80062ec:	d04d      	beq.n	800638a <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80062ee:	2c00      	cmp	r4, #0
 80062f0:	db15      	blt.n	800631e <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062f2:	2000      	movs	r0, #0
 80062f4:	e003      	b.n	80062fe <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80062f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062f8:	f042 0220 	orr.w	r2, r2, #32
 80062fc:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8006304:	b003      	add	sp, #12
 8006306:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006308:	6890      	ldr	r0, [r2, #8]
 800630a:	e7da      	b.n	80062c2 <HAL_ADC_ConfigChannel+0x122>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800630c:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006310:	b115      	cbz	r5, 8006318 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8006312:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006316:	40a8      	lsls	r0, r5
 8006318:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800631c:	e75b      	b.n	80061d6 <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800631e:	497a      	ldr	r1, [pc, #488]	; (8006508 <HAL_ADC_ConfigChannel+0x368>)
 8006320:	428a      	cmp	r2, r1
 8006322:	f000 80c7 	beq.w	80064b4 <HAL_ADC_ConfigChannel+0x314>
 8006326:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800632a:	428a      	cmp	r2, r1
 800632c:	f000 80c2 	beq.w	80064b4 <HAL_ADC_ConfigChannel+0x314>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006330:	4d76      	ldr	r5, [pc, #472]	; (800650c <HAL_ADC_ConfigChannel+0x36c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006332:	4877      	ldr	r0, [pc, #476]	; (8006510 <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006334:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006336:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006338:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800633c:	43c0      	mvns	r0, r0
 800633e:	f000 0001 	and.w	r0, r0, #1
 8006342:	2800      	cmp	r0, #0
 8006344:	f000 80c5 	beq.w	80064d2 <HAL_ADC_ConfigChannel+0x332>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006348:	4872      	ldr	r0, [pc, #456]	; (8006514 <HAL_ADC_ConfigChannel+0x374>)
 800634a:	4284      	cmp	r4, r0
 800634c:	f000 810e 	beq.w	800656c <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006350:	4871      	ldr	r0, [pc, #452]	; (8006518 <HAL_ADC_ConfigChannel+0x378>)
 8006352:	4284      	cmp	r4, r0
 8006354:	f000 812d 	beq.w	80065b2 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006358:	4870      	ldr	r0, [pc, #448]	; (800651c <HAL_ADC_ConfigChannel+0x37c>)
 800635a:	4284      	cmp	r4, r0
 800635c:	d1c9      	bne.n	80062f2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 800635e:	0249      	lsls	r1, r1, #9
 8006360:	d4c7      	bmi.n	80062f2 <HAL_ADC_ConfigChannel+0x152>
 8006362:	496b      	ldr	r1, [pc, #428]	; (8006510 <HAL_ADC_ConfigChannel+0x370>)
 8006364:	428a      	cmp	r2, r1
 8006366:	d1c4      	bne.n	80062f2 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006368:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800636a:	2000      	movs	r0, #0
 800636c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8006370:	4332      	orrs	r2, r6
 8006372:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006376:	60aa      	str	r2, [r5, #8]
}
 8006378:	e7c1      	b.n	80062fe <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800637a:	68d6      	ldr	r6, [r2, #12]
 800637c:	6948      	ldr	r0, [r1, #20]
 800637e:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8006382:	0076      	lsls	r6, r6, #1
 8006384:	fa00 f606 	lsl.w	r6, r0, r6
 8006388:	e76d      	b.n	8006266 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800638a:	2f00      	cmp	r7, #0
 800638c:	d073      	beq.n	8006476 <HAL_ADC_ConfigChannel+0x2d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638e:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8006392:	2800      	cmp	r0, #0
 8006394:	f000 80c6 	beq.w	8006524 <HAL_ADC_ConfigChannel+0x384>
  return __builtin_clz(value);
 8006398:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800639c:	3001      	adds	r0, #1
 800639e:	f000 001f 	and.w	r0, r0, #31
 80063a2:	2809      	cmp	r0, #9
 80063a4:	f240 80be 	bls.w	8006524 <HAL_ADC_ConfigChannel+0x384>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063a8:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80063ac:	2800      	cmp	r0, #0
 80063ae:	f000 8114 	beq.w	80065da <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80063b2:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80063b6:	3001      	adds	r0, #1
 80063b8:	0680      	lsls	r0, r0, #26
 80063ba:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063be:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80063c2:	2d00      	cmp	r5, #0
 80063c4:	f000 8107 	beq.w	80065d6 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80063c8:	fab5 f585 	clz	r5, r5
 80063cc:	2601      	movs	r6, #1
 80063ce:	3501      	adds	r5, #1
 80063d0:	f005 051f 	and.w	r5, r5, #31
 80063d4:	fa06 f505 	lsl.w	r5, r6, r5
 80063d8:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063da:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80063de:	2c00      	cmp	r4, #0
 80063e0:	f000 80f7 	beq.w	80065d2 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 80063e4:	fab4 f484 	clz	r4, r4
 80063e8:	f06f 061d 	mvn.w	r6, #29
 80063ec:	1c60      	adds	r0, r4, #1
 80063ee:	f000 041f 	and.w	r4, r0, #31
 80063f2:	2003      	movs	r0, #3
 80063f4:	fb10 6004 	smlabb	r0, r0, r4, r6
 80063f8:	0500      	lsls	r0, r0, #20
 80063fa:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063fe:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 8006400:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006402:	f102 0514 	add.w	r5, r2, #20
 8006406:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 8006408:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800640c:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8006410:	fa04 f700 	lsl.w	r7, r4, r0
 8006414:	5974      	ldr	r4, [r6, r5]
 8006416:	ea24 0407 	bic.w	r4, r4, r7
 800641a:	688f      	ldr	r7, [r1, #8]
 800641c:	fa07 f000 	lsl.w	r0, r7, r0
 8006420:	4320      	orrs	r0, r4
 8006422:	5170      	str	r0, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006424:	680c      	ldr	r4, [r1, #0]
}
 8006426:	e762      	b.n	80062ee <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8006428:	2002      	movs	r0, #2
}
 800642a:	b003      	add	sp, #12
 800642c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800642e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8006430:	680c      	ldr	r4, [r1, #0]
 8006432:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006436:	06a5      	lsls	r5, r4, #26
 8006438:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 800643c:	d030      	beq.n	80064a0 <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800643e:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8006440:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006444:	4285      	cmp	r5, r0
 8006446:	d026      	beq.n	8006496 <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006448:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800644a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800644e:	4285      	cmp	r5, r0
 8006450:	d02b      	beq.n	80064aa <HAL_ADC_ConfigChannel+0x30a>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006452:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8006454:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006458:	4285      	cmp	r5, r0
 800645a:	f47f af32 	bne.w	80062c2 <HAL_ADC_ConfigChannel+0x122>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800645e:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8006460:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006464:	66d0      	str	r0, [r2, #108]	; 0x6c
 8006466:	e72c      	b.n	80062c2 <HAL_ADC_ConfigChannel+0x122>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006468:	0876      	lsrs	r6, r6, #1
 800646a:	6948      	ldr	r0, [r1, #20]
 800646c:	f006 0608 	and.w	r6, r6, #8
 8006470:	fa00 f606 	lsl.w	r6, r0, r6
 8006474:	e6f7      	b.n	8006266 <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006476:	0ea4      	lsrs	r4, r4, #26
 8006478:	3401      	adds	r4, #1
 800647a:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800647e:	2e09      	cmp	r6, #9
 8006480:	d82d      	bhi.n	80064de <HAL_ADC_ConfigChannel+0x33e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006482:	06a5      	lsls	r5, r4, #26
 8006484:	2001      	movs	r0, #1
 8006486:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800648a:	40b0      	lsls	r0, r6
 800648c:	4305      	orrs	r5, r0
 800648e:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8006492:	0500      	lsls	r0, r0, #20
 8006494:	e7b3      	b.n	80063fe <HAL_ADC_ConfigChannel+0x25e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006496:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8006498:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800649c:	6650      	str	r0, [r2, #100]	; 0x64
 800649e:	e7d3      	b.n	8006448 <HAL_ADC_ConfigChannel+0x2a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80064a0:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80064a2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80064a6:	6610      	str	r0, [r2, #96]	; 0x60
 80064a8:	e7c9      	b.n	800643e <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80064aa:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80064ac:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80064b0:	6690      	str	r0, [r2, #104]	; 0x68
 80064b2:	e7ce      	b.n	8006452 <HAL_ADC_ConfigChannel+0x2b2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064b4:	4814      	ldr	r0, [pc, #80]	; (8006508 <HAL_ADC_ConfigChannel+0x368>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80064b6:	4d1a      	ldr	r5, [pc, #104]	; (8006520 <HAL_ADC_ConfigChannel+0x380>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064b8:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80064bc:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064be:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 80064c2:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80064c4:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80064c6:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80064ca:	43c0      	mvns	r0, r0
 80064cc:	f000 0001 	and.w	r0, r0, #1
 80064d0:	e737      	b.n	8006342 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80064d4:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064d6:	f042 0220 	orr.w	r2, r2, #32
 80064da:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80064dc:	e70f      	b.n	80062fe <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80064de:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80064e2:	06a5      	lsls	r5, r4, #26
 80064e4:	2401      	movs	r4, #1
 80064e6:	381e      	subs	r0, #30
 80064e8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80064ec:	fa04 f606 	lsl.w	r6, r4, r6
 80064f0:	0500      	lsls	r0, r0, #20
 80064f2:	4335      	orrs	r5, r6
 80064f4:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80064f8:	e781      	b.n	80063fe <HAL_ADC_ConfigChannel+0x25e>
 80064fa:	bf00      	nop
 80064fc:	5c001000 	.word	0x5c001000
 8006500:	000fffff 	.word	0x000fffff
 8006504:	47ff0000 	.word	0x47ff0000
 8006508:	40022000 	.word	0x40022000
 800650c:	58026300 	.word	0x58026300
 8006510:	58026000 	.word	0x58026000
 8006514:	cb840000 	.word	0xcb840000
 8006518:	c7520000 	.word	0xc7520000
 800651c:	cfb80000 	.word	0xcfb80000
 8006520:	40022300 	.word	0x40022300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006524:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8006528:	2800      	cmp	r0, #0
 800652a:	d05e      	beq.n	80065ea <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 800652c:	fab0 f080 	clz	r0, r0
 8006530:	3001      	adds	r0, #1
 8006532:	0680      	lsls	r0, r0, #26
 8006534:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006538:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800653c:	2d00      	cmp	r5, #0
 800653e:	d052      	beq.n	80065e6 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8006540:	fab5 f585 	clz	r5, r5
 8006544:	2601      	movs	r6, #1
 8006546:	3501      	adds	r5, #1
 8006548:	f005 051f 	and.w	r5, r5, #31
 800654c:	fa06 f505 	lsl.w	r5, r6, r5
 8006550:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006552:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006556:	2c00      	cmp	r4, #0
 8006558:	d042      	beq.n	80065e0 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 800655a:	fab4 f484 	clz	r4, r4
 800655e:	3401      	adds	r4, #1
 8006560:	f004 041f 	and.w	r4, r4, #31
 8006564:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006568:	0520      	lsls	r0, r4, #20
 800656a:	e748      	b.n	80063fe <HAL_ADC_ConfigChannel+0x25e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800656c:	0208      	lsls	r0, r1, #8
 800656e:	f53f aec0 	bmi.w	80062f2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006572:	491f      	ldr	r1, [pc, #124]	; (80065f0 <HAL_ADC_ConfigChannel+0x450>)
 8006574:	428a      	cmp	r2, r1
 8006576:	f47f aebc 	bne.w	80062f2 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800657a:	4a1e      	ldr	r2, [pc, #120]	; (80065f4 <HAL_ADC_ConfigChannel+0x454>)
 800657c:	481e      	ldr	r0, [pc, #120]	; (80065f8 <HAL_ADC_ConfigChannel+0x458>)
 800657e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006580:	68a9      	ldr	r1, [r5, #8]
 8006582:	0992      	lsrs	r2, r2, #6
 8006584:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006588:	fba0 0202 	umull	r0, r2, r0, r2
 800658c:	4331      	orrs	r1, r6
 800658e:	0992      	lsrs	r2, r2, #6
 8006590:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8006594:	3201      	adds	r2, #1
 8006596:	60a9      	str	r1, [r5, #8]
 8006598:	0052      	lsls	r2, r2, #1
 800659a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800659c:	9a01      	ldr	r2, [sp, #4]
 800659e:	2a00      	cmp	r2, #0
 80065a0:	f43f aea7 	beq.w	80062f2 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 80065a4:	9a01      	ldr	r2, [sp, #4]
 80065a6:	3a01      	subs	r2, #1
 80065a8:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80065aa:	9a01      	ldr	r2, [sp, #4]
 80065ac:	2a00      	cmp	r2, #0
 80065ae:	d1f9      	bne.n	80065a4 <HAL_ADC_ConfigChannel+0x404>
 80065b0:	e69f      	b.n	80062f2 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80065b2:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 80065b6:	f47f ae9c 	bne.w	80062f2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80065ba:	490d      	ldr	r1, [pc, #52]	; (80065f0 <HAL_ADC_ConfigChannel+0x450>)
 80065bc:	428a      	cmp	r2, r1
 80065be:	f47f ae98 	bne.w	80062f2 <HAL_ADC_ConfigChannel+0x152>
 80065c2:	68aa      	ldr	r2, [r5, #8]
 80065c4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80065c8:	4332      	orrs	r2, r6
 80065ca:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80065ce:	60aa      	str	r2, [r5, #8]
}
 80065d0:	e695      	b.n	80062fe <HAL_ADC_ConfigChannel+0x15e>
 80065d2:	480a      	ldr	r0, [pc, #40]	; (80065fc <HAL_ADC_ConfigChannel+0x45c>)
 80065d4:	e713      	b.n	80063fe <HAL_ADC_ConfigChannel+0x25e>
 80065d6:	2502      	movs	r5, #2
 80065d8:	e6fe      	b.n	80063d8 <HAL_ADC_ConfigChannel+0x238>
 80065da:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80065de:	e6ee      	b.n	80063be <HAL_ADC_ConfigChannel+0x21e>
 80065e0:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80065e4:	e70b      	b.n	80063fe <HAL_ADC_ConfigChannel+0x25e>
 80065e6:	2502      	movs	r5, #2
 80065e8:	e7b2      	b.n	8006550 <HAL_ADC_ConfigChannel+0x3b0>
 80065ea:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80065ee:	e7a3      	b.n	8006538 <HAL_ADC_ConfigChannel+0x398>
 80065f0:	58026000 	.word	0x58026000
 80065f4:	24000310 	.word	0x24000310
 80065f8:	053e2d63 	.word	0x053e2d63
 80065fc:	fe500000 	.word	0xfe500000

08006600 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8006600:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8006604:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006606:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8006608:	2a01      	cmp	r2, #1
 800660a:	f000 80f3 	beq.w	80067f4 <HAL_ADC_AnalogWDGConfig+0x1f4>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800660e:	681a      	ldr	r2, [r3, #0]
{
 8006610:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 8006612:	2401      	movs	r4, #1
 8006614:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006618:	6894      	ldr	r4, [r2, #8]
 800661a:	0765      	lsls	r5, r4, #29
 800661c:	d428      	bmi.n	8006670 <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800661e:	6894      	ldr	r4, [r2, #8]
 8006620:	0724      	lsls	r4, r4, #28
 8006622:	d426      	bmi.n	8006672 <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006624:	680c      	ldr	r4, [r1, #0]
 8006626:	4db8      	ldr	r5, [pc, #736]	; (8006908 <HAL_ADC_AnalogWDGConfig+0x308>)
 8006628:	42ac      	cmp	r4, r5
 800662a:	f000 80a0 	beq.w	800676e <HAL_ADC_AnalogWDGConfig+0x16e>
      switch (AnalogWDGConfig->WatchdogMode)
 800662e:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8006632:	d02e      	beq.n	8006692 <HAL_ADC_AnalogWDGConfig+0x92>
 8006634:	d827      	bhi.n	8006686 <HAL_ADC_AnalogWDGConfig+0x86>
 8006636:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 800663a:	d02a      	beq.n	8006692 <HAL_ADC_AnalogWDGConfig+0x92>
 800663c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006640:	d027      	beq.n	8006692 <HAL_ADC_AnalogWDGConfig+0x92>
 8006642:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8006646:	d024      	beq.n	8006692 <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8006648:	f004 0001 	and.w	r0, r4, #1
 800664c:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 8006650:	4eae      	ldr	r6, [pc, #696]	; (800690c <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8006652:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 8006656:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8006658:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 800665c:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 8006660:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8006664:	ea24 0406 	bic.w	r4, r4, r6
 8006668:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800666c:	680c      	ldr	r4, [r1, #0]
}
 800666e:	e023      	b.n	80066b8 <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006670:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006672:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006674:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006676:	f042 0220 	orr.w	r2, r2, #32
 800667a:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800667c:	2200      	movs	r2, #0
 800667e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8006682:	bc70      	pop	{r4, r5, r6}
 8006684:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8006686:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800668a:	d002      	beq.n	8006692 <HAL_ADC_AnalogWDGConfig+0x92>
 800668c:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8006690:	d1da      	bne.n	8006648 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006692:	489f      	ldr	r0, [pc, #636]	; (8006910 <HAL_ADC_AnalogWDGConfig+0x310>)
 8006694:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006696:	6888      	ldr	r0, [r1, #8]
 8006698:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800669c:	f000 80cb 	beq.w	8006836 <HAL_ADC_AnalogWDGConfig+0x236>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80066a0:	2d00      	cmp	r5, #0
 80066a2:	f040 80df 	bne.w	8006864 <HAL_ADC_AnalogWDGConfig+0x264>
 80066a6:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80066aa:	2501      	movs	r5, #1
 80066ac:	4085      	lsls	r5, r0
 80066ae:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 80066b2:	4328      	orrs	r0, r5
 80066b4:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80066b8:	4896      	ldr	r0, [pc, #600]	; (8006914 <HAL_ADC_AnalogWDGConfig+0x314>)
 80066ba:	6800      	ldr	r0, [r0, #0]
 80066bc:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80066c0:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80066c4:	68d0      	ldr	r0, [r2, #12]
 80066c6:	d04b      	beq.n	8006760 <HAL_ADC_AnalogWDGConfig+0x160>
 80066c8:	f010 0f10 	tst.w	r0, #16
 80066cc:	68d0      	ldr	r0, [r2, #12]
 80066ce:	d047      	beq.n	8006760 <HAL_ADC_AnalogWDGConfig+0x160>
 80066d0:	0840      	lsrs	r0, r0, #1
 80066d2:	690d      	ldr	r5, [r1, #16]
 80066d4:	f000 0008 	and.w	r0, r0, #8
 80066d8:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80066dc:	4d8d      	ldr	r5, [pc, #564]	; (8006914 <HAL_ADC_AnalogWDGConfig+0x314>)
 80066de:	682d      	ldr	r5, [r5, #0]
 80066e0:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 80066e4:	68d5      	ldr	r5, [r2, #12]
 80066e6:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 80066ea:	d031      	beq.n	8006750 <HAL_ADC_AnalogWDGConfig+0x150>
 80066ec:	f015 0f10 	tst.w	r5, #16
 80066f0:	68d5      	ldr	r5, [r2, #12]
 80066f2:	d02d      	beq.n	8006750 <HAL_ADC_AnalogWDGConfig+0x150>
 80066f4:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 80066f8:	694d      	ldr	r5, [r1, #20]
 80066fa:	f00c 0c08 	and.w	ip, ip, #8
 80066fe:	fa05 fc0c 	lsl.w	ip, r5, ip
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006702:	4d83      	ldr	r5, [pc, #524]	; (8006910 <HAL_ADC_AnalogWDGConfig+0x310>)
 8006704:	42ac      	cmp	r4, r5
 8006706:	d077      	beq.n	80067f8 <HAL_ADC_AnalogWDGConfig+0x1f8>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8006708:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 800670c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8006710:	ea44 040c 	orr.w	r4, r4, ip
 8006714:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8006718:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 800671c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8006720:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8006722:	f44f 7400 	mov.w	r4, #512	; 0x200
 8006726:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800672a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800672c:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8006730:	6558      	str	r0, [r3, #84]	; 0x54
 8006732:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8006734:	7b09      	ldrb	r1, [r1, #12]
 8006736:	2901      	cmp	r1, #1
 8006738:	f000 808e 	beq.w	8006858 <HAL_ADC_AnalogWDGConfig+0x258>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800673c:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800673e:	2000      	movs	r0, #0
 8006740:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8006744:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8006746:	2200      	movs	r2, #0
 8006748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800674c:	bc70      	pop	{r4, r5, r6}
 800674e:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8006750:	f3c5 0c82 	ubfx	ip, r5, #2, #3
 8006754:	694d      	ldr	r5, [r1, #20]
 8006756:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800675a:	fa05 fc0c 	lsl.w	ip, r5, ip
 800675e:	e7d0      	b.n	8006702 <HAL_ADC_AnalogWDGConfig+0x102>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8006760:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8006764:	690d      	ldr	r5, [r1, #16]
 8006766:	0040      	lsls	r0, r0, #1
 8006768:	fa05 f000 	lsl.w	r0, r5, r0
 800676c:	e7b6      	b.n	80066dc <HAL_ADC_AnalogWDGConfig+0xdc>
      switch (AnalogWDGConfig->WatchdogMode)
 800676e:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8006772:	f000 80f0 	beq.w	8006956 <HAL_ADC_AnalogWDGConfig+0x356>
 8006776:	d82a      	bhi.n	80067ce <HAL_ADC_AnalogWDGConfig+0x1ce>
 8006778:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 800677c:	f000 80e0 	beq.w	8006940 <HAL_ADC_AnalogWDGConfig+0x340>
 8006780:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006784:	d118      	bne.n	80067b8 <HAL_ADC_AnalogWDGConfig+0x1b8>
  MODIFY_REG(*preg,
 8006786:	68d4      	ldr	r4, [r2, #12]
 8006788:	4863      	ldr	r0, [pc, #396]	; (8006918 <HAL_ADC_AnalogWDGConfig+0x318>)
 800678a:	4020      	ands	r0, r4
 800678c:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8006790:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8006792:	4860      	ldr	r0, [pc, #384]	; (8006914 <HAL_ADC_AnalogWDGConfig+0x314>)
 8006794:	6800      	ldr	r0, [r0, #0]
 8006796:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 800679a:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800679e:	68d0      	ldr	r0, [r2, #12]
 80067a0:	d069      	beq.n	8006876 <HAL_ADC_AnalogWDGConfig+0x276>
 80067a2:	f010 0f10 	tst.w	r0, #16
 80067a6:	690d      	ldr	r5, [r1, #16]
 80067a8:	68d0      	ldr	r0, [r2, #12]
 80067aa:	f040 8099 	bne.w	80068e0 <HAL_ADC_AnalogWDGConfig+0x2e0>
 80067ae:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80067b2:	0040      	lsls	r0, r0, #1
 80067b4:	4085      	lsls	r5, r0
 80067b6:	e063      	b.n	8006880 <HAL_ADC_AnalogWDGConfig+0x280>
      switch (AnalogWDGConfig->WatchdogMode)
 80067b8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80067bc:	f040 80b4 	bne.w	8006928 <HAL_ADC_AnalogWDGConfig+0x328>
 80067c0:	68d4      	ldr	r4, [r2, #12]
 80067c2:	4855      	ldr	r0, [pc, #340]	; (8006918 <HAL_ADC_AnalogWDGConfig+0x318>)
 80067c4:	4020      	ands	r0, r4
 80067c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80067ca:	60d0      	str	r0, [r2, #12]
}
 80067cc:	e7e1      	b.n	8006792 <HAL_ADC_AnalogWDGConfig+0x192>
 80067ce:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80067d2:	f000 80ae 	beq.w	8006932 <HAL_ADC_AnalogWDGConfig+0x332>
 80067d6:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80067da:	f040 80a5 	bne.w	8006928 <HAL_ADC_AnalogWDGConfig+0x328>
  MODIFY_REG(*preg,
 80067de:	68d5      	ldr	r5, [r2, #12]
 80067e0:	6888      	ldr	r0, [r1, #8]
 80067e2:	4c4d      	ldr	r4, [pc, #308]	; (8006918 <HAL_ADC_AnalogWDGConfig+0x318>)
 80067e4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80067e8:	402c      	ands	r4, r5
 80067ea:	4320      	orrs	r0, r4
 80067ec:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 80067f0:	60d0      	str	r0, [r2, #12]
}
 80067f2:	e7ce      	b.n	8006792 <HAL_ADC_AnalogWDGConfig+0x192>
  __HAL_LOCK(hadc);
 80067f4:	2002      	movs	r0, #2
}
 80067f6:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80067f8:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80067fc:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8006800:	ea44 040c 	orr.w	r4, r4, ip
 8006804:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8006808:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 800680c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8006810:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8006812:	f44f 7480 	mov.w	r4, #256	; 0x100
 8006816:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800681a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800681c:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8006820:	6558      	str	r0, [r3, #84]	; 0x54
 8006822:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8006824:	7b09      	ldrb	r1, [r1, #12]
 8006826:	2901      	cmp	r1, #1
 8006828:	d078      	beq.n	800691c <HAL_ADC_AnalogWDGConfig+0x31c>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800682a:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800682c:	2000      	movs	r0, #0
 800682e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006832:	6051      	str	r1, [r2, #4]
}
 8006834:	e722      	b.n	800667c <HAL_ADC_AnalogWDGConfig+0x7c>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006836:	2d00      	cmp	r5, #0
 8006838:	d05e      	beq.n	80068f8 <HAL_ADC_AnalogWDGConfig+0x2f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800683a:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800683e:	2800      	cmp	r0, #0
 8006840:	f000 8094 	beq.w	800696c <HAL_ADC_AnalogWDGConfig+0x36c>
  return __builtin_clz(value);
 8006844:	fab0 f080 	clz	r0, r0
 8006848:	2501      	movs	r5, #1
 800684a:	4085      	lsls	r5, r0
 800684c:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 8006850:	4328      	orrs	r0, r5
 8006852:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8006856:	e72f      	b.n	80066b8 <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8006858:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800685a:	2000      	movs	r0, #0
 800685c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006860:	6051      	str	r1, [r2, #4]
}
 8006862:	e70b      	b.n	800667c <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006864:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006868:	2800      	cmp	r0, #0
 800686a:	d04a      	beq.n	8006902 <HAL_ADC_AnalogWDGConfig+0x302>
  return __builtin_clz(value);
 800686c:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006870:	2501      	movs	r5, #1
 8006872:	4085      	lsls	r5, r0
 8006874:	e71b      	b.n	80066ae <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8006876:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800687a:	690d      	ldr	r5, [r1, #16]
 800687c:	0040      	lsls	r0, r0, #1
 800687e:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8006880:	4824      	ldr	r0, [pc, #144]	; (8006914 <HAL_ADC_AnalogWDGConfig+0x314>)
 8006882:	6800      	ldr	r0, [r0, #0]
 8006884:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8006888:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800688c:	68d0      	ldr	r0, [r2, #12]
 800688e:	d003      	beq.n	8006898 <HAL_ADC_AnalogWDGConfig+0x298>
 8006890:	f010 0f10 	tst.w	r0, #16
 8006894:	68d0      	ldr	r0, [r2, #12]
 8006896:	d128      	bne.n	80068ea <HAL_ADC_AnalogWDGConfig+0x2ea>
 8006898:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800689c:	694c      	ldr	r4, [r1, #20]
 800689e:	0040      	lsls	r0, r0, #1
 80068a0:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80068a4:	6a14      	ldr	r4, [r2, #32]
 80068a6:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80068aa:	4304      	orrs	r4, r0
 80068ac:	6214      	str	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80068ae:	2480      	movs	r4, #128	; 0x80
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80068b0:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80068b2:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 80068b6:	4328      	orrs	r0, r5
 80068b8:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80068ba:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80068bc:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80068c0:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068c2:	2000      	movs	r0, #0
 80068c4:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 80068c6:	7b09      	ldrb	r1, [r1, #12]
 80068c8:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80068ca:	6851      	ldr	r1, [r2, #4]
 80068cc:	bf0c      	ite	eq
 80068ce:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80068d0:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 80068d4:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80068d6:	2200      	movs	r2, #0
 80068d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80068dc:	bc70      	pop	{r4, r5, r6}
 80068de:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80068e0:	0840      	lsrs	r0, r0, #1
 80068e2:	f000 0008 	and.w	r0, r0, #8
 80068e6:	4085      	lsls	r5, r0
 80068e8:	e7ca      	b.n	8006880 <HAL_ADC_AnalogWDGConfig+0x280>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80068ea:	0840      	lsrs	r0, r0, #1
 80068ec:	694c      	ldr	r4, [r1, #20]
 80068ee:	f000 0008 	and.w	r0, r0, #8
 80068f2:	fa04 f000 	lsl.w	r0, r4, r0
 80068f6:	e7d5      	b.n	80068a4 <HAL_ADC_AnalogWDGConfig+0x2a4>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80068f8:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80068fc:	2501      	movs	r5, #1
 80068fe:	4085      	lsls	r5, r0
 8006900:	e7a4      	b.n	800684c <HAL_ADC_AnalogWDGConfig+0x24c>
 8006902:	2501      	movs	r5, #1
 8006904:	e6d3      	b.n	80066ae <HAL_ADC_AnalogWDGConfig+0xae>
 8006906:	bf00      	nop
 8006908:	7dc00000 	.word	0x7dc00000
 800690c:	7dcfffff 	.word	0x7dcfffff
 8006910:	001fffff 	.word	0x001fffff
 8006914:	5c001000 	.word	0x5c001000
 8006918:	823fffff 	.word	0x823fffff
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800691c:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800691e:	2000      	movs	r0, #0
 8006920:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006924:	6051      	str	r1, [r2, #4]
}
 8006926:	e6a9      	b.n	800667c <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8006928:	68d4      	ldr	r4, [r2, #12]
 800692a:	4811      	ldr	r0, [pc, #68]	; (8006970 <HAL_ADC_AnalogWDGConfig+0x370>)
 800692c:	4020      	ands	r0, r4
 800692e:	60d0      	str	r0, [r2, #12]
}
 8006930:	e72f      	b.n	8006792 <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8006932:	68d4      	ldr	r4, [r2, #12]
 8006934:	480e      	ldr	r0, [pc, #56]	; (8006970 <HAL_ADC_AnalogWDGConfig+0x370>)
 8006936:	4020      	ands	r0, r4
 8006938:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 800693c:	60d0      	str	r0, [r2, #12]
}
 800693e:	e728      	b.n	8006792 <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8006940:	68d5      	ldr	r5, [r2, #12]
 8006942:	6888      	ldr	r0, [r1, #8]
 8006944:	4c0a      	ldr	r4, [pc, #40]	; (8006970 <HAL_ADC_AnalogWDGConfig+0x370>)
 8006946:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800694a:	402c      	ands	r4, r5
 800694c:	4320      	orrs	r0, r4
 800694e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8006952:	60d0      	str	r0, [r2, #12]
}
 8006954:	e71d      	b.n	8006792 <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8006956:	68d5      	ldr	r5, [r2, #12]
 8006958:	6888      	ldr	r0, [r1, #8]
 800695a:	4c05      	ldr	r4, [pc, #20]	; (8006970 <HAL_ADC_AnalogWDGConfig+0x370>)
 800695c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8006960:	402c      	ands	r4, r5
 8006962:	4320      	orrs	r0, r4
 8006964:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8006968:	60d0      	str	r0, [r2, #12]
}
 800696a:	e712      	b.n	8006792 <HAL_ADC_AnalogWDGConfig+0x192>
 800696c:	2501      	movs	r5, #1
 800696e:	e76d      	b.n	800684c <HAL_ADC_AnalogWDGConfig+0x24c>
 8006970:	823fffff 	.word	0x823fffff

08006974 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006974:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800697c:	689a      	ldr	r2, [r3, #8]
{
 800697e:	b570      	push	{r4, r5, r6, lr}
 8006980:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006982:	d103      	bne.n	800698c <ADC_ConversionStop+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006984:	0712      	lsls	r2, r2, #28
 8006986:	d401      	bmi.n	800698c <ADC_ConversionStop+0x18>
  return HAL_OK;
 8006988:	2000      	movs	r0, #0
}
 800698a:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800698c:	68da      	ldr	r2, [r3, #12]
 800698e:	0196      	lsls	r6, r2, #6
 8006990:	d504      	bpl.n	800699c <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006992:	8aa0      	ldrh	r0, [r4, #20]
 8006994:	f240 1201 	movw	r2, #257	; 0x101
 8006998:	4290      	cmp	r0, r2
 800699a:	d01a      	beq.n	80069d2 <ADC_ConversionStop+0x5e>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800699c:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800699e:	689a      	ldr	r2, [r3, #8]
 80069a0:	d040      	beq.n	8006a24 <ADC_ConversionStop+0xb0>
 80069a2:	0756      	lsls	r6, r2, #29
 80069a4:	d508      	bpl.n	80069b8 <ADC_ConversionStop+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80069a6:	689a      	ldr	r2, [r3, #8]
 80069a8:	0790      	lsls	r0, r2, #30
 80069aa:	d405      	bmi.n	80069b8 <ADC_ConversionStop+0x44>
  MODIFY_REG(ADCx->CR,
 80069ac:	6898      	ldr	r0, [r3, #8]
 80069ae:	4a2d      	ldr	r2, [pc, #180]	; (8006a64 <ADC_ConversionStop+0xf0>)
 80069b0:	4002      	ands	r2, r0
 80069b2:	f042 0210 	orr.w	r2, r2, #16
 80069b6:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80069b8:	2901      	cmp	r1, #1
 80069ba:	d019      	beq.n	80069f0 <ADC_ConversionStop+0x7c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80069bc:	689a      	ldr	r2, [r3, #8]
 80069be:	0712      	lsls	r2, r2, #28
 80069c0:	d502      	bpl.n	80069c8 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80069c2:	689a      	ldr	r2, [r3, #8]
 80069c4:	0790      	lsls	r0, r2, #30
 80069c6:	d534      	bpl.n	8006a32 <ADC_ConversionStop+0xbe>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80069c8:	2903      	cmp	r1, #3
 80069ca:	bf14      	ite	ne
 80069cc:	2504      	movne	r5, #4
 80069ce:	250c      	moveq	r5, #12
 80069d0:	e00f      	b.n	80069f2 <ADC_ConversionStop+0x7e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	0650      	lsls	r0, r2, #25
 80069d6:	d406      	bmi.n	80069e6 <ADC_ConversionStop+0x72>
 80069d8:	4a23      	ldr	r2, [pc, #140]	; (8006a68 <ADC_ConversionStop+0xf4>)
 80069da:	e001      	b.n	80069e0 <ADC_ConversionStop+0x6c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80069dc:	3a01      	subs	r2, #1
 80069de:	d018      	beq.n	8006a12 <ADC_ConversionStop+0x9e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80069e0:	6819      	ldr	r1, [r3, #0]
 80069e2:	0649      	lsls	r1, r1, #25
 80069e4:	d5fa      	bpl.n	80069dc <ADC_ConversionStop+0x68>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80069e6:	2240      	movs	r2, #64	; 0x40
 80069e8:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80069ea:	689a      	ldr	r2, [r3, #8]
 80069ec:	0752      	lsls	r2, r2, #29
 80069ee:	d427      	bmi.n	8006a40 <ADC_ConversionStop+0xcc>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80069f0:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 80069f2:	f7ff f9ff 	bl	8005df4 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80069f6:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80069f8:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	421d      	tst	r5, r3
 80069fe:	d0c3      	beq.n	8006988 <ADC_ConversionStop+0x14>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006a00:	f7ff f9f8 	bl	8005df4 <HAL_GetTick>
 8006a04:	1b83      	subs	r3, r0, r6
 8006a06:	2b05      	cmp	r3, #5
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006a08:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006a0a:	d9f6      	bls.n	80069fa <ADC_ConversionStop+0x86>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006a0c:	689a      	ldr	r2, [r3, #8]
 8006a0e:	422a      	tst	r2, r5
 8006a10:	d0f3      	beq.n	80069fa <ADC_ConversionStop+0x86>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a12:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8006a14:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a16:	f043 0310 	orr.w	r3, r3, #16
 8006a1a:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a1e:	4303      	orrs	r3, r0
 8006a20:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8006a22:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006a24:	0715      	lsls	r5, r2, #28
 8006a26:	d502      	bpl.n	8006a2e <ADC_ConversionStop+0xba>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	0792      	lsls	r2, r2, #30
 8006a2c:	d513      	bpl.n	8006a56 <ADC_ConversionStop+0xe2>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006a2e:	2508      	movs	r5, #8
        break;
 8006a30:	e7df      	b.n	80069f2 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8006a32:	6898      	ldr	r0, [r3, #8]
 8006a34:	4a0b      	ldr	r2, [pc, #44]	; (8006a64 <ADC_ConversionStop+0xf0>)
 8006a36:	4002      	ands	r2, r0
 8006a38:	f042 0220 	orr.w	r2, r2, #32
 8006a3c:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8006a3e:	e7c3      	b.n	80069c8 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006a40:	689a      	ldr	r2, [r3, #8]
 8006a42:	0796      	lsls	r6, r2, #30
 8006a44:	d4d4      	bmi.n	80069f0 <ADC_ConversionStop+0x7c>
  MODIFY_REG(ADCx->CR,
 8006a46:	6899      	ldr	r1, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006a48:	2504      	movs	r5, #4
 8006a4a:	4a06      	ldr	r2, [pc, #24]	; (8006a64 <ADC_ConversionStop+0xf0>)
 8006a4c:	400a      	ands	r2, r1
 8006a4e:	f042 0210 	orr.w	r2, r2, #16
 8006a52:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006a54:	e7cd      	b.n	80069f2 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8006a56:	6899      	ldr	r1, [r3, #8]
 8006a58:	4a02      	ldr	r2, [pc, #8]	; (8006a64 <ADC_ConversionStop+0xf0>)
 8006a5a:	400a      	ands	r2, r1
 8006a5c:	f042 0220 	orr.w	r2, r2, #32
 8006a60:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8006a62:	e7e4      	b.n	8006a2e <ADC_ConversionStop+0xba>
 8006a64:	7fffffc0 	.word	0x7fffffc0
 8006a68:	000cdc00 	.word	0x000cdc00

08006a6c <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a6c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	07d1      	lsls	r1, r2, #31
 8006a72:	d501      	bpl.n	8006a78 <ADC_Enable+0xc>
  return HAL_OK;
 8006a74:	2000      	movs	r0, #0
}
 8006a76:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006a78:	6899      	ldr	r1, [r3, #8]
 8006a7a:	4a21      	ldr	r2, [pc, #132]	; (8006b00 <ADC_Enable+0x94>)
 8006a7c:	4211      	tst	r1, r2
{
 8006a7e:	b570      	push	{r4, r5, r6, lr}
 8006a80:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006a82:	d12c      	bne.n	8006ade <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8006a84:	6899      	ldr	r1, [r3, #8]
 8006a86:	4a1f      	ldr	r2, [pc, #124]	; (8006b04 <ADC_Enable+0x98>)
 8006a88:	400a      	ands	r2, r1
 8006a8a:	f042 0201 	orr.w	r2, r2, #1
 8006a8e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8006a90:	f7ff f9b0 	bl	8005df4 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	4a1c      	ldr	r2, [pc, #112]	; (8006b08 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8006a98:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d028      	beq.n	8006af0 <ADC_Enable+0x84>
 8006a9e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d024      	beq.n	8006af0 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006aa6:	4a19      	ldr	r2, [pc, #100]	; (8006b0c <ADC_Enable+0xa0>)
 8006aa8:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	07d6      	lsls	r6, r2, #31
 8006aae:	d414      	bmi.n	8006ada <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8006ab0:	4e14      	ldr	r6, [pc, #80]	; (8006b04 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ab2:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ab4:	07d0      	lsls	r0, r2, #31
 8006ab6:	d404      	bmi.n	8006ac2 <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	4032      	ands	r2, r6
 8006abc:	f042 0201 	orr.w	r2, r2, #1
 8006ac0:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006ac2:	f7ff f997 	bl	8005df4 <HAL_GetTick>
 8006ac6:	1b43      	subs	r3, r0, r5
 8006ac8:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006aca:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006acc:	d902      	bls.n	8006ad4 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	07d1      	lsls	r1, r2, #31
 8006ad2:	d504      	bpl.n	8006ade <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	07d2      	lsls	r2, r2, #31
 8006ad8:	d5eb      	bpl.n	8006ab2 <ADC_Enable+0x46>
  return HAL_OK;
 8006ada:	2000      	movs	r0, #0
}
 8006adc:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ade:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8006ae0:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ae2:	f043 0310 	orr.w	r3, r3, #16
 8006ae6:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ae8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006aea:	4303      	orrs	r3, r0
 8006aec:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8006aee:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006af0:	4a07      	ldr	r2, [pc, #28]	; (8006b10 <ADC_Enable+0xa4>)
 8006af2:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006af4:	06d2      	lsls	r2, r2, #27
 8006af6:	d0d8      	beq.n	8006aaa <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006af8:	4a06      	ldr	r2, [pc, #24]	; (8006b14 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d1d5      	bne.n	8006aaa <ADC_Enable+0x3e>
 8006afe:	e7ec      	b.n	8006ada <ADC_Enable+0x6e>
 8006b00:	8000003f 	.word	0x8000003f
 8006b04:	7fffffc0 	.word	0x7fffffc0
 8006b08:	40022000 	.word	0x40022000
 8006b0c:	58026300 	.word	0x58026300
 8006b10:	40022300 	.word	0x40022300
 8006b14:	40022100 	.word	0x40022100

08006b18 <ADC_Disable>:
{
 8006b18:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006b1a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006b1c:	689a      	ldr	r2, [r3, #8]
 8006b1e:	0795      	lsls	r5, r2, #30
 8006b20:	d502      	bpl.n	8006b28 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b22:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8006b24:	2000      	movs	r0, #0
}
 8006b26:	bd38      	pop	{r3, r4, r5, pc}
 8006b28:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006b2a:	07d4      	lsls	r4, r2, #31
 8006b2c:	d529      	bpl.n	8006b82 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006b2e:	689a      	ldr	r2, [r3, #8]
 8006b30:	4604      	mov	r4, r0
 8006b32:	f002 020d 	and.w	r2, r2, #13
 8006b36:	2a01      	cmp	r2, #1
 8006b38:	d008      	beq.n	8006b4c <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b3a:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8006b3c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b3e:	f043 0310 	orr.w	r3, r3, #16
 8006b42:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b44:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006b46:	4303      	orrs	r3, r0
 8006b48:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8006b4c:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006b4e:	2103      	movs	r1, #3
 8006b50:	4a0d      	ldr	r2, [pc, #52]	; (8006b88 <ADC_Disable+0x70>)
 8006b52:	4002      	ands	r2, r0
 8006b54:	f042 0202 	orr.w	r2, r2, #2
 8006b58:	609a      	str	r2, [r3, #8]
 8006b5a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8006b5c:	f7ff f94a 	bl	8005df4 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b60:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8006b62:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	07d9      	lsls	r1, r3, #31
 8006b68:	d50b      	bpl.n	8006b82 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006b6a:	f7ff f943 	bl	8005df4 <HAL_GetTick>
 8006b6e:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b70:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006b72:	2802      	cmp	r0, #2
 8006b74:	d902      	bls.n	8006b7c <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b76:	689a      	ldr	r2, [r3, #8]
 8006b78:	07d2      	lsls	r2, r2, #31
 8006b7a:	d4de      	bmi.n	8006b3a <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	07db      	lsls	r3, r3, #31
 8006b80:	d4f3      	bmi.n	8006b6a <ADC_Disable+0x52>
  return HAL_OK;
 8006b82:	2000      	movs	r0, #0
}
 8006b84:	bd38      	pop	{r3, r4, r5, pc}
 8006b86:	bf00      	nop
 8006b88:	7fffffc0 	.word	0x7fffffc0

08006b8c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006b8c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006b8e:	4a57      	ldr	r2, [pc, #348]	; (8006cec <ADC_ConfigureBoostMode+0x160>)
{
 8006b90:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006b92:	6803      	ldr	r3, [r0, #0]
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d026      	beq.n	8006be6 <ADC_ConfigureBoostMode+0x5a>
 8006b98:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d022      	beq.n	8006be6 <ADC_ConfigureBoostMode+0x5a>
 8006ba0:	4b53      	ldr	r3, [pc, #332]	; (8006cf0 <ADC_ConfigureBoostMode+0x164>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8006ba8:	d022      	beq.n	8006bf0 <ADC_ConfigureBoostMode+0x64>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006baa:	f004 f80d 	bl	800abc8 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8006bae:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8006bb0:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8006bb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006bb6:	f000 8088 	beq.w	8006cca <ADC_ConfigureBoostMode+0x13e>
 8006bba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006bbe:	d06c      	beq.n	8006c9a <ADC_ConfigureBoostMode+0x10e>
 8006bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bc4:	f000 8081 	beq.w	8006cca <ADC_ConfigureBoostMode+0x13e>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006bc8:	f7ff f92c 	bl	8005e24 <HAL_GetREVID>
 8006bcc:	f241 0303 	movw	r3, #4099	; 0x1003
 8006bd0:	4298      	cmp	r0, r3
 8006bd2:	d84b      	bhi.n	8006c6c <ADC_ConfigureBoostMode+0xe0>
  {
    if (freq > 20000000UL)
 8006bd4:	4b47      	ldr	r3, [pc, #284]	; (8006cf4 <ADC_ConfigureBoostMode+0x168>)
 8006bd6:	429d      	cmp	r5, r3
 8006bd8:	d92a      	bls.n	8006c30 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006bda:	6822      	ldr	r2, [r4, #0]
 8006bdc:	6893      	ldr	r3, [r2, #8]
 8006bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006be2:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006be4:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006be6:	4b44      	ldr	r3, [pc, #272]	; (8006cf8 <ADC_ConfigureBoostMode+0x16c>)
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8006bee:	d1dc      	bne.n	8006baa <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006bf0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	f005 f9bd 	bl	800bf74 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8006bfa:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006bfc:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8006bfe:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8006c02:	d06c      	beq.n	8006cde <ADC_ConfigureBoostMode+0x152>
 8006c04:	d808      	bhi.n	8006c18 <ADC_ConfigureBoostMode+0x8c>
 8006c06:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8006c0a:	d050      	beq.n	8006cae <ADC_ConfigureBoostMode+0x122>
 8006c0c:	d916      	bls.n	8006c3c <ADC_ConfigureBoostMode+0xb0>
 8006c0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c12:	d1d9      	bne.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 8006c14:	0945      	lsrs	r5, r0, #5
        break;
 8006c16:	e7d7      	b.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8006c18:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8006c1c:	d045      	beq.n	8006caa <ADC_ConfigureBoostMode+0x11e>
 8006c1e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8006c22:	d1d1      	bne.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006c24:	f7ff f8fe 	bl	8005e24 <HAL_GetREVID>
 8006c28:	f241 0303 	movw	r3, #4099	; 0x1003
 8006c2c:	4298      	cmp	r0, r3
 8006c2e:	d840      	bhi.n	8006cb2 <ADC_ConfigureBoostMode+0x126>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006c30:	6822      	ldr	r2, [r4, #0]
 8006c32:	6893      	ldr	r3, [r2, #8]
 8006c34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c38:	6093      	str	r3, [r2, #8]
}
 8006c3a:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8006c3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c40:	d006      	beq.n	8006c50 <ADC_ConfigureBoostMode+0xc4>
 8006c42:	d90a      	bls.n	8006c5a <ADC_ConfigureBoostMode+0xce>
 8006c44:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8006c48:	d002      	beq.n	8006c50 <ADC_ConfigureBoostMode+0xc4>
 8006c4a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8006c4e:	d1bb      	bne.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006c50:	0c9b      	lsrs	r3, r3, #18
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8006c58:	e7b6      	b.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8006c5a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006c5e:	d0f7      	beq.n	8006c50 <ADC_ConfigureBoostMode+0xc4>
 8006c60:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006c64:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8006c68:	d0f2      	beq.n	8006c50 <ADC_ConfigureBoostMode+0xc4>
 8006c6a:	e7ad      	b.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8006c6c:	4b23      	ldr	r3, [pc, #140]	; (8006cfc <ADC_ConfigureBoostMode+0x170>)
 8006c6e:	429d      	cmp	r5, r3
 8006c70:	d805      	bhi.n	8006c7e <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006c72:	6822      	ldr	r2, [r4, #0]
 8006c74:	6893      	ldr	r3, [r2, #8]
 8006c76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c7a:	6093      	str	r3, [r2, #8]
}
 8006c7c:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8006c7e:	4b20      	ldr	r3, [pc, #128]	; (8006d00 <ADC_ConfigureBoostMode+0x174>)
 8006c80:	429d      	cmp	r5, r3
 8006c82:	d91a      	bls.n	8006cba <ADC_ConfigureBoostMode+0x12e>
    else if (freq <= 25000000UL)
 8006c84:	4b1f      	ldr	r3, [pc, #124]	; (8006d04 <ADC_ConfigureBoostMode+0x178>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006c86:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8006c88:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006c8a:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8006c8c:	d829      	bhi.n	8006ce2 <ADC_ConfigureBoostMode+0x156>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c96:	6093      	str	r3, [r2, #8]
}
 8006c98:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8006c9a:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006c9c:	f7ff f8c2 	bl	8005e24 <HAL_GetREVID>
 8006ca0:	f241 0303 	movw	r3, #4099	; 0x1003
 8006ca4:	4298      	cmp	r0, r3
 8006ca6:	d8e1      	bhi.n	8006c6c <ADC_ConfigureBoostMode+0xe0>
 8006ca8:	e794      	b.n	8006bd4 <ADC_ConfigureBoostMode+0x48>
        freq /= 128UL;
 8006caa:	09c5      	lsrs	r5, r0, #7
        break;
 8006cac:	e78c      	b.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8006cae:	0905      	lsrs	r5, r0, #4
        break;
 8006cb0:	e78a      	b.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8006cb2:	4b12      	ldr	r3, [pc, #72]	; (8006cfc <ADC_ConfigureBoostMode+0x170>)
 8006cb4:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8006cb8:	d2db      	bcs.n	8006c72 <ADC_ConfigureBoostMode+0xe6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006cba:	6822      	ldr	r2, [r4, #0]
 8006cbc:	6893      	ldr	r3, [r2, #8]
 8006cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cc6:	6093      	str	r3, [r2, #8]
}
 8006cc8:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006cca:	0c1b      	lsrs	r3, r3, #16
 8006ccc:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006cd0:	f7ff f8a8 	bl	8005e24 <HAL_GetREVID>
 8006cd4:	f241 0303 	movw	r3, #4099	; 0x1003
 8006cd8:	4298      	cmp	r0, r3
 8006cda:	d8c7      	bhi.n	8006c6c <ADC_ConfigureBoostMode+0xe0>
 8006cdc:	e77a      	b.n	8006bd4 <ADC_ConfigureBoostMode+0x48>
        freq /= 64UL;
 8006cde:	0985      	lsrs	r5, r0, #6
        break;
 8006ce0:	e772      	b.n	8006bc8 <ADC_ConfigureBoostMode+0x3c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006ce2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006ce6:	6093      	str	r3, [r2, #8]
}
 8006ce8:	bd38      	pop	{r3, r4, r5, pc}
 8006cea:	bf00      	nop
 8006cec:	40022000 	.word	0x40022000
 8006cf0:	58026300 	.word	0x58026300
 8006cf4:	01312d00 	.word	0x01312d00
 8006cf8:	40022300 	.word	0x40022300
 8006cfc:	00bebc21 	.word	0x00bebc21
 8006d00:	017d7841 	.word	0x017d7841
 8006d04:	02faf081 	.word	0x02faf081

08006d08 <HAL_ADC_Init>:
{
 8006d08:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8006d0a:	2300      	movs	r3, #0
{
 8006d0c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8006d0e:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8006d10:	2800      	cmp	r0, #0
 8006d12:	f000 80d1 	beq.w	8006eb8 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006d16:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8006d18:	4604      	mov	r4, r0
 8006d1a:	2d00      	cmp	r5, #0
 8006d1c:	f000 80bb 	beq.w	8006e96 <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006d20:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006d22:	6893      	ldr	r3, [r2, #8]
 8006d24:	009d      	lsls	r5, r3, #2
 8006d26:	d503      	bpl.n	8006d30 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006d28:	6891      	ldr	r1, [r2, #8]
 8006d2a:	4b72      	ldr	r3, [pc, #456]	; (8006ef4 <HAL_ADC_Init+0x1ec>)
 8006d2c:	400b      	ands	r3, r1
 8006d2e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006d30:	6893      	ldr	r3, [r2, #8]
 8006d32:	00d8      	lsls	r0, r3, #3
 8006d34:	d416      	bmi.n	8006d64 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d36:	4b70      	ldr	r3, [pc, #448]	; (8006ef8 <HAL_ADC_Init+0x1f0>)
 8006d38:	4970      	ldr	r1, [pc, #448]	; (8006efc <HAL_ADC_Init+0x1f4>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8006d3c:	6890      	ldr	r0, [r2, #8]
 8006d3e:	099b      	lsrs	r3, r3, #6
 8006d40:	fba1 1303 	umull	r1, r3, r1, r3
 8006d44:	496e      	ldr	r1, [pc, #440]	; (8006f00 <HAL_ADC_Init+0x1f8>)
 8006d46:	099b      	lsrs	r3, r3, #6
 8006d48:	4001      	ands	r1, r0
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8006d50:	6091      	str	r1, [r2, #8]
 8006d52:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006d54:	9b01      	ldr	r3, [sp, #4]
 8006d56:	b12b      	cbz	r3, 8006d64 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8006d58:	9b01      	ldr	r3, [sp, #4]
 8006d5a:	3b01      	subs	r3, #1
 8006d5c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006d5e:	9b01      	ldr	r3, [sp, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1f9      	bne.n	8006d58 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006d64:	6893      	ldr	r3, [r2, #8]
 8006d66:	00d9      	lsls	r1, r3, #3
 8006d68:	d424      	bmi.n	8006db4 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d6a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006d6c:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d6e:	f043 0310 	orr.w	r3, r3, #16
 8006d72:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d76:	432b      	orrs	r3, r5
 8006d78:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006d7a:	6893      	ldr	r3, [r2, #8]
 8006d7c:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006d80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006d82:	d11d      	bne.n	8006dc0 <HAL_ADC_Init+0xb8>
 8006d84:	06db      	lsls	r3, r3, #27
 8006d86:	d41b      	bmi.n	8006dc0 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8006d88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006d8a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006d8e:	f043 0302 	orr.w	r3, r3, #2
 8006d92:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006d94:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d96:	07de      	lsls	r6, r3, #31
 8006d98:	d428      	bmi.n	8006dec <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d9a:	4b5a      	ldr	r3, [pc, #360]	; (8006f04 <HAL_ADC_Init+0x1fc>)
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d017      	beq.n	8006dd0 <HAL_ADC_Init+0xc8>
 8006da0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d013      	beq.n	8006dd0 <HAL_ADC_Init+0xc8>
 8006da8:	4b57      	ldr	r3, [pc, #348]	; (8006f08 <HAL_ADC_Init+0x200>)
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	07d9      	lsls	r1, r3, #31
 8006dae:	d41d      	bmi.n	8006dec <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006db0:	4a56      	ldr	r2, [pc, #344]	; (8006f0c <HAL_ADC_Init+0x204>)
 8006db2:	e015      	b.n	8006de0 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006db4:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006db6:	2500      	movs	r5, #0
 8006db8:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006dbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006dbe:	d0e1      	beq.n	8006d84 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dc0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8006dc2:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dc4:	f043 0310 	orr.w	r3, r3, #16
}
 8006dc8:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dca:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006dcc:	b002      	add	sp, #8
 8006dce:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006dd0:	4a4c      	ldr	r2, [pc, #304]	; (8006f04 <HAL_ADC_Init+0x1fc>)
 8006dd2:	4b4f      	ldr	r3, [pc, #316]	; (8006f10 <HAL_ADC_Init+0x208>)
 8006dd4:	6892      	ldr	r2, [r2, #8]
 8006dd6:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	07d8      	lsls	r0, r3, #31
 8006ddc:	d406      	bmi.n	8006dec <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006dde:	4a4d      	ldr	r2, [pc, #308]	; (8006f14 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006de0:	6893      	ldr	r3, [r2, #8]
 8006de2:	6861      	ldr	r1, [r4, #4]
 8006de4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006de8:	430b      	orrs	r3, r1
 8006dea:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006dec:	f7ff f81a 	bl	8005e24 <HAL_GetREVID>
 8006df0:	f241 0303 	movw	r3, #4099	; 0x1003
 8006df4:	68a1      	ldr	r1, [r4, #8]
 8006df6:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006df8:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006dfa:	d852      	bhi.n	8006ea2 <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006dfc:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006e00:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006e02:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006e04:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8006e08:	4302      	orrs	r2, r0
 8006e0a:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d103      	bne.n	8006e18 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006e10:	6a23      	ldr	r3, [r4, #32]
 8006e12:	3b01      	subs	r3, #1
 8006e14:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e1a:	b123      	cbz	r3, 8006e26 <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006e1c:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006e20:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006e22:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006e24:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006e26:	6823      	ldr	r3, [r4, #0]
 8006e28:	493b      	ldr	r1, [pc, #236]	; (8006f18 <HAL_ADC_Init+0x210>)
 8006e2a:	68d8      	ldr	r0, [r3, #12]
 8006e2c:	4001      	ands	r1, r0
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006e32:	689a      	ldr	r2, [r3, #8]
 8006e34:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006e38:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006e3a:	d11c      	bne.n	8006e76 <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006e3c:	0712      	lsls	r2, r2, #28
 8006e3e:	d41a      	bmi.n	8006e76 <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006e40:	68d8      	ldr	r0, [r3, #12]
 8006e42:	4a36      	ldr	r2, [pc, #216]	; (8006f1c <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006e44:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006e46:	4002      	ands	r2, r0
 8006e48:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8006e4c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006e4e:	430a      	orrs	r2, r1
 8006e50:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8006e52:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8006e56:	2a01      	cmp	r2, #1
 8006e58:	d03a      	beq.n	8006ed0 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006e5a:	691a      	ldr	r2, [r3, #16]
 8006e5c:	f022 0201 	bic.w	r2, r2, #1
 8006e60:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006e62:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8006e64:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006e66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e68:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006e6c:	430a      	orrs	r2, r1
 8006e6e:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8006e70:	f7ff fe8c 	bl	8006b8c <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006e74:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006e76:	68e2      	ldr	r2, [r4, #12]
 8006e78:	2a01      	cmp	r2, #1
 8006e7a:	d021      	beq.n	8006ec0 <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e7e:	f022 020f 	bic.w	r2, r2, #15
 8006e82:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006e84:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8006e86:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006e88:	f023 0303 	bic.w	r3, r3, #3
 8006e8c:	f043 0301 	orr.w	r3, r3, #1
 8006e90:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006e92:	b002      	add	sp, #8
 8006e94:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8006e96:	f7fe fb7b 	bl	8005590 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006e9a:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8006e9c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8006ea0:	e73e      	b.n	8006d20 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006ea2:	2910      	cmp	r1, #16
 8006ea4:	d1aa      	bne.n	8006dfc <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006ea6:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006ea8:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006eaa:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8006eae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	f042 021c 	orr.w	r2, r2, #28
 8006eb6:	e7a9      	b.n	8006e0c <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8006eb8:	2501      	movs	r5, #1
}
 8006eba:	4628      	mov	r0, r5
 8006ebc:	b002      	add	sp, #8
 8006ebe:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006ec0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006ec2:	69a2      	ldr	r2, [r4, #24]
 8006ec4:	f021 010f 	bic.w	r1, r1, #15
 8006ec8:	3a01      	subs	r2, #1
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	631a      	str	r2, [r3, #48]	; 0x30
 8006ece:	e7d9      	b.n	8006e84 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006ed0:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8006ed4:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8006ed6:	3901      	subs	r1, #1
 8006ed8:	6918      	ldr	r0, [r3, #16]
 8006eda:	4332      	orrs	r2, r6
 8006edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006ee0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	490e      	ldr	r1, [pc, #56]	; (8006f20 <HAL_ADC_Init+0x218>)
 8006ee6:	4001      	ands	r1, r0
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	f042 0201 	orr.w	r2, r2, #1
 8006eee:	611a      	str	r2, [r3, #16]
 8006ef0:	e7b7      	b.n	8006e62 <HAL_ADC_Init+0x15a>
 8006ef2:	bf00      	nop
 8006ef4:	5fffffc0 	.word	0x5fffffc0
 8006ef8:	24000310 	.word	0x24000310
 8006efc:	053e2d63 	.word	0x053e2d63
 8006f00:	6fffffc0 	.word	0x6fffffc0
 8006f04:	40022000 	.word	0x40022000
 8006f08:	58026000 	.word	0x58026000
 8006f0c:	58026300 	.word	0x58026300
 8006f10:	40022100 	.word	0x40022100
 8006f14:	40022300 	.word	0x40022300
 8006f18:	fff0c003 	.word	0xfff0c003
 8006f1c:	ffffbffc 	.word	0xffffbffc
 8006f20:	fc00f81e 	.word	0xfc00f81e

08006f24 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8006f24:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006f26:	2300      	movs	r3, #0
{
 8006f28:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8006f2a:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f2c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d040      	beq.n	8006fb6 <HAL_ADCEx_Calibration_Start+0x92>
 8006f34:	2301      	movs	r3, #1
 8006f36:	4604      	mov	r4, r0
 8006f38:	460e      	mov	r6, r1
 8006f3a:	4615      	mov	r5, r2
 8006f3c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006f40:	f7ff fdea 	bl	8006b18 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006f44:	b9e8      	cbnz	r0, 8006f82 <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f46:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8006f48:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 8006f4c:	4b1b      	ldr	r3, [pc, #108]	; (8006fbc <HAL_ADCEx_Calibration_Start+0x98>)
 8006f4e:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
 8006f52:	4d1b      	ldr	r5, [pc, #108]	; (8006fc0 <HAL_ADCEx_Calibration_Start+0x9c>)
 8006f54:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006f56:	4f1b      	ldr	r7, [pc, #108]	; (8006fc4 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8006f58:	f043 0302 	orr.w	r3, r3, #2
 8006f5c:	6563      	str	r3, [r4, #84]	; 0x54
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	689e      	ldr	r6, [r3, #8]
 8006f62:	4035      	ands	r5, r6
 8006f64:	4315      	orrs	r5, r2
 8006f66:	430d      	orrs	r5, r1
 8006f68:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8006f6c:	609d      	str	r5, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006f6e:	689a      	ldr	r2, [r3, #8]
 8006f70:	2a00      	cmp	r2, #0
 8006f72:	db0f      	blt.n	8006f94 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f74:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f76:	f023 0303 	bic.w	r3, r3, #3
 8006f7a:	f043 0301 	orr.w	r3, r3, #1
 8006f7e:	6563      	str	r3, [r4, #84]	; 0x54
 8006f80:	e003      	b.n	8006f8a <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f82:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006f84:	f043 0310 	orr.w	r3, r3, #16
 8006f88:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8006f90:	b003      	add	sp, #12
 8006f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8006f94:	9a01      	ldr	r2, [sp, #4]
 8006f96:	3201      	adds	r2, #1
 8006f98:	9201      	str	r2, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006f9a:	9a01      	ldr	r2, [sp, #4]
 8006f9c:	42ba      	cmp	r2, r7
 8006f9e:	d3e6      	bcc.n	8006f6e <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8006fa0:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8006fa2:	2200      	movs	r2, #0
        return HAL_ERROR;
 8006fa4:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8006fa6:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8006faa:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8006fae:	f043 0310 	orr.w	r3, r3, #16
 8006fb2:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8006fb4:	e7ec      	b.n	8006f90 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 8006fb6:	2002      	movs	r0, #2
}
 8006fb8:	b003      	add	sp, #12
 8006fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fbc:	ffffeefd 	.word	0xffffeefd
 8006fc0:	3ffeffc0 	.word	0x3ffeffc0
 8006fc4:	25c3f800 	.word	0x25c3f800

08006fc8 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006fcc:	f8d0 8000 	ldr.w	r8, [r0]
{
 8006fd0:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006fd2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8006fd6:	f015 0504 	ands.w	r5, r5, #4
 8006fda:	d117      	bne.n	800700c <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006fdc:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d012      	beq.n	800700c <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006fe6:	4b2d      	ldr	r3, [pc, #180]	; (800709c <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 8006fe8:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006fec:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006fee:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006ff0:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 8006ff2:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006ff6:	d00d      	beq.n	8007014 <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ff8:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8006ffa:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 8006ffc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007000:	f043 0320 	orr.w	r3, r3, #32
 8007004:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8007006:	b01a      	add	sp, #104	; 0x68
 8007008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800700c:	2002      	movs	r0, #2
}
 800700e:	b01a      	add	sp, #104	; 0x68
 8007010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007014:	4d22      	ldr	r5, [pc, #136]	; (80070a0 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 8007016:	460e      	mov	r6, r1
 8007018:	4617      	mov	r7, r2
 800701a:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 800701c:	f7ff fd26 	bl	8006a6c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007020:	b128      	cbz	r0, 800702e <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 8007022:	2300      	movs	r3, #0
 8007024:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007028:	b01a      	add	sp, #104	; 0x68
 800702a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 800702e:	a801      	add	r0, sp, #4
 8007030:	f7ff fd1c 	bl	8006a6c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8007034:	2800      	cmp	r0, #0
 8007036:	d1f4      	bne.n	8007022 <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8007038:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800703a:	4a1a      	ldr	r2, [pc, #104]	; (80070a4 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800703c:	4b1a      	ldr	r3, [pc, #104]	; (80070a8 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 800703e:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007040:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8007044:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007048:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 800704a:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 800704c:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800704e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007050:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007052:	4b16      	ldr	r3, [pc, #88]	; (80070ac <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 8007054:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8007056:	4b16      	ldr	r3, [pc, #88]	; (80070b0 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8007058:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800705a:	d01d      	beq.n	8007098 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 800705c:	45ac      	cmp	ip, r5
 800705e:	d01b      	beq.n	8007098 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8007060:	4914      	ldr	r1, [pc, #80]	; (80070b4 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007062:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8007064:	463b      	mov	r3, r7
 8007066:	4632      	mov	r2, r6
 8007068:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800706a:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 800706e:	2500      	movs	r5, #0
 8007070:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007074:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8007078:	f045 0510 	orr.w	r5, r5, #16
 800707c:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8007080:	f000 fef8 	bl	8007e74 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007084:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8007086:	4b0c      	ldr	r3, [pc, #48]	; (80070b8 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8007088:	6891      	ldr	r1, [r2, #8]
 800708a:	400b      	ands	r3, r1
 800708c:	f043 0304 	orr.w	r3, r3, #4
 8007090:	6093      	str	r3, [r2, #8]
}
 8007092:	b01a      	add	sp, #104	; 0x68
 8007094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007098:	4908      	ldr	r1, [pc, #32]	; (80070bc <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 800709a:	e7e2      	b.n	8007062 <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 800709c:	40022000 	.word	0x40022000
 80070a0:	40022100 	.word	0x40022100
 80070a4:	fffff0fe 	.word	0xfffff0fe
 80070a8:	08006119 	.word	0x08006119
 80070ac:	08005e89 	.word	0x08005e89
 80070b0:	08006185 	.word	0x08006185
 80070b4:	58026300 	.word	0x58026300
 80070b8:	7fffffc0 	.word	0x7fffffc0
 80070bc:	40022300 	.word	0x40022300

080070c0 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 80070c0:	b570      	push	{r4, r5, r6, lr}

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80070c2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80070c6:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d05a      	beq.n	8007182 <HAL_ADCEx_MultiModeStop_DMA+0xc2>
 80070cc:	2601      	movs	r6, #1


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80070ce:	2103      	movs	r1, #3
 80070d0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80070d2:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80070d6:	f7ff fc4d 	bl	8006974 <ADC_ConversionStop>

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80070da:	4605      	mov	r5, r0
 80070dc:	bb40      	cbnz	r0, 8007130 <HAL_ADCEx_MultiModeStop_DMA+0x70>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80070de:	4b3d      	ldr	r3, [pc, #244]	; (80071d4 <HAL_ADCEx_MultiModeStop_DMA+0x114>)
 80070e0:	6822      	ldr	r2, [r4, #0]
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80070e2:	9016      	str	r0, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80070e4:	429a      	cmp	r2, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80070e6:	9017      	str	r0, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80070e8:	d028      	beq.n	800713c <HAL_ADCEx_MultiModeStop_DMA+0x7c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070ea:	6d63      	ldr	r3, [r4, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 80070ec:	4635      	mov	r5, r6
      __HAL_UNLOCK(hadc);
 80070ee:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070f2:	f043 0320 	orr.w	r3, r3, #32
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80070f6:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070f8:	6563      	str	r3, [r4, #84]	; 0x54
}
 80070fa:	b01a      	add	sp, #104	; 0x68
 80070fc:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80070fe:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007100:	f001 f850 	bl	80081a4 <HAL_DMA_Abort>
    if (tmp_hal_status == HAL_ERROR)
 8007104:	2801      	cmp	r0, #1
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8007106:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_ERROR)
 8007108:	d053      	beq.n	80071b2 <HAL_ADCEx_MultiModeStop_DMA+0xf2>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800710a:	6822      	ldr	r2, [r4, #0]
 800710c:	6853      	ldr	r3, [r2, #4]
 800710e:	f023 0310 	bic.w	r3, r3, #16
 8007112:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8007114:	2800      	cmp	r0, #0
 8007116:	d155      	bne.n	80071c4 <HAL_ADCEx_MultiModeStop_DMA+0x104>
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 8007118:	a801      	add	r0, sp, #4
 800711a:	f7ff fcfd 	bl	8006b18 <ADC_Disable>
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 800711e:	4620      	mov	r0, r4
 8007120:	f7ff fcfa 	bl	8006b18 <ADC_Disable>
    ADC_STATE_CLR_SET(hadc->State,
 8007124:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007126:	4b2c      	ldr	r3, [pc, #176]	; (80071d8 <HAL_ADCEx_MultiModeStop_DMA+0x118>)
 8007128:	4013      	ands	r3, r2
 800712a:	f043 0301 	orr.w	r3, r3, #1
 800712e:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007130:	2300      	movs	r3, #0
}
 8007132:	4628      	mov	r0, r5
  __HAL_UNLOCK(hadc);
 8007134:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8007138:	b01a      	add	sp, #104	; 0x68
 800713a:	bd70      	pop	{r4, r5, r6, pc}
 800713c:	4b27      	ldr	r3, [pc, #156]	; (80071dc <HAL_ADCEx_MultiModeStop_DMA+0x11c>)
 800713e:	9301      	str	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8007140:	f7fe fe58 	bl	8005df4 <HAL_GetTick>
    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007144:	9b01      	ldr	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8007146:	4605      	mov	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	075b      	lsls	r3, r3, #29
 800714c:	d41d      	bmi.n	800718a <HAL_ADCEx_MultiModeStop_DMA+0xca>
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	075a      	lsls	r2, r3, #29
 8007154:	d5d3      	bpl.n	80070fe <HAL_ADCEx_MultiModeStop_DMA+0x3e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007156:	f7fe fe4d 	bl	8005df4 <HAL_GetTick>
 800715a:	1b43      	subs	r3, r0, r5
 800715c:	2b05      	cmp	r3, #5
 800715e:	d91b      	bls.n	8007198 <HAL_ADCEx_MultiModeStop_DMA+0xd8>
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007160:	9b01      	ldr	r3, [sp, #4]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	0750      	lsls	r0, r2, #29
 8007166:	d51f      	bpl.n	80071a8 <HAL_ADCEx_MultiModeStop_DMA+0xe8>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8007168:	6823      	ldr	r3, [r4, #0]
 800716a:	689b      	ldr	r3, [r3, #8]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800716c:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800716e:	2501      	movs	r5, #1
          __HAL_UNLOCK(hadc);
 8007170:	2200      	movs	r2, #0
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007172:	f043 0310 	orr.w	r3, r3, #16
}
 8007176:	4628      	mov	r0, r5
          __HAL_UNLOCK(hadc);
 8007178:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800717c:	6563      	str	r3, [r4, #84]	; 0x54
}
 800717e:	b01a      	add	sp, #104	; 0x68
 8007180:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8007182:	2502      	movs	r5, #2
}
 8007184:	4628      	mov	r0, r5
 8007186:	b01a      	add	sp, #104	; 0x68
 8007188:	bd70      	pop	{r4, r5, r6, pc}
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800718e:	f7fe fe31 	bl	8005df4 <HAL_GetTick>
 8007192:	1b43      	subs	r3, r0, r5
 8007194:	2b05      	cmp	r3, #5
 8007196:	d8e3      	bhi.n	8007160 <HAL_ADCEx_MultiModeStop_DMA+0xa0>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8007198:	6822      	ldr	r2, [r4, #0]
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800719a:	9b01      	ldr	r3, [sp, #4]
 800719c:	689b      	ldr	r3, [r3, #8]
 800719e:	f013 0f04 	tst.w	r3, #4
 80071a2:	6893      	ldr	r3, [r2, #8]
 80071a4:	d1d7      	bne.n	8007156 <HAL_ADCEx_MultiModeStop_DMA+0x96>
 80071a6:	e7d4      	b.n	8007152 <HAL_ADCEx_MultiModeStop_DMA+0x92>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80071a8:	6822      	ldr	r2, [r4, #0]
 80071aa:	6891      	ldr	r1, [r2, #8]
 80071ac:	0749      	lsls	r1, r1, #29
 80071ae:	d5f5      	bpl.n	800719c <HAL_ADCEx_MultiModeStop_DMA+0xdc>
 80071b0:	e7dc      	b.n	800716c <HAL_ADCEx_MultiModeStop_DMA+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80071b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80071b4:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80071b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071ba:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80071bc:	6853      	ldr	r3, [r2, #4]
 80071be:	f023 0310 	bic.w	r3, r3, #16
 80071c2:	6053      	str	r3, [r2, #4]
      (void) ADC_Disable(hadc);
 80071c4:	4620      	mov	r0, r4
 80071c6:	f7ff fca7 	bl	8006b18 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 80071ca:	a801      	add	r0, sp, #4
 80071cc:	f7ff fca4 	bl	8006b18 <ADC_Disable>
 80071d0:	e7a8      	b.n	8007124 <HAL_ADCEx_MultiModeStop_DMA+0x64>
 80071d2:	bf00      	nop
 80071d4:	40022000 	.word	0x40022000
 80071d8:	ffffeefe 	.word	0xffffeefe
 80071dc:	40022100 	.word	0x40022100

080071e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop

080071e4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop

080071e8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop

080071ec <HAL_ADCEx_LevelOutOfWindow3Callback>:
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop

080071f0 <HAL_ADCEx_EndOfSamplingCallback>:
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop

080071f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80071f4:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80071f6:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80071fa:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071fc:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80071fe:	2a01      	cmp	r2, #1
 8007200:	d04d      	beq.n	800729e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8007202:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007204:	4c2b      	ldr	r4, [pc, #172]	; (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007206:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8007208:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800720a:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800720c:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800720e:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8007210:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007214:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007216:	d008      	beq.n	800722a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007218:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800721a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800721e:	f041 0120 	orr.w	r1, r1, #32
 8007222:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8007224:	b01a      	add	sp, #104	; 0x68
 8007226:	bcf0      	pop	{r4, r5, r6, r7}
 8007228:	4770      	bx	lr
 800722a:	4c23      	ldr	r4, [pc, #140]	; (80072b8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 800722c:	68a2      	ldr	r2, [r4, #8]
 800722e:	0752      	lsls	r2, r2, #29
 8007230:	d50b      	bpl.n	800724a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8007232:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007234:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007236:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007238:	f042 0220 	orr.w	r2, r2, #32
 800723c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800723e:	2200      	movs	r2, #0
 8007240:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007244:	b01a      	add	sp, #104	; 0x68
 8007246:	bcf0      	pop	{r4, r5, r6, r7}
 8007248:	4770      	bx	lr
 800724a:	68a8      	ldr	r0, [r5, #8]
 800724c:	f010 0004 	ands.w	r0, r0, #4
 8007250:	d1f0      	bne.n	8007234 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007252:	b1c6      	cbz	r6, 8007286 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007254:	f8df c068 	ldr.w	ip, [pc, #104]	; 80072c0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8007258:	684f      	ldr	r7, [r1, #4]
 800725a:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800725e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007262:	433a      	orrs	r2, r7
 8007264:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007268:	68ad      	ldr	r5, [r5, #8]
 800726a:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800726c:	432a      	orrs	r2, r5
 800726e:	07d4      	lsls	r4, r2, #31
 8007270:	d413      	bmi.n	800729a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8007272:	688a      	ldr	r2, [r1, #8]
 8007274:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007278:	4316      	orrs	r6, r2
 800727a:	4a10      	ldr	r2, [pc, #64]	; (80072bc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 800727c:	400a      	ands	r2, r1
 800727e:	4316      	orrs	r6, r2
 8007280:	f8cc 6008 	str.w	r6, [ip, #8]
 8007284:	e7db      	b.n	800723e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007286:	490e      	ldr	r1, [pc, #56]	; (80072c0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8007288:	688a      	ldr	r2, [r1, #8]
 800728a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800728e:	608a      	str	r2, [r1, #8]
 8007290:	68a8      	ldr	r0, [r5, #8]
 8007292:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007294:	4302      	orrs	r2, r0
 8007296:	07d0      	lsls	r0, r2, #31
 8007298:	d505      	bpl.n	80072a6 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800729a:	2000      	movs	r0, #0
 800729c:	e7cf      	b.n	800723e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 800729e:	2002      	movs	r0, #2
}
 80072a0:	b01a      	add	sp, #104	; 0x68
 80072a2:	bcf0      	pop	{r4, r5, r6, r7}
 80072a4:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80072a6:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072a8:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80072aa:	4a04      	ldr	r2, [pc, #16]	; (80072bc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80072ac:	4022      	ands	r2, r4
 80072ae:	608a      	str	r2, [r1, #8]
 80072b0:	e7c5      	b.n	800723e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80072b2:	bf00      	nop
 80072b4:	40022000 	.word	0x40022000
 80072b8:	40022100 	.word	0x40022100
 80072bc:	fffff0e0 	.word	0xfffff0e0
 80072c0:	40022300 	.word	0x40022300

080072c4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80072c4:	4906      	ldr	r1, [pc, #24]	; (80072e0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072c6:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80072ca:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80072cc:	4b05      	ldr	r3, [pc, #20]	; (80072e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80072ce:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80072d0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072d4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80072d8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80072da:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80072dc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80072de:	4770      	bx	lr
 80072e0:	e000ed00 	.word	0xe000ed00
 80072e4:	05fa0000 	.word	0x05fa0000

080072e8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80072e8:	4b1b      	ldr	r3, [pc, #108]	; (8007358 <HAL_NVIC_SetPriority+0x70>)
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072f0:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072f2:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072f6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072fa:	f1be 0f04 	cmp.w	lr, #4
 80072fe:	bf28      	it	cs
 8007300:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007304:	f1bc 0f06 	cmp.w	ip, #6
 8007308:	d91a      	bls.n	8007340 <HAL_NVIC_SetPriority+0x58>
 800730a:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800730c:	f04f 3cff 	mov.w	ip, #4294967295
 8007310:	fa0c fc03 	lsl.w	ip, ip, r3
 8007314:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007318:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 800731c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800731e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007322:	ea21 010c 	bic.w	r1, r1, ip
 8007326:	fa01 f103 	lsl.w	r1, r1, r3
 800732a:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800732e:	db0a      	blt.n	8007346 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007330:	0109      	lsls	r1, r1, #4
 8007332:	4b0a      	ldr	r3, [pc, #40]	; (800735c <HAL_NVIC_SetPriority+0x74>)
 8007334:	b2c9      	uxtb	r1, r1
 8007336:	4403      	add	r3, r0
 8007338:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800733c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007340:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007342:	4613      	mov	r3, r2
 8007344:	e7e8      	b.n	8007318 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007346:	f000 000f 	and.w	r0, r0, #15
 800734a:	0109      	lsls	r1, r1, #4
 800734c:	4b04      	ldr	r3, [pc, #16]	; (8007360 <HAL_NVIC_SetPriority+0x78>)
 800734e:	b2c9      	uxtb	r1, r1
 8007350:	4403      	add	r3, r0
 8007352:	7619      	strb	r1, [r3, #24]
 8007354:	f85d fb04 	ldr.w	pc, [sp], #4
 8007358:	e000ed00 	.word	0xe000ed00
 800735c:	e000e100 	.word	0xe000e100
 8007360:	e000ecfc 	.word	0xe000ecfc

08007364 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8007364:	2800      	cmp	r0, #0
 8007366:	db07      	blt.n	8007378 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007368:	2301      	movs	r3, #1
 800736a:	f000 011f 	and.w	r1, r0, #31
 800736e:	4a03      	ldr	r2, [pc, #12]	; (800737c <HAL_NVIC_EnableIRQ+0x18>)
 8007370:	0940      	lsrs	r0, r0, #5
 8007372:	408b      	lsls	r3, r1
 8007374:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	e000e100 	.word	0xe000e100

08007380 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007380:	1e43      	subs	r3, r0, #1
 8007382:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007386:	d20c      	bcs.n	80073a2 <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007388:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800738c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800738e:	4906      	ldr	r1, [pc, #24]	; (80073a8 <HAL_SYSTICK_Config+0x28>)
 8007390:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007394:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007396:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007398:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800739c:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800739e:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80073a0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80073a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	e000ed00 	.word	0xe000ed00

080073ac <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80073ac:	b188      	cbz	r0, 80073d2 <HAL_DAC_Init+0x26>
{
 80073ae:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80073b0:	7903      	ldrb	r3, [r0, #4]
 80073b2:	4604      	mov	r4, r0
 80073b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80073b8:	b13b      	cbz	r3, 80073ca <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80073ba:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80073bc:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80073be:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80073c0:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80073c2:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80073c4:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80073c6:	7122      	strb	r2, [r4, #4]
}
 80073c8:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80073ca:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80073cc:	f7fe f988 	bl	80056e0 <HAL_DAC_MspInit>
 80073d0:	e7f3      	b.n	80073ba <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 80073d2:	2001      	movs	r0, #1
}
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop

080073d8 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80073d8:	7942      	ldrb	r2, [r0, #5]
 80073da:	2a01      	cmp	r2, #1
 80073dc:	d02e      	beq.n	800743c <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80073de:	4603      	mov	r3, r0
 80073e0:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80073e4:	6800      	ldr	r0, [r0, #0]
 80073e6:	2201      	movs	r2, #1
{
 80073e8:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 80073ea:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 80073ee:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 80073f2:	6804      	ldr	r4, [r0, #0]
 80073f4:	fa02 f20e 	lsl.w	r2, r2, lr
 80073f8:	4322      	orrs	r2, r4
 80073fa:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80073fc:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 80073fe:	b969      	cbnz	r1, 800741c <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007400:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8007404:	4562      	cmp	r2, ip
 8007406:	d103      	bne.n	8007410 <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007408:	6842      	ldr	r2, [r0, #4]
 800740a:	f042 0201 	orr.w	r2, r2, #1
 800740e:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007410:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8007412:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8007414:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8007416:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8007418:	715a      	strb	r2, [r3, #5]
}
 800741a:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800741c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007420:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8007424:	4562      	cmp	r2, ip
 8007426:	d1f3      	bne.n	8007410 <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007428:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 800742a:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800742c:	f042 0202 	orr.w	r2, r2, #2
 8007430:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8007432:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8007434:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 8007436:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8007438:	715a      	strb	r2, [r3, #5]
}
 800743a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 800743c:	2002      	movs	r0, #2
}
 800743e:	4770      	bx	lr

08007440 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007442:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007444:	7940      	ldrb	r0, [r0, #5]
{
 8007446:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8007448:	2801      	cmp	r0, #1
 800744a:	d053      	beq.n	80074f4 <HAL_DAC_Start_DMA+0xb4>
 800744c:	460d      	mov	r5, r1
 800744e:	4611      	mov	r1, r2
 8007450:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007452:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 8007454:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8007456:	2202      	movs	r2, #2
 8007458:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 800745a:	bb3d      	cbnz	r5, 80074ac <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800745c:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 800745e:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007460:	4a37      	ldr	r2, [pc, #220]	; (8007540 <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007462:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007548 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007466:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007468:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800746a:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800746e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007472:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 800754c <HAL_DAC_Start_DMA+0x10c>
 8007476:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800747a:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 800747c:	d042      	beq.n	8007504 <HAL_DAC_Start_DMA+0xc4>
 800747e:	2f08      	cmp	r7, #8
 8007480:	d03d      	beq.n	80074fe <HAL_DAC_Start_DMA+0xbe>
 8007482:	2f00      	cmp	r7, #0
 8007484:	d038      	beq.n	80074f8 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007486:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007488:	6837      	ldr	r7, [r6, #0]
 800748a:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 800748e:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007490:	f000 fcf0 	bl	8007e74 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007494:	2300      	movs	r3, #0
 8007496:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8007498:	bb38      	cbnz	r0, 80074ea <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	f005 0110 	and.w	r1, r5, #16
 80074a0:	2501      	movs	r5, #1
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	408d      	lsls	r5, r1
 80074a6:	4315      	orrs	r5, r2
 80074a8:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80074aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80074ac:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 80074ae:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80074b0:	4a24      	ldr	r2, [pc, #144]	; (8007544 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80074b2:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8007550 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80074b6:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80074b8:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80074ba:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80074be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80074c2:	f8df c090 	ldr.w	ip, [pc, #144]	; 8007554 <HAL_DAC_Start_DMA+0x114>
 80074c6:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80074ca:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 80074cc:	d02f      	beq.n	800752e <HAL_DAC_Start_DMA+0xee>
 80074ce:	2f08      	cmp	r7, #8
 80074d0:	d024      	beq.n	800751c <HAL_DAC_Start_DMA+0xdc>
 80074d2:	b1d7      	cbz	r7, 800750a <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80074d4:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80074d6:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80074d8:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80074dc:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80074de:	f000 fcc9 	bl	8007e74 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80074e2:	2300      	movs	r3, #0
 80074e4:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d0d7      	beq.n	800749a <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80074ea:	6923      	ldr	r3, [r4, #16]
 80074ec:	f043 0304 	orr.w	r3, r3, #4
 80074f0:	6123      	str	r3, [r4, #16]
}
 80074f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 80074f4:	2002      	movs	r0, #2
}
 80074f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80074f8:	f106 0208 	add.w	r2, r6, #8
        break;
 80074fc:	e7c4      	b.n	8007488 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80074fe:	f106 0210 	add.w	r2, r6, #16
        break;
 8007502:	e7c1      	b.n	8007488 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007504:	f106 020c 	add.w	r2, r6, #12
        break;
 8007508:	e7be      	b.n	8007488 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800750a:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800750c:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007510:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8007514:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007516:	f000 fcad 	bl	8007e74 <HAL_DMA_Start_IT>
 800751a:	e7e2      	b.n	80074e2 <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800751c:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800751e:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007522:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8007526:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007528:	f000 fca4 	bl	8007e74 <HAL_DMA_Start_IT>
 800752c:	e7d9      	b.n	80074e2 <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800752e:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007530:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007534:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8007538:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800753a:	f000 fc9b 	bl	8007e74 <HAL_DMA_Start_IT>
 800753e:	e7d0      	b.n	80074e2 <HAL_DAC_Start_DMA+0xa2>
 8007540:	08007589 	.word	0x08007589
 8007544:	0800778d 	.word	0x0800778d
 8007548:	08007599 	.word	0x08007599
 800754c:	080075a9 	.word	0x080075a9
 8007550:	080077a1 	.word	0x080077a1
 8007554:	080077b1 	.word	0x080077b1

08007558 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007558:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800755a:	6800      	ldr	r0, [r0, #0]
{
 800755c:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800755e:	2400      	movs	r4, #0
 8007560:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8007562:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8007564:	b951      	cbnz	r1, 800757c <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007566:	9901      	ldr	r1, [sp, #4]
 8007568:	3108      	adds	r1, #8
 800756a:	440a      	add	r2, r1
 800756c:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800756e:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8007570:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8007572:	6013      	str	r3, [r2, #0]
}
 8007574:	b003      	add	sp, #12
 8007576:	f85d 4b04 	ldr.w	r4, [sp], #4
 800757a:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800757c:	9901      	ldr	r1, [sp, #4]
 800757e:	3114      	adds	r1, #20
 8007580:	440a      	add	r2, r1
 8007582:	9201      	str	r2, [sp, #4]
 8007584:	e7f3      	b.n	800756e <HAL_DAC_SetValue+0x16>
 8007586:	bf00      	nop

08007588 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007588:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800758a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800758c:	4620      	mov	r0, r4
 800758e:	f7fc fb3f 	bl	8003c10 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007592:	2301      	movs	r3, #1
 8007594:	7123      	strb	r3, [r4, #4]
}
 8007596:	bd10      	pop	{r4, pc}

08007598 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007598:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800759a:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800759c:	f7fc fb40 	bl	8003c20 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80075a0:	bd08      	pop	{r3, pc}
 80075a2:	bf00      	nop

080075a4 <HAL_DAC_ErrorCallbackCh1>:
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop

080075a8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80075a8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075aa:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80075ac:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80075ae:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80075b0:	f043 0304 	orr.w	r3, r3, #4
 80075b4:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 80075b6:	f7ff fff5 	bl	80075a4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80075ba:	2301      	movs	r3, #1
 80075bc:	7123      	strb	r3, [r4, #4]
}
 80075be:	bd10      	pop	{r4, pc}

080075c0 <HAL_DAC_DMAUnderrunCallbackCh1>:
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop

080075c4 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80075c4:	6803      	ldr	r3, [r0, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	0491      	lsls	r1, r2, #18
{
 80075ca:	b510      	push	{r4, lr}
 80075cc:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80075ce:	d502      	bpl.n	80075d6 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80075d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075d2:	0492      	lsls	r2, r2, #18
 80075d4:	d418      	bmi.n	8007608 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	0091      	lsls	r1, r2, #2
 80075da:	d502      	bpl.n	80075e2 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80075dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075de:	0092      	lsls	r2, r2, #2
 80075e0:	d400      	bmi.n	80075e4 <HAL_DAC_IRQHandler+0x20>
}
 80075e2:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 80075e4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80075e6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80075ea:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 80075ec:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80075ee:	6922      	ldr	r2, [r4, #16]
 80075f0:	f042 0202 	orr.w	r2, r2, #2
 80075f4:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80075f6:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 80075fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007602:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007604:	f000 b8e0 	b.w	80077c8 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8007608:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800760a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 800760e:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007610:	6902      	ldr	r2, [r0, #16]
 8007612:	f042 0201 	orr.w	r2, r2, #1
 8007616:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007618:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007620:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007622:	f7ff ffcd 	bl	80075c0 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007626:	6823      	ldr	r3, [r4, #0]
 8007628:	e7d5      	b.n	80075d6 <HAL_DAC_IRQHandler+0x12>
 800762a:	bf00      	nop

0800762c <HAL_DAC_ConfigChannel>:
{
 800762c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8007630:	7943      	ldrb	r3, [r0, #5]
{
 8007632:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007634:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8007636:	2b01      	cmp	r3, #1
 8007638:	f000 8098 	beq.w	800776c <HAL_DAC_ConfigChannel+0x140>
 800763c:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800763e:	2904      	cmp	r1, #4
 8007640:	4605      	mov	r5, r0
 8007642:	4614      	mov	r4, r2
  __HAL_LOCK(hdac);
 8007644:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8007646:	f04f 0302 	mov.w	r3, #2
 800764a:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800764c:	d045      	beq.n	80076da <HAL_DAC_ConfigChannel+0xae>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800764e:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8007652:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007654:	6933      	ldr	r3, [r6, #16]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d108      	bne.n	800766c <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800765a:	241f      	movs	r4, #31
    tmpreg1 = hdac->Instance->CCR;
 800765c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800765e:	4094      	lsls	r4, r2
 8007660:	ea23 0404 	bic.w	r4, r3, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007664:	6973      	ldr	r3, [r6, #20]
 8007666:	4093      	lsls	r3, r2
 8007668:	4323      	orrs	r3, r4
    hdac->Instance->CCR = tmpreg1;
 800766a:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800766c:	2407      	movs	r4, #7
 800766e:	fa04 f302 	lsl.w	r3, r4, r2
  tmpreg1 = hdac->Instance->MCR;
 8007672:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007674:	ea24 0403 	bic.w	r4, r4, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007678:	e9d6 7302 	ldrd	r7, r3, [r6, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800767c:	2b01      	cmp	r3, #1
 800767e:	d028      	beq.n	80076d2 <HAL_DAC_ConfigChannel+0xa6>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007680:	2b02      	cmp	r3, #2
 8007682:	d028      	beq.n	80076d6 <HAL_DAC_ConfigChannel+0xaa>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007684:	fab7 f387 	clz	r3, r7
 8007688:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800768a:	433b      	orrs	r3, r7
 800768c:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800768e:	6871      	ldr	r1, [r6, #4]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007690:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007692:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007694:	4323      	orrs	r3, r4
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007696:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 800769a:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800769c:	4094      	lsls	r4, r2
 800769e:	6803      	ldr	r3, [r0, #0]
 80076a0:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80076a4:	f640 74fe 	movw	r4, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80076a8:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80076aa:	4094      	lsls	r4, r2
  tmpreg1 = hdac->Instance->CR;
 80076ac:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80076ae:	ea23 0304 	bic.w	r3, r3, r4
  hdac->State = HAL_DAC_STATE_READY;
 80076b2:	2401      	movs	r4, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80076b4:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80076b6:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 80076b8:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80076ba:	fa01 f302 	lsl.w	r3, r1, r2
 80076be:	6802      	ldr	r2, [r0, #0]
  __HAL_UNLOCK(hdac);
 80076c0:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80076c2:	ea22 0203 	bic.w	r2, r2, r3
 80076c6:	6002      	str	r2, [r0, #0]
  return HAL_OK;
 80076c8:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 80076ca:	712c      	strb	r4, [r5, #4]
  __HAL_UNLOCK(hdac);
 80076cc:	7169      	strb	r1, [r5, #5]
}
 80076ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 80076d2:	2300      	movs	r3, #0
 80076d4:	e7d9      	b.n	800768a <HAL_DAC_ConfigChannel+0x5e>
    connectOnChip = DAC_MCR_MODE1_0;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e7d7      	b.n	800768a <HAL_DAC_ConfigChannel+0x5e>
    tickstart = HAL_GetTick();
 80076da:	f7fe fb8b 	bl	8005df4 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80076de:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80076e0:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80076e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 80076e4:	bb1c      	cbnz	r4, 800772e <HAL_DAC_ConfigChannel+0x102>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80076e6:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8007784 <HAL_DAC_ConfigChannel+0x158>
 80076ea:	ea13 0f08 	tst.w	r3, r8
 80076ee:	d00d      	beq.n	800770c <HAL_DAC_ConfigChannel+0xe0>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80076f0:	f7fe fb80 	bl	8005df4 <HAL_GetTick>
 80076f4:	1bc3      	subs	r3, r0, r7
 80076f6:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80076f8:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80076fa:	d903      	bls.n	8007704 <HAL_DAC_ConfigChannel+0xd8>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80076fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076fe:	ea12 0f08 	tst.w	r2, r8
 8007702:	d136      	bne.n	8007772 <HAL_DAC_ConfigChannel+0x146>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007706:	ea13 0f08 	tst.w	r3, r8
 800770a:	d1f1      	bne.n	80076f0 <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 800770c:	2001      	movs	r0, #1
 800770e:	f7fe fb77 	bl	8005e00 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007712:	6828      	ldr	r0, [r5, #0]
 8007714:	69b3      	ldr	r3, [r6, #24]
 8007716:	6403      	str	r3, [r0, #64]	; 0x40
 8007718:	e011      	b.n	800773e <HAL_DAC_ConfigChannel+0x112>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800771a:	f7fe fb6b 	bl	8005df4 <HAL_GetTick>
 800771e:	1bc3      	subs	r3, r0, r7
 8007720:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007722:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007724:	d902      	bls.n	800772c <HAL_DAC_ConfigChannel+0x100>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007728:	2a00      	cmp	r2, #0
 800772a:	db22      	blt.n	8007772 <HAL_DAC_ConfigChannel+0x146>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800772c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800772e:	2b00      	cmp	r3, #0
 8007730:	dbf3      	blt.n	800771a <HAL_DAC_ConfigChannel+0xee>
      HAL_Delay(1U);
 8007732:	2001      	movs	r0, #1
 8007734:	f7fe fb64 	bl	8005e00 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007738:	6828      	ldr	r0, [r5, #0]
 800773a:	69b3      	ldr	r3, [r6, #24]
 800773c:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800773e:	f004 0210 	and.w	r2, r4, #16
 8007742:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8007746:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8007748:	4091      	lsls	r1, r2
 800774a:	ea23 0301 	bic.w	r3, r3, r1
 800774e:	69f1      	ldr	r1, [r6, #28]
 8007750:	4091      	lsls	r1, r2
 8007752:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007754:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007756:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007758:	4091      	lsls	r1, r2
 800775a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800775c:	ea23 0301 	bic.w	r3, r3, r1
 8007760:	6a31      	ldr	r1, [r6, #32]
 8007762:	4091      	lsls	r1, r2
 8007764:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007766:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007768:	64c3      	str	r3, [r0, #76]	; 0x4c
 800776a:	e773      	b.n	8007654 <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 800776c:	2002      	movs	r0, #2
}
 800776e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007772:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007774:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007776:	f043 0308 	orr.w	r3, r3, #8
            return HAL_TIMEOUT;
 800777a:	4610      	mov	r0, r2
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800777c:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800777e:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 8007780:	e7a5      	b.n	80076ce <HAL_DAC_ConfigChannel+0xa2>
 8007782:	bf00      	nop
 8007784:	20008000 	.word	0x20008000

08007788 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop

0800778c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800778c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800778e:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8007790:	4620      	mov	r0, r4
 8007792:	f7ff fff9 	bl	8007788 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007796:	2301      	movs	r3, #1
 8007798:	7123      	strb	r3, [r4, #4]
}
 800779a:	bd10      	pop	{r4, pc}

0800779c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop

080077a0 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80077a0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80077a2:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80077a4:	f7ff fffa 	bl	800779c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80077a8:	bd08      	pop	{r3, pc}
 80077aa:	bf00      	nop

080077ac <HAL_DACEx_ErrorCallbackCh2>:
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop

080077b0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80077b0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077b2:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80077b4:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80077b6:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80077b8:	f043 0304 	orr.w	r3, r3, #4
 80077bc:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80077be:	f7ff fff5 	bl	80077ac <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80077c2:	2301      	movs	r3, #1
 80077c4:	7123      	strb	r3, [r4, #4]
}
 80077c6:	bd10      	pop	{r4, pc}

080077c8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop

080077cc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80077cc:	6802      	ldr	r2, [r0, #0]
 80077ce:	4b34      	ldr	r3, [pc, #208]	; (80078a0 <DMA_CalcBaseAndBitshift+0xd4>)
 80077d0:	4934      	ldr	r1, [pc, #208]	; (80078a4 <DMA_CalcBaseAndBitshift+0xd8>)
{
 80077d2:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80077d4:	4d34      	ldr	r5, [pc, #208]	; (80078a8 <DMA_CalcBaseAndBitshift+0xdc>)
 80077d6:	4c35      	ldr	r4, [pc, #212]	; (80078ac <DMA_CalcBaseAndBitshift+0xe0>)
 80077d8:	42aa      	cmp	r2, r5
 80077da:	bf18      	it	ne
 80077dc:	429a      	cmpne	r2, r3
 80077de:	bf0c      	ite	eq
 80077e0:	2301      	moveq	r3, #1
 80077e2:	2300      	movne	r3, #0
 80077e4:	428a      	cmp	r2, r1
 80077e6:	bf08      	it	eq
 80077e8:	f043 0301 	orreq.w	r3, r3, #1
 80077ec:	3130      	adds	r1, #48	; 0x30
 80077ee:	42a2      	cmp	r2, r4
 80077f0:	bf08      	it	eq
 80077f2:	f043 0301 	orreq.w	r3, r3, #1
 80077f6:	3430      	adds	r4, #48	; 0x30
 80077f8:	428a      	cmp	r2, r1
 80077fa:	bf08      	it	eq
 80077fc:	f043 0301 	orreq.w	r3, r3, #1
 8007800:	3130      	adds	r1, #48	; 0x30
 8007802:	42a2      	cmp	r2, r4
 8007804:	bf08      	it	eq
 8007806:	f043 0301 	orreq.w	r3, r3, #1
 800780a:	3430      	adds	r4, #48	; 0x30
 800780c:	428a      	cmp	r2, r1
 800780e:	bf08      	it	eq
 8007810:	f043 0301 	orreq.w	r3, r3, #1
 8007814:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8007818:	42a2      	cmp	r2, r4
 800781a:	bf08      	it	eq
 800781c:	f043 0301 	orreq.w	r3, r3, #1
 8007820:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8007824:	428a      	cmp	r2, r1
 8007826:	bf08      	it	eq
 8007828:	f043 0301 	orreq.w	r3, r3, #1
 800782c:	3130      	adds	r1, #48	; 0x30
 800782e:	42a2      	cmp	r2, r4
 8007830:	bf08      	it	eq
 8007832:	f043 0301 	orreq.w	r3, r3, #1
 8007836:	3430      	adds	r4, #48	; 0x30
 8007838:	428a      	cmp	r2, r1
 800783a:	bf08      	it	eq
 800783c:	f043 0301 	orreq.w	r3, r3, #1
 8007840:	3130      	adds	r1, #48	; 0x30
 8007842:	42a2      	cmp	r2, r4
 8007844:	bf08      	it	eq
 8007846:	f043 0301 	orreq.w	r3, r3, #1
 800784a:	3430      	adds	r4, #48	; 0x30
 800784c:	428a      	cmp	r2, r1
 800784e:	bf08      	it	eq
 8007850:	f043 0301 	orreq.w	r3, r3, #1
 8007854:	3130      	adds	r1, #48	; 0x30
 8007856:	42a2      	cmp	r2, r4
 8007858:	bf08      	it	eq
 800785a:	f043 0301 	orreq.w	r3, r3, #1
 800785e:	428a      	cmp	r2, r1
 8007860:	bf08      	it	eq
 8007862:	f043 0301 	orreq.w	r3, r3, #1
 8007866:	b913      	cbnz	r3, 800786e <DMA_CalcBaseAndBitshift+0xa2>
 8007868:	4b11      	ldr	r3, [pc, #68]	; (80078b0 <DMA_CalcBaseAndBitshift+0xe4>)
 800786a:	429a      	cmp	r2, r3
 800786c:	d113      	bne.n	8007896 <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800786e:	b2d3      	uxtb	r3, r2
 8007870:	4910      	ldr	r1, [pc, #64]	; (80078b4 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007872:	4c11      	ldr	r4, [pc, #68]	; (80078b8 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007874:	3b10      	subs	r3, #16
 8007876:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 800787a:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800787c:	4b0f      	ldr	r3, [pc, #60]	; (80078bc <DMA_CalcBaseAndBitshift+0xf0>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800787e:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007882:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007886:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007888:	bf88      	it	hi
 800788a:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800788c:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800788e:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8007890:	4618      	mov	r0, r3
 8007892:	bc30      	pop	{r4, r5}
 8007894:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007896:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 800789a:	6583      	str	r3, [r0, #88]	; 0x58
 800789c:	e7f8      	b.n	8007890 <DMA_CalcBaseAndBitshift+0xc4>
 800789e:	bf00      	nop
 80078a0:	40020010 	.word	0x40020010
 80078a4:	40020040 	.word	0x40020040
 80078a8:	40020028 	.word	0x40020028
 80078ac:	40020058 	.word	0x40020058
 80078b0:	400204b8 	.word	0x400204b8
 80078b4:	aaaaaaab 	.word	0xaaaaaaab
 80078b8:	0801b344 	.word	0x0801b344
 80078bc:	fffffc00 	.word	0xfffffc00

080078c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80078c0:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80078c2:	4a29      	ldr	r2, [pc, #164]	; (8007968 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 80078c4:	4929      	ldr	r1, [pc, #164]	; (800796c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 80078c6:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80078c8:	4d29      	ldr	r5, [pc, #164]	; (8007970 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 80078ca:	4c2a      	ldr	r4, [pc, #168]	; (8007974 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 80078cc:	42ab      	cmp	r3, r5
 80078ce:	bf18      	it	ne
 80078d0:	4293      	cmpne	r3, r2
 80078d2:	bf0c      	ite	eq
 80078d4:	2201      	moveq	r2, #1
 80078d6:	2200      	movne	r2, #0
 80078d8:	428b      	cmp	r3, r1
 80078da:	bf08      	it	eq
 80078dc:	f042 0201 	orreq.w	r2, r2, #1
 80078e0:	3128      	adds	r1, #40	; 0x28
 80078e2:	42a3      	cmp	r3, r4
 80078e4:	bf08      	it	eq
 80078e6:	f042 0201 	orreq.w	r2, r2, #1
 80078ea:	3428      	adds	r4, #40	; 0x28
 80078ec:	428b      	cmp	r3, r1
 80078ee:	bf08      	it	eq
 80078f0:	f042 0201 	orreq.w	r2, r2, #1
 80078f4:	3128      	adds	r1, #40	; 0x28
 80078f6:	42a3      	cmp	r3, r4
 80078f8:	bf08      	it	eq
 80078fa:	f042 0201 	orreq.w	r2, r2, #1
 80078fe:	428b      	cmp	r3, r1
 8007900:	bf08      	it	eq
 8007902:	f042 0201 	orreq.w	r2, r2, #1
 8007906:	b912      	cbnz	r2, 800790e <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8007908:	4a1b      	ldr	r2, [pc, #108]	; (8007978 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d113      	bne.n	8007936 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800790e:	b2db      	uxtb	r3, r3
 8007910:	4c1a      	ldr	r4, [pc, #104]	; (800797c <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007912:	4a1b      	ldr	r2, [pc, #108]	; (8007980 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007914:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007916:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007918:	4d1a      	ldr	r5, [pc, #104]	; (8007984 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800791a:	fba4 4303 	umull	r4, r3, r4, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800791e:	6645      	str	r5, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007920:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007924:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007928:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800792a:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800792e:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007930:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007932:	bc30      	pop	{r4, r5}
 8007934:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007936:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007938:	4913      	ldr	r1, [pc, #76]	; (8007988 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800793a:	4c14      	ldr	r4, [pc, #80]	; (800798c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800793c:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800793e:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007940:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007942:	fba4 2302 	umull	r2, r3, r4, r2
 8007946:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800794a:	d800      	bhi.n	800794e <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 800794c:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800794e:	4a10      	ldr	r2, [pc, #64]	; (8007990 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007950:	f003 051f 	and.w	r5, r3, #31
 8007954:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007956:	4c0f      	ldr	r4, [pc, #60]	; (8007994 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007958:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800795a:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800795c:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800795e:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007960:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007962:	6602      	str	r2, [r0, #96]	; 0x60
}
 8007964:	e7e5      	b.n	8007932 <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
 8007966:	bf00      	nop
 8007968:	58025408 	.word	0x58025408
 800796c:	58025430 	.word	0x58025430
 8007970:	5802541c 	.word	0x5802541c
 8007974:	58025444 	.word	0x58025444
 8007978:	58025494 	.word	0x58025494
 800797c:	cccccccd 	.word	0xcccccccd
 8007980:	16009600 	.word	0x16009600
 8007984:	58025880 	.word	0x58025880
 8007988:	bffdfbf0 	.word	0xbffdfbf0
 800798c:	aaaaaaab 	.word	0xaaaaaaab
 8007990:	10008200 	.word	0x10008200
 8007994:	40020880 	.word	0x40020880

08007998 <HAL_DMA_Init>:
{
 8007998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800799c:	f7fe fa2a 	bl	8005df4 <HAL_GetTick>
  if(hdma == NULL)
 80079a0:	2c00      	cmp	r4, #0
 80079a2:	f000 8177 	beq.w	8007c94 <HAL_DMA_Init+0x2fc>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	4605      	mov	r5, r0
 80079aa:	4a92      	ldr	r2, [pc, #584]	; (8007bf4 <HAL_DMA_Init+0x25c>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d048      	beq.n	8007a42 <HAL_DMA_Init+0xaa>
 80079b0:	3218      	adds	r2, #24
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d045      	beq.n	8007a42 <HAL_DMA_Init+0xaa>
 80079b6:	3230      	adds	r2, #48	; 0x30
 80079b8:	498f      	ldr	r1, [pc, #572]	; (8007bf8 <HAL_DMA_Init+0x260>)
 80079ba:	428b      	cmp	r3, r1
 80079bc:	bf18      	it	ne
 80079be:	4293      	cmpne	r3, r2
 80079c0:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80079c4:	bf0c      	ite	eq
 80079c6:	2201      	moveq	r2, #1
 80079c8:	2200      	movne	r2, #0
 80079ca:	428b      	cmp	r3, r1
 80079cc:	bf08      	it	eq
 80079ce:	f042 0201 	orreq.w	r2, r2, #1
 80079d2:	3118      	adds	r1, #24
 80079d4:	428b      	cmp	r3, r1
 80079d6:	bf08      	it	eq
 80079d8:	f042 0201 	orreq.w	r2, r2, #1
 80079dc:	3118      	adds	r1, #24
 80079de:	428b      	cmp	r3, r1
 80079e0:	bf08      	it	eq
 80079e2:	f042 0201 	orreq.w	r2, r2, #1
 80079e6:	3118      	adds	r1, #24
 80079e8:	428b      	cmp	r3, r1
 80079ea:	bf08      	it	eq
 80079ec:	f042 0201 	orreq.w	r2, r2, #1
 80079f0:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80079f4:	428b      	cmp	r3, r1
 80079f6:	bf08      	it	eq
 80079f8:	f042 0201 	orreq.w	r2, r2, #1
 80079fc:	3118      	adds	r1, #24
 80079fe:	428b      	cmp	r3, r1
 8007a00:	bf08      	it	eq
 8007a02:	f042 0201 	orreq.w	r2, r2, #1
 8007a06:	3118      	adds	r1, #24
 8007a08:	428b      	cmp	r3, r1
 8007a0a:	bf08      	it	eq
 8007a0c:	f042 0201 	orreq.w	r2, r2, #1
 8007a10:	3118      	adds	r1, #24
 8007a12:	428b      	cmp	r3, r1
 8007a14:	bf08      	it	eq
 8007a16:	f042 0201 	orreq.w	r2, r2, #1
 8007a1a:	3118      	adds	r1, #24
 8007a1c:	428b      	cmp	r3, r1
 8007a1e:	bf08      	it	eq
 8007a20:	f042 0201 	orreq.w	r2, r2, #1
 8007a24:	3118      	adds	r1, #24
 8007a26:	428b      	cmp	r3, r1
 8007a28:	bf08      	it	eq
 8007a2a:	f042 0201 	orreq.w	r2, r2, #1
 8007a2e:	3118      	adds	r1, #24
 8007a30:	428b      	cmp	r3, r1
 8007a32:	bf08      	it	eq
 8007a34:	f042 0201 	orreq.w	r2, r2, #1
 8007a38:	b91a      	cbnz	r2, 8007a42 <HAL_DMA_Init+0xaa>
 8007a3a:	4a70      	ldr	r2, [pc, #448]	; (8007bfc <HAL_DMA_Init+0x264>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	f040 8198 	bne.w	8007d72 <HAL_DMA_Init+0x3da>
    __HAL_UNLOCK(hdma);
 8007a42:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a44:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 8007a46:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a4a:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	f022 0201 	bic.w	r2, r2, #1
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	e006      	b.n	8007a66 <HAL_DMA_Init+0xce>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007a58:	f7fe f9cc 	bl	8005df4 <HAL_GetTick>
 8007a5c:	1b43      	subs	r3, r0, r5
 8007a5e:	2b05      	cmp	r3, #5
 8007a60:	f200 80ff 	bhi.w	8007c62 <HAL_DMA_Init+0x2ca>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	07d6      	lsls	r6, r2, #31
 8007a6a:	d4f5      	bmi.n	8007a58 <HAL_DMA_Init+0xc0>
    registerValue |=  hdma->Init.Direction           |
 8007a6c:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a70:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8007a72:	432a      	orrs	r2, r5
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a74:	69a1      	ldr	r1, [r4, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007a76:	681d      	ldr	r5, [r3, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a78:	4302      	orrs	r2, r0
 8007a7a:	6960      	ldr	r0, [r4, #20]
 8007a7c:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a7e:	69e0      	ldr	r0, [r4, #28]
 8007a80:	430a      	orrs	r2, r1
 8007a82:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007a84:	485e      	ldr	r0, [pc, #376]	; (8007c00 <HAL_DMA_Init+0x268>)
 8007a86:	4028      	ands	r0, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8007a88:	6a25      	ldr	r5, [r4, #32]
 8007a8a:	432a      	orrs	r2, r5
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007a8c:	4d5d      	ldr	r5, [pc, #372]	; (8007c04 <HAL_DMA_Init+0x26c>)
    registerValue |=  hdma->Init.Direction           |
 8007a8e:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007a90:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007a92:	2804      	cmp	r0, #4
 8007a94:	f000 8100 	beq.w	8007c98 <HAL_DMA_Init+0x300>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007a98:	682e      	ldr	r6, [r5, #0]
 8007a9a:	4d5b      	ldr	r5, [pc, #364]	; (8007c08 <HAL_DMA_Init+0x270>)
 8007a9c:	4035      	ands	r5, r6
 8007a9e:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 8007aa2:	f080 80bb 	bcs.w	8007c1c <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007aa6:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007aa8:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007aaa:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8007aae:	4302      	orrs	r2, r0
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007ab0:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f7ff fe8a 	bl	80077cc <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007ab8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007aba:	233f      	movs	r3, #63	; 0x3f
 8007abc:	f002 021f 	and.w	r2, r2, #31
 8007ac0:	4093      	lsls	r3, r2
 8007ac2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ac4:	6822      	ldr	r2, [r4, #0]
 8007ac6:	4b4b      	ldr	r3, [pc, #300]	; (8007bf4 <HAL_DMA_Init+0x25c>)
 8007ac8:	4850      	ldr	r0, [pc, #320]	; (8007c0c <HAL_DMA_Init+0x274>)
 8007aca:	494b      	ldr	r1, [pc, #300]	; (8007bf8 <HAL_DMA_Init+0x260>)
 8007acc:	4282      	cmp	r2, r0
 8007ace:	bf18      	it	ne
 8007ad0:	429a      	cmpne	r2, r3
 8007ad2:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8007ad6:	bf0c      	ite	eq
 8007ad8:	2301      	moveq	r3, #1
 8007ada:	2300      	movne	r3, #0
 8007adc:	428a      	cmp	r2, r1
 8007ade:	bf08      	it	eq
 8007ae0:	f043 0301 	orreq.w	r3, r3, #1
 8007ae4:	3130      	adds	r1, #48	; 0x30
 8007ae6:	4282      	cmp	r2, r0
 8007ae8:	bf08      	it	eq
 8007aea:	f043 0301 	orreq.w	r3, r3, #1
 8007aee:	3030      	adds	r0, #48	; 0x30
 8007af0:	428a      	cmp	r2, r1
 8007af2:	bf08      	it	eq
 8007af4:	f043 0301 	orreq.w	r3, r3, #1
 8007af8:	3130      	adds	r1, #48	; 0x30
 8007afa:	4282      	cmp	r2, r0
 8007afc:	bf08      	it	eq
 8007afe:	f043 0301 	orreq.w	r3, r3, #1
 8007b02:	3030      	adds	r0, #48	; 0x30
 8007b04:	428a      	cmp	r2, r1
 8007b06:	bf08      	it	eq
 8007b08:	f043 0301 	orreq.w	r3, r3, #1
 8007b0c:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8007b10:	4282      	cmp	r2, r0
 8007b12:	bf08      	it	eq
 8007b14:	f043 0301 	orreq.w	r3, r3, #1
 8007b18:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8007b1c:	428a      	cmp	r2, r1
 8007b1e:	bf08      	it	eq
 8007b20:	f043 0301 	orreq.w	r3, r3, #1
 8007b24:	3130      	adds	r1, #48	; 0x30
 8007b26:	4282      	cmp	r2, r0
 8007b28:	bf08      	it	eq
 8007b2a:	f043 0301 	orreq.w	r3, r3, #1
 8007b2e:	3030      	adds	r0, #48	; 0x30
 8007b30:	428a      	cmp	r2, r1
 8007b32:	bf08      	it	eq
 8007b34:	f043 0301 	orreq.w	r3, r3, #1
 8007b38:	3130      	adds	r1, #48	; 0x30
 8007b3a:	4282      	cmp	r2, r0
 8007b3c:	bf08      	it	eq
 8007b3e:	f043 0301 	orreq.w	r3, r3, #1
 8007b42:	3030      	adds	r0, #48	; 0x30
 8007b44:	428a      	cmp	r2, r1
 8007b46:	bf08      	it	eq
 8007b48:	f043 0301 	orreq.w	r3, r3, #1
 8007b4c:	3130      	adds	r1, #48	; 0x30
 8007b4e:	4282      	cmp	r2, r0
 8007b50:	bf08      	it	eq
 8007b52:	f043 0301 	orreq.w	r3, r3, #1
 8007b56:	3030      	adds	r0, #48	; 0x30
 8007b58:	428a      	cmp	r2, r1
 8007b5a:	bf08      	it	eq
 8007b5c:	f043 0301 	orreq.w	r3, r3, #1
 8007b60:	492b      	ldr	r1, [pc, #172]	; (8007c10 <HAL_DMA_Init+0x278>)
 8007b62:	4282      	cmp	r2, r0
 8007b64:	bf08      	it	eq
 8007b66:	f043 0301 	orreq.w	r3, r3, #1
 8007b6a:	482a      	ldr	r0, [pc, #168]	; (8007c14 <HAL_DMA_Init+0x27c>)
 8007b6c:	428a      	cmp	r2, r1
 8007b6e:	bf08      	it	eq
 8007b70:	f043 0301 	orreq.w	r3, r3, #1
 8007b74:	3128      	adds	r1, #40	; 0x28
 8007b76:	4282      	cmp	r2, r0
 8007b78:	bf08      	it	eq
 8007b7a:	f043 0301 	orreq.w	r3, r3, #1
 8007b7e:	3028      	adds	r0, #40	; 0x28
 8007b80:	428a      	cmp	r2, r1
 8007b82:	bf08      	it	eq
 8007b84:	f043 0301 	orreq.w	r3, r3, #1
 8007b88:	3128      	adds	r1, #40	; 0x28
 8007b8a:	4282      	cmp	r2, r0
 8007b8c:	bf08      	it	eq
 8007b8e:	f043 0301 	orreq.w	r3, r3, #1
 8007b92:	3028      	adds	r0, #40	; 0x28
 8007b94:	428a      	cmp	r2, r1
 8007b96:	bf08      	it	eq
 8007b98:	f043 0301 	orreq.w	r3, r3, #1
 8007b9c:	3128      	adds	r1, #40	; 0x28
 8007b9e:	4282      	cmp	r2, r0
 8007ba0:	bf08      	it	eq
 8007ba2:	f043 0301 	orreq.w	r3, r3, #1
 8007ba6:	428a      	cmp	r2, r1
 8007ba8:	bf08      	it	eq
 8007baa:	f043 0301 	orreq.w	r3, r3, #1
 8007bae:	b913      	cbnz	r3, 8007bb6 <HAL_DMA_Init+0x21e>
 8007bb0:	4b19      	ldr	r3, [pc, #100]	; (8007c18 <HAL_DMA_Init+0x280>)
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d118      	bne.n	8007be8 <HAL_DMA_Init+0x250>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f7ff fe82 	bl	80078c0 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007bbc:	68a3      	ldr	r3, [r4, #8]
 8007bbe:	2b80      	cmp	r3, #128	; 0x80
 8007bc0:	d05c      	beq.n	8007c7c <HAL_DMA_Init+0x2e4>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007bc2:	6863      	ldr	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007bc4:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007bc6:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007bc8:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007bca:	e9d4 5118 	ldrd	r5, r1, [r4, #96]	; 0x60
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007bce:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007bd0:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007bd2:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007bd4:	d859      	bhi.n	8007c8a <HAL_DMA_Init+0x2f2>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007bd6:	1e50      	subs	r0, r2, #1
 8007bd8:	2807      	cmp	r0, #7
 8007bda:	d96e      	bls.n	8007cba <HAL_DMA_Init+0x322>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bdc:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8007bde:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007be2:	2000      	movs	r0, #0
 8007be4:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007be6:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007be8:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8007bea:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007bec:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8007bee:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bf4:	40020010 	.word	0x40020010
 8007bf8:	40020040 	.word	0x40020040
 8007bfc:	400204b8 	.word	0x400204b8
 8007c00:	fe10803f 	.word	0xfe10803f
 8007c04:	5c001000 	.word	0x5c001000
 8007c08:	ffff0000 	.word	0xffff0000
 8007c0c:	40020028 	.word	0x40020028
 8007c10:	58025408 	.word	0x58025408
 8007c14:	5802541c 	.word	0x5802541c
 8007c18:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007c1c:	6865      	ldr	r5, [r4, #4]
 8007c1e:	f1a5 0629 	sub.w	r6, r5, #41	; 0x29
 8007c22:	2e1f      	cmp	r6, #31
 8007c24:	d924      	bls.n	8007c70 <HAL_DMA_Init+0x2d8>
 8007c26:	3d4f      	subs	r5, #79	; 0x4f
 8007c28:	2d03      	cmp	r5, #3
 8007c2a:	d801      	bhi.n	8007c30 <HAL_DMA_Init+0x298>
        registerValue |= DMA_SxCR_TRBUFF;
 8007c2c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007c30:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c32:	2804      	cmp	r0, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007c34:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007c36:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8007c3a:	ea42 0200 	orr.w	r2, r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c3e:	f47f af37 	bne.w	8007ab0 <HAL_DMA_Init+0x118>
 8007c42:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8007c44:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007c46:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007c48:	2d00      	cmp	r5, #0
 8007c4a:	f43f af31 	beq.w	8007ab0 <HAL_DMA_Init+0x118>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007c4e:	2900      	cmp	r1, #0
 8007c50:	d169      	bne.n	8007d26 <HAL_DMA_Init+0x38e>
    switch (hdma->Init.FIFOThreshold)
 8007c52:	2801      	cmp	r0, #1
 8007c54:	f000 8088 	beq.w	8007d68 <HAL_DMA_Init+0x3d0>
 8007c58:	f030 0102 	bics.w	r1, r0, #2
 8007c5c:	f47f af28 	bne.w	8007ab0 <HAL_DMA_Init+0x118>
 8007c60:	e069      	b.n	8007d36 <HAL_DMA_Init+0x39e>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007c62:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8007c64:	2303      	movs	r3, #3
        return HAL_ERROR;
 8007c66:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007c68:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8007c6a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007c70:	4d73      	ldr	r5, [pc, #460]	; (8007e40 <HAL_DMA_Init+0x4a8>)
 8007c72:	fa25 f606 	lsr.w	r6, r5, r6
 8007c76:	07f5      	lsls	r5, r6, #31
 8007c78:	d5da      	bpl.n	8007c30 <HAL_DMA_Init+0x298>
 8007c7a:	e7d7      	b.n	8007c2c <HAL_DMA_Init+0x294>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007c7c:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c7e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8007c80:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007c84:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007c86:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c88:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8007c8a:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8007c8c:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007c90:	6763      	str	r3, [r4, #116]	; 0x74
 8007c92:	e7a9      	b.n	8007be8 <HAL_DMA_Init+0x250>
    return HAL_ERROR;
 8007c94:	2001      	movs	r0, #1
}
 8007c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007c98:	682f      	ldr	r7, [r5, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007c9a:	e9d4 560b 	ldrd	r5, r6, [r4, #44]	; 0x2c
 8007c9e:	432e      	orrs	r6, r5
 8007ca0:	4332      	orrs	r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007ca2:	4e68      	ldr	r6, [pc, #416]	; (8007e44 <HAL_DMA_Init+0x4ac>)
 8007ca4:	403e      	ands	r6, r7
 8007ca6:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8007caa:	d2b7      	bcs.n	8007c1c <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007cac:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007cae:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007cb0:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8007cb4:	f042 0204 	orr.w	r2, r2, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007cb8:	e7c4      	b.n	8007c44 <HAL_DMA_Init+0x2ac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007cba:	6821      	ldr	r1, [r4, #0]
 8007cbc:	4b62      	ldr	r3, [pc, #392]	; (8007e48 <HAL_DMA_Init+0x4b0>)
 8007cbe:	4d63      	ldr	r5, [pc, #396]	; (8007e4c <HAL_DMA_Init+0x4b4>)
 8007cc0:	42a9      	cmp	r1, r5
 8007cc2:	bf18      	it	ne
 8007cc4:	4299      	cmpne	r1, r3
 8007cc6:	f105 0514 	add.w	r5, r5, #20
 8007cca:	bf0c      	ite	eq
 8007ccc:	2301      	moveq	r3, #1
 8007cce:	2300      	movne	r3, #0
 8007cd0:	42a9      	cmp	r1, r5
 8007cd2:	bf08      	it	eq
 8007cd4:	f043 0301 	orreq.w	r3, r3, #1
 8007cd8:	3514      	adds	r5, #20
 8007cda:	42a9      	cmp	r1, r5
 8007cdc:	bf08      	it	eq
 8007cde:	f043 0301 	orreq.w	r3, r3, #1
 8007ce2:	3514      	adds	r5, #20
 8007ce4:	42a9      	cmp	r1, r5
 8007ce6:	bf08      	it	eq
 8007ce8:	f043 0301 	orreq.w	r3, r3, #1
 8007cec:	3514      	adds	r5, #20
 8007cee:	42a9      	cmp	r1, r5
 8007cf0:	bf08      	it	eq
 8007cf2:	f043 0301 	orreq.w	r3, r3, #1
 8007cf6:	3514      	adds	r5, #20
 8007cf8:	42a9      	cmp	r1, r5
 8007cfa:	bf08      	it	eq
 8007cfc:	f043 0301 	orreq.w	r3, r3, #1
 8007d00:	b93b      	cbnz	r3, 8007d12 <HAL_DMA_Init+0x37a>
 8007d02:	4b53      	ldr	r3, [pc, #332]	; (8007e50 <HAL_DMA_Init+0x4b8>)
 8007d04:	4299      	cmp	r1, r3
 8007d06:	d004      	beq.n	8007d12 <HAL_DMA_Init+0x37a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d08:	4b52      	ldr	r3, [pc, #328]	; (8007e54 <HAL_DMA_Init+0x4bc>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007d0a:	4953      	ldr	r1, [pc, #332]	; (8007e58 <HAL_DMA_Init+0x4c0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d0c:	4413      	add	r3, r2
 8007d0e:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007d10:	e003      	b.n	8007d1a <HAL_DMA_Init+0x382>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d12:	4b52      	ldr	r3, [pc, #328]	; (8007e5c <HAL_DMA_Init+0x4c4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007d14:	4952      	ldr	r1, [pc, #328]	; (8007e60 <HAL_DMA_Init+0x4c8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d16:	4413      	add	r3, r2
 8007d18:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	4082      	lsls	r2, r0
 8007d1e:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 8007d22:	6762      	str	r2, [r4, #116]	; 0x74
 8007d24:	e75d      	b.n	8007be2 <HAL_DMA_Init+0x24a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007d26:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8007d2a:	d00e      	beq.n	8007d4a <HAL_DMA_Init+0x3b2>
    switch (hdma->Init.FIFOThreshold)
 8007d2c:	2802      	cmp	r0, #2
 8007d2e:	d905      	bls.n	8007d3c <HAL_DMA_Init+0x3a4>
 8007d30:	2803      	cmp	r0, #3
 8007d32:	f47f aebd 	bne.w	8007ab0 <HAL_DMA_Init+0x118>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007d36:	01e9      	lsls	r1, r5, #7
 8007d38:	f57f aeba 	bpl.w	8007ab0 <HAL_DMA_Init+0x118>
          hdma->State = HAL_DMA_STATE_READY;
 8007d3c:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007d3e:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8007d40:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007d42:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8007d44:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 8007d4a:	2803      	cmp	r0, #3
 8007d4c:	f63f aeb0 	bhi.w	8007ab0 <HAL_DMA_Init+0x118>
 8007d50:	a101      	add	r1, pc, #4	; (adr r1, 8007d58 <HAL_DMA_Init+0x3c0>)
 8007d52:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8007d56:	bf00      	nop
 8007d58:	08007d3d 	.word	0x08007d3d
 8007d5c:	08007d37 	.word	0x08007d37
 8007d60:	08007d3d 	.word	0x08007d3d
 8007d64:	08007d69 	.word	0x08007d69
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007d68:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8007d6c:	f47f aea0 	bne.w	8007ab0 <HAL_DMA_Init+0x118>
 8007d70:	e7e4      	b.n	8007d3c <HAL_DMA_Init+0x3a4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007d72:	4a35      	ldr	r2, [pc, #212]	; (8007e48 <HAL_DMA_Init+0x4b0>)
 8007d74:	4835      	ldr	r0, [pc, #212]	; (8007e4c <HAL_DMA_Init+0x4b4>)
 8007d76:	493b      	ldr	r1, [pc, #236]	; (8007e64 <HAL_DMA_Init+0x4cc>)
 8007d78:	4283      	cmp	r3, r0
 8007d7a:	bf18      	it	ne
 8007d7c:	4293      	cmpne	r3, r2
 8007d7e:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8007d82:	bf0c      	ite	eq
 8007d84:	2201      	moveq	r2, #1
 8007d86:	2200      	movne	r2, #0
 8007d88:	428b      	cmp	r3, r1
 8007d8a:	bf08      	it	eq
 8007d8c:	f042 0201 	orreq.w	r2, r2, #1
 8007d90:	3128      	adds	r1, #40	; 0x28
 8007d92:	4283      	cmp	r3, r0
 8007d94:	bf08      	it	eq
 8007d96:	f042 0201 	orreq.w	r2, r2, #1
 8007d9a:	3028      	adds	r0, #40	; 0x28
 8007d9c:	428b      	cmp	r3, r1
 8007d9e:	bf08      	it	eq
 8007da0:	f042 0201 	orreq.w	r2, r2, #1
 8007da4:	3128      	adds	r1, #40	; 0x28
 8007da6:	4283      	cmp	r3, r0
 8007da8:	bf08      	it	eq
 8007daa:	f042 0201 	orreq.w	r2, r2, #1
 8007dae:	428b      	cmp	r3, r1
 8007db0:	bf08      	it	eq
 8007db2:	f042 0201 	orreq.w	r2, r2, #1
 8007db6:	b912      	cbnz	r2, 8007dbe <HAL_DMA_Init+0x426>
 8007db8:	4a25      	ldr	r2, [pc, #148]	; (8007e50 <HAL_DMA_Init+0x4b8>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d138      	bne.n	8007e30 <HAL_DMA_Init+0x498>
    __HAL_UNLOCK(hdma);
 8007dbe:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8007dc0:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007dc2:	4d29      	ldr	r5, [pc, #164]	; (8007e68 <HAL_DMA_Init+0x4d0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8007dc4:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8007dc8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007dcc:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007dce:	4015      	ands	r5, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007dd0:	68a2      	ldr	r2, [r4, #8]
 8007dd2:	2a40      	cmp	r2, #64	; 0x40
 8007dd4:	d02a      	beq.n	8007e2c <HAL_DMA_Init+0x494>
 8007dd6:	2a80      	cmp	r2, #128	; 0x80
 8007dd8:	bf0c      	ite	eq
 8007dda:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
 8007dde:	2000      	movne	r0, #0
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007de0:	6a26      	ldr	r6, [r4, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007de2:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8007de6:	08d2      	lsrs	r2, r2, #3
 8007de8:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007dec:	6961      	ldr	r1, [r4, #20]
 8007dee:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007df2:	69a1      	ldr	r1, [r4, #24]
 8007df4:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007df8:	69e1      	ldr	r1, [r4, #28]
 8007dfa:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007dfe:	491b      	ldr	r1, [pc, #108]	; (8007e6c <HAL_DMA_Init+0x4d4>)
 8007e00:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8007e04:	4419      	add	r1, r3
 8007e06:	432a      	orrs	r2, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007e08:	4302      	orrs	r2, r0
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007e0a:	4819      	ldr	r0, [pc, #100]	; (8007e70 <HAL_DMA_Init+0x4d8>)
 8007e0c:	fba0 0101 	umull	r0, r1, r0, r1
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007e10:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007e12:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007e14:	090b      	lsrs	r3, r1, #4
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007e1a:	f7ff fcd7 	bl	80077cc <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007e1e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007e20:	2301      	movs	r3, #1
 8007e22:	f002 021f 	and.w	r2, r2, #31
 8007e26:	4093      	lsls	r3, r2
 8007e28:	6043      	str	r3, [r0, #4]
 8007e2a:	e64b      	b.n	8007ac4 <HAL_DMA_Init+0x12c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007e2c:	2010      	movs	r0, #16
 8007e2e:	e7d7      	b.n	8007de0 <HAL_DMA_Init+0x448>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007e30:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007e32:	2303      	movs	r3, #3
    return HAL_ERROR;
 8007e34:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007e36:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007e38:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	c3c0003f 	.word	0xc3c0003f
 8007e44:	ffff0000 	.word	0xffff0000
 8007e48:	58025408 	.word	0x58025408
 8007e4c:	5802541c 	.word	0x5802541c
 8007e50:	58025494 	.word	0x58025494
 8007e54:	1000823f 	.word	0x1000823f
 8007e58:	40020940 	.word	0x40020940
 8007e5c:	1600963f 	.word	0x1600963f
 8007e60:	58025940 	.word	0x58025940
 8007e64:	58025430 	.word	0x58025430
 8007e68:	fffe000f 	.word	0xfffe000f
 8007e6c:	a7fdabf8 	.word	0xa7fdabf8
 8007e70:	cccccccd 	.word	0xcccccccd

08007e74 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8007e74:	2800      	cmp	r0, #0
 8007e76:	f000 8177 	beq.w	8008168 <HAL_DMA_Start_IT+0x2f4>
 8007e7a:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8007e7c:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8007e80:	2801      	cmp	r0, #1
 8007e82:	f000 8173 	beq.w	800816c <HAL_DMA_Start_IT+0x2f8>
 8007e86:	2001      	movs	r0, #1
{
 8007e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8007e8c:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 8007e90:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8007e94:	4284      	cmp	r4, r0
 8007e96:	d008      	beq.n	8007eaa <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8007e9c:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007e9e:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8007ea2:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8007ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8007eaa:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8007eac:	f8dc 4000 	ldr.w	r4, [ip]
 8007eb0:	4d53      	ldr	r5, [pc, #332]	; (8008000 <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8007eb2:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007eb6:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8007eb8:	4e52      	ldr	r6, [pc, #328]	; (8008004 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007eba:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8007ebe:	4852      	ldr	r0, [pc, #328]	; (8008008 <HAL_DMA_Start_IT+0x194>)
 8007ec0:	42ac      	cmp	r4, r5
 8007ec2:	bf18      	it	ne
 8007ec4:	4284      	cmpne	r4, r0
 8007ec6:	f105 0518 	add.w	r5, r5, #24
 8007eca:	bf0c      	ite	eq
 8007ecc:	2001      	moveq	r0, #1
 8007ece:	2000      	movne	r0, #0
 8007ed0:	42ac      	cmp	r4, r5
 8007ed2:	bf08      	it	eq
 8007ed4:	f040 0001 	orreq.w	r0, r0, #1
 8007ed8:	3518      	adds	r5, #24
 8007eda:	42ac      	cmp	r4, r5
 8007edc:	bf08      	it	eq
 8007ede:	f040 0001 	orreq.w	r0, r0, #1
 8007ee2:	3518      	adds	r5, #24
 8007ee4:	42ac      	cmp	r4, r5
 8007ee6:	bf08      	it	eq
 8007ee8:	f040 0001 	orreq.w	r0, r0, #1
 8007eec:	3518      	adds	r5, #24
 8007eee:	42ac      	cmp	r4, r5
 8007ef0:	bf08      	it	eq
 8007ef2:	f040 0001 	orreq.w	r0, r0, #1
 8007ef6:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8007efa:	42ac      	cmp	r4, r5
 8007efc:	bf08      	it	eq
 8007efe:	f040 0001 	orreq.w	r0, r0, #1
 8007f02:	3518      	adds	r5, #24
 8007f04:	42ac      	cmp	r4, r5
 8007f06:	bf08      	it	eq
 8007f08:	f040 0001 	orreq.w	r0, r0, #1
 8007f0c:	3518      	adds	r5, #24
 8007f0e:	42ac      	cmp	r4, r5
 8007f10:	bf08      	it	eq
 8007f12:	f040 0001 	orreq.w	r0, r0, #1
 8007f16:	3518      	adds	r5, #24
 8007f18:	42ac      	cmp	r4, r5
 8007f1a:	bf08      	it	eq
 8007f1c:	f040 0001 	orreq.w	r0, r0, #1
 8007f20:	3518      	adds	r5, #24
 8007f22:	42ac      	cmp	r4, r5
 8007f24:	bf08      	it	eq
 8007f26:	f040 0001 	orreq.w	r0, r0, #1
 8007f2a:	3518      	adds	r5, #24
 8007f2c:	42ac      	cmp	r4, r5
 8007f2e:	bf08      	it	eq
 8007f30:	f040 0001 	orreq.w	r0, r0, #1
 8007f34:	3518      	adds	r5, #24
 8007f36:	42ac      	cmp	r4, r5
 8007f38:	bf08      	it	eq
 8007f3a:	f040 0001 	orreq.w	r0, r0, #1
 8007f3e:	3518      	adds	r5, #24
 8007f40:	42ac      	cmp	r4, r5
 8007f42:	bf14      	ite	ne
 8007f44:	4681      	movne	r9, r0
 8007f46:	f040 0901 	orreq.w	r9, r0, #1
 8007f4a:	f5a5 6592 	sub.w	r5, r5, #1168	; 0x490
 8007f4e:	42ac      	cmp	r4, r5
 8007f50:	bf18      	it	ne
 8007f52:	42b4      	cmpne	r4, r6
 8007f54:	bf0c      	ite	eq
 8007f56:	2501      	moveq	r5, #1
 8007f58:	2500      	movne	r5, #0
 8007f5a:	d002      	beq.n	8007f62 <HAL_DMA_Start_IT+0xee>
 8007f5c:	f1b9 0f00 	cmp.w	r9, #0
 8007f60:	d054      	beq.n	800800c <HAL_DMA_Start_IT+0x198>
 8007f62:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007f64:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8007f68:	f026 0601 	bic.w	r6, r6, #1
 8007f6c:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007f6e:	2d00      	cmp	r5, #0
 8007f70:	d078      	beq.n	8008064 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f72:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8007f76:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8007f78:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8007f7c:	b117      	cbz	r7, 8007f84 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f7e:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 8007f82:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007f84:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 8007f88:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8007f8c:	f006 081f 	and.w	r8, r6, #31
 8007f90:	fa0e fe08 	lsl.w	lr, lr, r8
 8007f94:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007f98:	6826      	ldr	r6, [r4, #0]
 8007f9a:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 8007f9e:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007fa0:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007fa2:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8007fa6:	2b40      	cmp	r3, #64	; 0x40
 8007fa8:	f000 80e2 	beq.w	8008170 <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007fac:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007fae:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007fb0:	b91d      	cbnz	r5, 8007fba <HAL_DMA_Start_IT+0x146>
 8007fb2:	f1b9 0f00 	cmp.w	r9, #0
 8007fb6:	f000 80e1 	beq.w	800817c <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007fba:	6823      	ldr	r3, [r4, #0]
 8007fbc:	f023 031e 	bic.w	r3, r3, #30
 8007fc0:	f043 0316 	orr.w	r3, r3, #22
 8007fc4:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8007fc6:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8007fca:	b11b      	cbz	r3, 8007fd4 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	f043 0308 	orr.w	r3, r3, #8
 8007fd2:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007fd4:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	03d2      	lsls	r2, r2, #15
 8007fdc:	d503      	bpl.n	8007fe6 <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fe4:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8007fe6:	b11f      	cbz	r7, 8007ff0 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fee:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 8007ff0:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ff2:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8007ff4:	f043 0301 	orr.w	r3, r3, #1
 8007ff8:	6023      	str	r3, [r4, #0]
}
 8007ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ffe:	bf00      	nop
 8008000:	40020058 	.word	0x40020058
 8008004:	40020010 	.word	0x40020010
 8008008:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800800c:	4f61      	ldr	r7, [pc, #388]	; (8008194 <HAL_DMA_Start_IT+0x320>)
 800800e:	4e62      	ldr	r6, [pc, #392]	; (8008198 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008010:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008014:	42b4      	cmp	r4, r6
 8008016:	bf18      	it	ne
 8008018:	42bc      	cmpne	r4, r7
 800801a:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800801e:	bf0c      	ite	eq
 8008020:	2701      	moveq	r7, #1
 8008022:	2700      	movne	r7, #0
 8008024:	42b4      	cmp	r4, r6
 8008026:	bf08      	it	eq
 8008028:	f047 0701 	orreq.w	r7, r7, #1
 800802c:	3614      	adds	r6, #20
 800802e:	42b4      	cmp	r4, r6
 8008030:	bf08      	it	eq
 8008032:	f047 0701 	orreq.w	r7, r7, #1
 8008036:	3614      	adds	r6, #20
 8008038:	42b4      	cmp	r4, r6
 800803a:	bf08      	it	eq
 800803c:	f047 0701 	orreq.w	r7, r7, #1
 8008040:	3614      	adds	r6, #20
 8008042:	42b4      	cmp	r4, r6
 8008044:	bf08      	it	eq
 8008046:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 800804a:	6826      	ldr	r6, [r4, #0]
 800804c:	f026 0601 	bic.w	r6, r6, #1
 8008050:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008052:	4e52      	ldr	r6, [pc, #328]	; (800819c <HAL_DMA_Start_IT+0x328>)
 8008054:	42b4      	cmp	r4, r6
 8008056:	bf08      	it	eq
 8008058:	f047 0701 	orreq.w	r7, r7, #1
 800805c:	b917      	cbnz	r7, 8008064 <HAL_DMA_Start_IT+0x1f0>
 800805e:	4f50      	ldr	r7, [pc, #320]	; (80081a0 <HAL_DMA_Start_IT+0x32c>)
 8008060:	42bc      	cmp	r4, r7
 8008062:	d10b      	bne.n	800807c <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008064:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8008068:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800806a:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 800806e:	b117      	cbz	r7, 8008076 <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008070:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8008074:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008076:	f1b9 0f00 	cmp.w	r9, #0
 800807a:	d183      	bne.n	8007f84 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800807c:	4f46      	ldr	r7, [pc, #280]	; (8008198 <HAL_DMA_Start_IT+0x324>)
 800807e:	f8df e114 	ldr.w	lr, [pc, #276]	; 8008194 <HAL_DMA_Start_IT+0x320>
 8008082:	4574      	cmp	r4, lr
 8008084:	bf18      	it	ne
 8008086:	42bc      	cmpne	r4, r7
 8008088:	f10e 0e14 	add.w	lr, lr, #20
 800808c:	bf0c      	ite	eq
 800808e:	2701      	moveq	r7, #1
 8008090:	2700      	movne	r7, #0
 8008092:	4574      	cmp	r4, lr
 8008094:	bf08      	it	eq
 8008096:	f047 0701 	orreq.w	r7, r7, #1
 800809a:	f10e 0e14 	add.w	lr, lr, #20
 800809e:	4574      	cmp	r4, lr
 80080a0:	bf08      	it	eq
 80080a2:	f047 0701 	orreq.w	r7, r7, #1
 80080a6:	f10e 0e14 	add.w	lr, lr, #20
 80080aa:	4574      	cmp	r4, lr
 80080ac:	bf08      	it	eq
 80080ae:	f047 0701 	orreq.w	r7, r7, #1
 80080b2:	f10e 0e14 	add.w	lr, lr, #20
 80080b6:	4574      	cmp	r4, lr
 80080b8:	bf08      	it	eq
 80080ba:	f047 0701 	orreq.w	r7, r7, #1
 80080be:	f10e 0e14 	add.w	lr, lr, #20
 80080c2:	4574      	cmp	r4, lr
 80080c4:	bf08      	it	eq
 80080c6:	f047 0701 	orreq.w	r7, r7, #1
 80080ca:	b917      	cbnz	r7, 80080d2 <HAL_DMA_Start_IT+0x25e>
 80080cc:	4f34      	ldr	r7, [pc, #208]	; (80081a0 <HAL_DMA_Start_IT+0x32c>)
 80080ce:	42bc      	cmp	r4, r7
 80080d0:	d154      	bne.n	800817c <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80080d2:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 80080d6:	2701      	movs	r7, #1
 80080d8:	f000 0e1f 	and.w	lr, r0, #31
 80080dc:	fa07 f70e 	lsl.w	r7, r7, lr
 80080e0:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80080e4:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80080e6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80080ea:	2b40      	cmp	r3, #64	; 0x40
 80080ec:	d043      	beq.n	8008176 <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80080ee:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80080f0:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80080f2:	6823      	ldr	r3, [r4, #0]
 80080f4:	f023 030e 	bic.w	r3, r3, #14
 80080f8:	f043 030a 	orr.w	r3, r3, #10
 80080fc:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80080fe:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8008102:	2b00      	cmp	r3, #0
 8008104:	d02d      	beq.n	8008162 <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	f043 0304 	orr.w	r3, r3, #4
 800810c:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800810e:	4b21      	ldr	r3, [pc, #132]	; (8008194 <HAL_DMA_Start_IT+0x320>)
 8008110:	4a21      	ldr	r2, [pc, #132]	; (8008198 <HAL_DMA_Start_IT+0x324>)
 8008112:	4294      	cmp	r4, r2
 8008114:	bf18      	it	ne
 8008116:	429c      	cmpne	r4, r3
 8008118:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800811c:	bf0c      	ite	eq
 800811e:	2301      	moveq	r3, #1
 8008120:	2300      	movne	r3, #0
 8008122:	4294      	cmp	r4, r2
 8008124:	bf08      	it	eq
 8008126:	f043 0301 	orreq.w	r3, r3, #1
 800812a:	3214      	adds	r2, #20
 800812c:	4294      	cmp	r4, r2
 800812e:	bf08      	it	eq
 8008130:	f043 0301 	orreq.w	r3, r3, #1
 8008134:	3214      	adds	r2, #20
 8008136:	4294      	cmp	r4, r2
 8008138:	bf08      	it	eq
 800813a:	f043 0301 	orreq.w	r3, r3, #1
 800813e:	3214      	adds	r2, #20
 8008140:	4294      	cmp	r4, r2
 8008142:	bf08      	it	eq
 8008144:	f043 0301 	orreq.w	r3, r3, #1
 8008148:	3214      	adds	r2, #20
 800814a:	4294      	cmp	r4, r2
 800814c:	bf08      	it	eq
 800814e:	f043 0301 	orreq.w	r3, r3, #1
 8008152:	3214      	adds	r2, #20
 8008154:	4294      	cmp	r4, r2
 8008156:	bf08      	it	eq
 8008158:	f043 0301 	orreq.w	r3, r3, #1
 800815c:	2b00      	cmp	r3, #0
 800815e:	f43f af47 	beq.w	8007ff0 <HAL_DMA_Start_IT+0x17c>
 8008162:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8008166:	e735      	b.n	8007fd4 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 8008168:	2001      	movs	r0, #1
 800816a:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800816c:	2002      	movs	r0, #2
}
 800816e:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008170:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008172:	60e1      	str	r1, [r4, #12]
 8008174:	e71c      	b.n	8007fb0 <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008176:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008178:	60e1      	str	r1, [r4, #12]
 800817a:	e7ba      	b.n	80080f2 <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800817c:	6823      	ldr	r3, [r4, #0]
 800817e:	f023 030e 	bic.w	r3, r3, #14
 8008182:	f043 030a 	orr.w	r3, r3, #10
 8008186:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8008188:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1ba      	bne.n	8008106 <HAL_DMA_Start_IT+0x292>
 8008190:	e7bd      	b.n	800810e <HAL_DMA_Start_IT+0x29a>
 8008192:	bf00      	nop
 8008194:	5802541c 	.word	0x5802541c
 8008198:	58025408 	.word	0x58025408
 800819c:	58025480 	.word	0x58025480
 80081a0:	58025494 	.word	0x58025494

080081a4 <HAL_DMA_Abort>:
{
 80081a4:	b570      	push	{r4, r5, r6, lr}
 80081a6:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80081a8:	f7fd fe24 	bl	8005df4 <HAL_GetTick>
  if(hdma == NULL)
 80081ac:	2d00      	cmp	r5, #0
 80081ae:	f000 8124 	beq.w	80083fa <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80081b2:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	f040 80dd 	bne.w	8008376 <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80081bc:	682c      	ldr	r4, [r5, #0]
 80081be:	4606      	mov	r6, r0
 80081c0:	4b8f      	ldr	r3, [pc, #572]	; (8008400 <HAL_DMA_Abort+0x25c>)
 80081c2:	4890      	ldr	r0, [pc, #576]	; (8008404 <HAL_DMA_Abort+0x260>)
 80081c4:	4a90      	ldr	r2, [pc, #576]	; (8008408 <HAL_DMA_Abort+0x264>)
 80081c6:	4284      	cmp	r4, r0
 80081c8:	bf18      	it	ne
 80081ca:	429c      	cmpne	r4, r3
 80081cc:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80081d0:	498e      	ldr	r1, [pc, #568]	; (800840c <HAL_DMA_Abort+0x268>)
 80081d2:	bf0c      	ite	eq
 80081d4:	2301      	moveq	r3, #1
 80081d6:	2300      	movne	r3, #0
 80081d8:	4284      	cmp	r4, r0
 80081da:	bf08      	it	eq
 80081dc:	f043 0301 	orreq.w	r3, r3, #1
 80081e0:	3018      	adds	r0, #24
 80081e2:	4284      	cmp	r4, r0
 80081e4:	bf08      	it	eq
 80081e6:	f043 0301 	orreq.w	r3, r3, #1
 80081ea:	3018      	adds	r0, #24
 80081ec:	4284      	cmp	r4, r0
 80081ee:	bf08      	it	eq
 80081f0:	f043 0301 	orreq.w	r3, r3, #1
 80081f4:	3018      	adds	r0, #24
 80081f6:	4284      	cmp	r4, r0
 80081f8:	bf08      	it	eq
 80081fa:	f043 0301 	orreq.w	r3, r3, #1
 80081fe:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8008202:	4284      	cmp	r4, r0
 8008204:	bf08      	it	eq
 8008206:	f043 0301 	orreq.w	r3, r3, #1
 800820a:	3018      	adds	r0, #24
 800820c:	4284      	cmp	r4, r0
 800820e:	bf08      	it	eq
 8008210:	f043 0301 	orreq.w	r3, r3, #1
 8008214:	3018      	adds	r0, #24
 8008216:	4284      	cmp	r4, r0
 8008218:	bf08      	it	eq
 800821a:	f043 0301 	orreq.w	r3, r3, #1
 800821e:	3018      	adds	r0, #24
 8008220:	4284      	cmp	r4, r0
 8008222:	bf08      	it	eq
 8008224:	f043 0301 	orreq.w	r3, r3, #1
 8008228:	3018      	adds	r0, #24
 800822a:	4284      	cmp	r4, r0
 800822c:	bf08      	it	eq
 800822e:	f043 0301 	orreq.w	r3, r3, #1
 8008232:	3018      	adds	r0, #24
 8008234:	4284      	cmp	r4, r0
 8008236:	bf08      	it	eq
 8008238:	f043 0301 	orreq.w	r3, r3, #1
 800823c:	3018      	adds	r0, #24
 800823e:	4284      	cmp	r4, r0
 8008240:	bf08      	it	eq
 8008242:	f043 0301 	orreq.w	r3, r3, #1
 8008246:	3018      	adds	r0, #24
 8008248:	4284      	cmp	r4, r0
 800824a:	bf08      	it	eq
 800824c:	f043 0301 	orreq.w	r3, r3, #1
 8008250:	428c      	cmp	r4, r1
 8008252:	bf18      	it	ne
 8008254:	4294      	cmpne	r4, r2
 8008256:	bf0c      	ite	eq
 8008258:	2201      	moveq	r2, #1
 800825a:	2200      	movne	r2, #0
 800825c:	d002      	beq.n	8008264 <HAL_DMA_Abort+0xc0>
 800825e:	2b00      	cmp	r3, #0
 8008260:	f000 8090 	beq.w	8008384 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008264:	6821      	ldr	r1, [r4, #0]
 8008266:	f021 011e 	bic.w	r1, r1, #30
 800826a:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800826c:	6961      	ldr	r1, [r4, #20]
 800826e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008272:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008274:	2a00      	cmp	r2, #0
 8008276:	f000 80b0 	beq.w	80083da <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800827a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 800827c:	6813      	ldr	r3, [r2, #0]
 800827e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008282:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	f023 0301 	bic.w	r3, r3, #1
 800828a:	6023      	str	r3, [r4, #0]
 800828c:	e005      	b.n	800829a <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800828e:	f7fd fdb1 	bl	8005df4 <HAL_GetTick>
 8008292:	1b83      	subs	r3, r0, r6
 8008294:	2b05      	cmp	r3, #5
 8008296:	f200 80a6 	bhi.w	80083e6 <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	07db      	lsls	r3, r3, #31
 800829e:	d4f6      	bmi.n	800828e <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80082a0:	682a      	ldr	r2, [r5, #0]
 80082a2:	4b57      	ldr	r3, [pc, #348]	; (8008400 <HAL_DMA_Abort+0x25c>)
 80082a4:	4857      	ldr	r0, [pc, #348]	; (8008404 <HAL_DMA_Abort+0x260>)
 80082a6:	495a      	ldr	r1, [pc, #360]	; (8008410 <HAL_DMA_Abort+0x26c>)
 80082a8:	4282      	cmp	r2, r0
 80082aa:	bf18      	it	ne
 80082ac:	429a      	cmpne	r2, r3
 80082ae:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80082b2:	bf0c      	ite	eq
 80082b4:	2301      	moveq	r3, #1
 80082b6:	2300      	movne	r3, #0
 80082b8:	428a      	cmp	r2, r1
 80082ba:	bf08      	it	eq
 80082bc:	f043 0301 	orreq.w	r3, r3, #1
 80082c0:	3130      	adds	r1, #48	; 0x30
 80082c2:	4282      	cmp	r2, r0
 80082c4:	bf08      	it	eq
 80082c6:	f043 0301 	orreq.w	r3, r3, #1
 80082ca:	3030      	adds	r0, #48	; 0x30
 80082cc:	428a      	cmp	r2, r1
 80082ce:	bf08      	it	eq
 80082d0:	f043 0301 	orreq.w	r3, r3, #1
 80082d4:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80082d8:	4282      	cmp	r2, r0
 80082da:	bf08      	it	eq
 80082dc:	f043 0301 	orreq.w	r3, r3, #1
 80082e0:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80082e4:	428a      	cmp	r2, r1
 80082e6:	bf08      	it	eq
 80082e8:	f043 0301 	orreq.w	r3, r3, #1
 80082ec:	3130      	adds	r1, #48	; 0x30
 80082ee:	4282      	cmp	r2, r0
 80082f0:	bf08      	it	eq
 80082f2:	f043 0301 	orreq.w	r3, r3, #1
 80082f6:	3030      	adds	r0, #48	; 0x30
 80082f8:	428a      	cmp	r2, r1
 80082fa:	bf08      	it	eq
 80082fc:	f043 0301 	orreq.w	r3, r3, #1
 8008300:	3130      	adds	r1, #48	; 0x30
 8008302:	4282      	cmp	r2, r0
 8008304:	bf08      	it	eq
 8008306:	f043 0301 	orreq.w	r3, r3, #1
 800830a:	3030      	adds	r0, #48	; 0x30
 800830c:	428a      	cmp	r2, r1
 800830e:	bf08      	it	eq
 8008310:	f043 0301 	orreq.w	r3, r3, #1
 8008314:	3130      	adds	r1, #48	; 0x30
 8008316:	4282      	cmp	r2, r0
 8008318:	bf08      	it	eq
 800831a:	f043 0301 	orreq.w	r3, r3, #1
 800831e:	428a      	cmp	r2, r1
 8008320:	bf08      	it	eq
 8008322:	f043 0301 	orreq.w	r3, r3, #1
 8008326:	3118      	adds	r1, #24
 8008328:	428a      	cmp	r2, r1
 800832a:	bf08      	it	eq
 800832c:	f043 0301 	orreq.w	r3, r3, #1
 8008330:	b933      	cbnz	r3, 8008340 <HAL_DMA_Abort+0x19c>
 8008332:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8008336:	4b35      	ldr	r3, [pc, #212]	; (800840c <HAL_DMA_Abort+0x268>)
 8008338:	429a      	cmp	r2, r3
 800833a:	bf18      	it	ne
 800833c:	428a      	cmpne	r2, r1
 800833e:	d16f      	bne.n	8008420 <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008340:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8008342:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008344:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008346:	f002 021f 	and.w	r2, r2, #31
 800834a:	4093      	lsls	r3, r2
 800834c:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 800834e:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008350:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8008354:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8008356:	b133      	cbz	r3, 8008366 <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008358:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800835a:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800835e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008362:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008364:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8008366:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8008368:	2201      	movs	r2, #1
  return HAL_OK;
 800836a:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 800836c:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008370:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8008374:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008376:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8008378:	2300      	movs	r3, #0
    return HAL_ERROR;
 800837a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800837c:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800837e:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8008382:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008384:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008386:	4923      	ldr	r1, [pc, #140]	; (8008414 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008388:	f022 020e 	bic.w	r2, r2, #14
 800838c:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800838e:	4a22      	ldr	r2, [pc, #136]	; (8008418 <HAL_DMA_Abort+0x274>)
 8008390:	428c      	cmp	r4, r1
 8008392:	bf18      	it	ne
 8008394:	4294      	cmpne	r4, r2
 8008396:	f101 0128 	add.w	r1, r1, #40	; 0x28
 800839a:	bf0c      	ite	eq
 800839c:	2201      	moveq	r2, #1
 800839e:	2200      	movne	r2, #0
 80083a0:	428c      	cmp	r4, r1
 80083a2:	bf08      	it	eq
 80083a4:	f042 0201 	orreq.w	r2, r2, #1
 80083a8:	3114      	adds	r1, #20
 80083aa:	428c      	cmp	r4, r1
 80083ac:	bf08      	it	eq
 80083ae:	f042 0201 	orreq.w	r2, r2, #1
 80083b2:	3114      	adds	r1, #20
 80083b4:	428c      	cmp	r4, r1
 80083b6:	bf08      	it	eq
 80083b8:	f042 0201 	orreq.w	r2, r2, #1
 80083bc:	3114      	adds	r1, #20
 80083be:	428c      	cmp	r4, r1
 80083c0:	bf08      	it	eq
 80083c2:	f042 0201 	orreq.w	r2, r2, #1
 80083c6:	3114      	adds	r1, #20
 80083c8:	428c      	cmp	r4, r1
 80083ca:	bf08      	it	eq
 80083cc:	f042 0201 	orreq.w	r2, r2, #1
 80083d0:	b91a      	cbnz	r2, 80083da <HAL_DMA_Abort+0x236>
 80083d2:	4a12      	ldr	r2, [pc, #72]	; (800841c <HAL_DMA_Abort+0x278>)
 80083d4:	4294      	cmp	r4, r2
 80083d6:	f47f af55 	bne.w	8008284 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80083da:	6e29      	ldr	r1, [r5, #96]	; 0x60
 80083dc:	680a      	ldr	r2, [r1, #0]
 80083de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80083e2:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80083e4:	e74e      	b.n	8008284 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80083e6:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80083e8:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 80083ea:	2300      	movs	r3, #0
        return HAL_ERROR;
 80083ec:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80083ee:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80083f0:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 80083f4:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 80083f8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80083fa:	2001      	movs	r0, #1
}
 80083fc:	bd70      	pop	{r4, r5, r6, pc}
 80083fe:	bf00      	nop
 8008400:	40020058 	.word	0x40020058
 8008404:	40020040 	.word	0x40020040
 8008408:	40020010 	.word	0x40020010
 800840c:	40020028 	.word	0x40020028
 8008410:	40020070 	.word	0x40020070
 8008414:	58025408 	.word	0x58025408
 8008418:	5802541c 	.word	0x5802541c
 800841c:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008420:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8008422:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008424:	4b16      	ldr	r3, [pc, #88]	; (8008480 <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008426:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800842a:	4c16      	ldr	r4, [pc, #88]	; (8008484 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800842c:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800842e:	42a2      	cmp	r2, r4
 8008430:	bf18      	it	ne
 8008432:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008434:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008436:	bf0c      	ite	eq
 8008438:	2301      	moveq	r3, #1
 800843a:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800843c:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800843e:	4812      	ldr	r0, [pc, #72]	; (8008488 <HAL_DMA_Abort+0x2e4>)
 8008440:	4912      	ldr	r1, [pc, #72]	; (800848c <HAL_DMA_Abort+0x2e8>)
 8008442:	4282      	cmp	r2, r0
 8008444:	bf08      	it	eq
 8008446:	f043 0301 	orreq.w	r3, r3, #1
 800844a:	3028      	adds	r0, #40	; 0x28
 800844c:	428a      	cmp	r2, r1
 800844e:	bf08      	it	eq
 8008450:	f043 0301 	orreq.w	r3, r3, #1
 8008454:	3128      	adds	r1, #40	; 0x28
 8008456:	4282      	cmp	r2, r0
 8008458:	bf08      	it	eq
 800845a:	f043 0301 	orreq.w	r3, r3, #1
 800845e:	428a      	cmp	r2, r1
 8008460:	bf08      	it	eq
 8008462:	f043 0301 	orreq.w	r3, r3, #1
 8008466:	3114      	adds	r1, #20
 8008468:	428a      	cmp	r2, r1
 800846a:	bf08      	it	eq
 800846c:	f043 0301 	orreq.w	r3, r3, #1
 8008470:	2b00      	cmp	r3, #0
 8008472:	f47f af6c 	bne.w	800834e <HAL_DMA_Abort+0x1aa>
 8008476:	4b06      	ldr	r3, [pc, #24]	; (8008490 <HAL_DMA_Abort+0x2ec>)
 8008478:	429a      	cmp	r2, r3
 800847a:	f43f af68 	beq.w	800834e <HAL_DMA_Abort+0x1aa>
 800847e:	e772      	b.n	8008366 <HAL_DMA_Abort+0x1c2>
 8008480:	5802541c 	.word	0x5802541c
 8008484:	58025408 	.word	0x58025408
 8008488:	58025430 	.word	0x58025430
 800848c:	58025444 	.word	0x58025444
 8008490:	58025494 	.word	0x58025494

08008494 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8008494:	2800      	cmp	r0, #0
 8008496:	d05f      	beq.n	8008558 <HAL_DMA_Abort_IT+0xc4>
{
 8008498:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800849a:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 800849e:	4603      	mov	r3, r0
 80084a0:	2a02      	cmp	r2, #2
 80084a2:	d155      	bne.n	8008550 <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80084a4:	6801      	ldr	r1, [r0, #0]
 80084a6:	4a57      	ldr	r2, [pc, #348]	; (8008604 <HAL_DMA_Abort_IT+0x170>)
 80084a8:	4291      	cmp	r1, r2
 80084aa:	d048      	beq.n	800853e <HAL_DMA_Abort_IT+0xaa>
 80084ac:	3218      	adds	r2, #24
 80084ae:	4291      	cmp	r1, r2
 80084b0:	d045      	beq.n	800853e <HAL_DMA_Abort_IT+0xaa>
 80084b2:	3230      	adds	r2, #48	; 0x30
 80084b4:	4c54      	ldr	r4, [pc, #336]	; (8008608 <HAL_DMA_Abort_IT+0x174>)
 80084b6:	4855      	ldr	r0, [pc, #340]	; (800860c <HAL_DMA_Abort_IT+0x178>)
 80084b8:	42a1      	cmp	r1, r4
 80084ba:	bf18      	it	ne
 80084bc:	4291      	cmpne	r1, r2
 80084be:	f104 0448 	add.w	r4, r4, #72	; 0x48
 80084c2:	bf0c      	ite	eq
 80084c4:	2201      	moveq	r2, #1
 80084c6:	2200      	movne	r2, #0
 80084c8:	4281      	cmp	r1, r0
 80084ca:	bf08      	it	eq
 80084cc:	f042 0201 	orreq.w	r2, r2, #1
 80084d0:	3030      	adds	r0, #48	; 0x30
 80084d2:	42a1      	cmp	r1, r4
 80084d4:	bf08      	it	eq
 80084d6:	f042 0201 	orreq.w	r2, r2, #1
 80084da:	3430      	adds	r4, #48	; 0x30
 80084dc:	4281      	cmp	r1, r0
 80084de:	bf08      	it	eq
 80084e0:	f042 0201 	orreq.w	r2, r2, #1
 80084e4:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80084e8:	42a1      	cmp	r1, r4
 80084ea:	bf08      	it	eq
 80084ec:	f042 0201 	orreq.w	r2, r2, #1
 80084f0:	f504 745c 	add.w	r4, r4, #880	; 0x370
 80084f4:	4281      	cmp	r1, r0
 80084f6:	bf08      	it	eq
 80084f8:	f042 0201 	orreq.w	r2, r2, #1
 80084fc:	3030      	adds	r0, #48	; 0x30
 80084fe:	42a1      	cmp	r1, r4
 8008500:	bf08      	it	eq
 8008502:	f042 0201 	orreq.w	r2, r2, #1
 8008506:	3430      	adds	r4, #48	; 0x30
 8008508:	4281      	cmp	r1, r0
 800850a:	bf08      	it	eq
 800850c:	f042 0201 	orreq.w	r2, r2, #1
 8008510:	3030      	adds	r0, #48	; 0x30
 8008512:	42a1      	cmp	r1, r4
 8008514:	bf08      	it	eq
 8008516:	f042 0201 	orreq.w	r2, r2, #1
 800851a:	3430      	adds	r4, #48	; 0x30
 800851c:	4281      	cmp	r1, r0
 800851e:	bf08      	it	eq
 8008520:	f042 0201 	orreq.w	r2, r2, #1
 8008524:	3030      	adds	r0, #48	; 0x30
 8008526:	42a1      	cmp	r1, r4
 8008528:	bf08      	it	eq
 800852a:	f042 0201 	orreq.w	r2, r2, #1
 800852e:	4281      	cmp	r1, r0
 8008530:	bf08      	it	eq
 8008532:	f042 0201 	orreq.w	r2, r2, #1
 8008536:	b912      	cbnz	r2, 800853e <HAL_DMA_Abort_IT+0xaa>
 8008538:	4a35      	ldr	r2, [pc, #212]	; (8008610 <HAL_DMA_Abort_IT+0x17c>)
 800853a:	4291      	cmp	r1, r2
 800853c:	d10e      	bne.n	800855c <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 800853e:	2204      	movs	r2, #4
  return HAL_OK;
 8008540:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8008542:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8008546:	680b      	ldr	r3, [r1, #0]
 8008548:	f023 0301 	bic.w	r3, r3, #1
 800854c:	600b      	str	r3, [r1, #0]
}
 800854e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008550:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8008552:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008554:	655a      	str	r2, [r3, #84]	; 0x54
}
 8008556:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8008558:	2001      	movs	r0, #1
}
 800855a:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800855c:	4a2d      	ldr	r2, [pc, #180]	; (8008614 <HAL_DMA_Abort_IT+0x180>)
 800855e:	4d2e      	ldr	r5, [pc, #184]	; (8008618 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008560:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008562:	42a9      	cmp	r1, r5
 8008564:	bf18      	it	ne
 8008566:	4291      	cmpne	r1, r2
 8008568:	4c2c      	ldr	r4, [pc, #176]	; (800861c <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800856a:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800856e:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8008572:	bf0c      	ite	eq
 8008574:	2201      	moveq	r2, #1
 8008576:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008578:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800857a:	42a1      	cmp	r1, r4
 800857c:	bf08      	it	eq
 800857e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8008582:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008584:	3428      	adds	r4, #40	; 0x28
 8008586:	42a9      	cmp	r1, r5
 8008588:	bf08      	it	eq
 800858a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800858e:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008592:	42a1      	cmp	r1, r4
 8008594:	bf08      	it	eq
 8008596:	f042 0201 	orreq.w	r2, r2, #1
 800859a:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 800859c:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800859e:	42a1      	cmp	r1, r4
 80085a0:	bf08      	it	eq
 80085a2:	f042 0201 	orreq.w	r2, r2, #1
 80085a6:	481e      	ldr	r0, [pc, #120]	; (8008620 <HAL_DMA_Abort_IT+0x18c>)
 80085a8:	4281      	cmp	r1, r0
 80085aa:	bf08      	it	eq
 80085ac:	f042 0201 	orreq.w	r2, r2, #1
 80085b0:	b912      	cbnz	r2, 80085b8 <HAL_DMA_Abort_IT+0x124>
 80085b2:	4a1c      	ldr	r2, [pc, #112]	; (8008624 <HAL_DMA_Abort_IT+0x190>)
 80085b4:	4291      	cmp	r1, r2
 80085b6:	d117      	bne.n	80085e8 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085b8:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80085ba:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085bc:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80085c0:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085c2:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80085c6:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085ca:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80085cc:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085ce:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80085d0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80085d2:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 80085d6:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80085d8:	b132      	cbz	r2, 80085e8 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80085da:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80085dc:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80085e0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80085e4:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80085e6:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80085e8:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 80085ea:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 80085ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 80085ee:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80085f2:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 80085f6:	b11a      	cbz	r2, 8008600 <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 80085f8:	4618      	mov	r0, r3
 80085fa:	4790      	blx	r2
  return HAL_OK;
 80085fc:	4620      	mov	r0, r4
}
 80085fe:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8008600:	4610      	mov	r0, r2
}
 8008602:	bd38      	pop	{r3, r4, r5, pc}
 8008604:	40020010 	.word	0x40020010
 8008608:	40020040 	.word	0x40020040
 800860c:	40020070 	.word	0x40020070
 8008610:	400204b8 	.word	0x400204b8
 8008614:	5802541c 	.word	0x5802541c
 8008618:	58025408 	.word	0x58025408
 800861c:	58025430 	.word	0x58025430
 8008620:	58025480 	.word	0x58025480
 8008624:	58025494 	.word	0x58025494

08008628 <HAL_DMA_IRQHandler>:
{
 8008628:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t count = 0U;
 800862c:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 800862e:	4b9c      	ldr	r3, [pc, #624]	; (80088a0 <HAL_DMA_IRQHandler+0x278>)
{
 8008630:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008632:	4e9c      	ldr	r6, [pc, #624]	; (80088a4 <HAL_DMA_IRQHandler+0x27c>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8008634:	681d      	ldr	r5, [r3, #0]
{
 8008636:	4681      	mov	r9, r0
  __IO uint32_t count = 0U;
 8008638:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800863a:	6803      	ldr	r3, [r0, #0]
 800863c:	4a9a      	ldr	r2, [pc, #616]	; (80088a8 <HAL_DMA_IRQHandler+0x280>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800863e:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008640:	4293      	cmp	r3, r2
 8008642:	bf18      	it	ne
 8008644:	42b3      	cmpne	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 8008646:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008648:	bf08      	it	eq
 800864a:	2601      	moveq	r6, #1
  tmpisr_bdma = regs_bdma->ISR;
 800864c:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800864e:	bf18      	it	ne
 8008650:	2600      	movne	r6, #0
 8008652:	d045      	beq.n	80086e0 <HAL_DMA_IRQHandler+0xb8>
 8008654:	3218      	adds	r2, #24
 8008656:	4895      	ldr	r0, [pc, #596]	; (80088ac <HAL_DMA_IRQHandler+0x284>)
 8008658:	4283      	cmp	r3, r0
 800865a:	bf18      	it	ne
 800865c:	4293      	cmpne	r3, r2
 800865e:	f100 0018 	add.w	r0, r0, #24
 8008662:	bf0c      	ite	eq
 8008664:	2201      	moveq	r2, #1
 8008666:	2200      	movne	r2, #0
 8008668:	4283      	cmp	r3, r0
 800866a:	bf08      	it	eq
 800866c:	f042 0201 	orreq.w	r2, r2, #1
 8008670:	3018      	adds	r0, #24
 8008672:	4283      	cmp	r3, r0
 8008674:	bf08      	it	eq
 8008676:	f042 0201 	orreq.w	r2, r2, #1
 800867a:	3018      	adds	r0, #24
 800867c:	4283      	cmp	r3, r0
 800867e:	bf08      	it	eq
 8008680:	f042 0201 	orreq.w	r2, r2, #1
 8008684:	3018      	adds	r0, #24
 8008686:	4283      	cmp	r3, r0
 8008688:	bf08      	it	eq
 800868a:	f042 0201 	orreq.w	r2, r2, #1
 800868e:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8008692:	4283      	cmp	r3, r0
 8008694:	bf08      	it	eq
 8008696:	f042 0201 	orreq.w	r2, r2, #1
 800869a:	3018      	adds	r0, #24
 800869c:	4283      	cmp	r3, r0
 800869e:	bf08      	it	eq
 80086a0:	f042 0201 	orreq.w	r2, r2, #1
 80086a4:	3018      	adds	r0, #24
 80086a6:	4283      	cmp	r3, r0
 80086a8:	bf08      	it	eq
 80086aa:	f042 0201 	orreq.w	r2, r2, #1
 80086ae:	3018      	adds	r0, #24
 80086b0:	4283      	cmp	r3, r0
 80086b2:	bf08      	it	eq
 80086b4:	f042 0201 	orreq.w	r2, r2, #1
 80086b8:	3018      	adds	r0, #24
 80086ba:	4283      	cmp	r3, r0
 80086bc:	bf08      	it	eq
 80086be:	f042 0201 	orreq.w	r2, r2, #1
 80086c2:	3018      	adds	r0, #24
 80086c4:	4283      	cmp	r3, r0
 80086c6:	bf08      	it	eq
 80086c8:	f042 0201 	orreq.w	r2, r2, #1
 80086cc:	3018      	adds	r0, #24
 80086ce:	4283      	cmp	r3, r0
 80086d0:	bf08      	it	eq
 80086d2:	f042 0201 	orreq.w	r2, r2, #1
 80086d6:	b91a      	cbnz	r2, 80086e0 <HAL_DMA_IRQHandler+0xb8>
 80086d8:	4a75      	ldr	r2, [pc, #468]	; (80088b0 <HAL_DMA_IRQHandler+0x288>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	f040 8250 	bne.w	8008b80 <HAL_DMA_IRQHandler+0x558>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80086e0:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
 80086e4:	2208      	movs	r2, #8
 80086e6:	f001 0c1f 	and.w	ip, r1, #31
 80086ea:	fa02 f20c 	lsl.w	r2, r2, ip
 80086ee:	4217      	tst	r7, r2
 80086f0:	f040 8188 	bne.w	8008a04 <HAL_DMA_IRQHandler+0x3dc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80086f4:	fa27 f20c 	lsr.w	r2, r7, ip
 80086f8:	07d2      	lsls	r2, r2, #31
 80086fa:	d50c      	bpl.n	8008716 <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80086fc:	695a      	ldr	r2, [r3, #20]
 80086fe:	0610      	lsls	r0, r2, #24
 8008700:	d509      	bpl.n	8008716 <HAL_DMA_IRQHandler+0xee>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008702:	2201      	movs	r2, #1
 8008704:	fa02 f20c 	lsl.w	r2, r2, ip
 8008708:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800870a:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 800870e:	f042 0202 	orr.w	r2, r2, #2
 8008712:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008716:	f04f 0e04 	mov.w	lr, #4
 800871a:	fa0e f00c 	lsl.w	r0, lr, ip
 800871e:	4238      	tst	r0, r7
 8008720:	d05b      	beq.n	80087da <HAL_DMA_IRQHandler+0x1b2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008722:	2e00      	cmp	r6, #0
 8008724:	d14f      	bne.n	80087c6 <HAL_DMA_IRQHandler+0x19e>
 8008726:	4a61      	ldr	r2, [pc, #388]	; (80088ac <HAL_DMA_IRQHandler+0x284>)
 8008728:	f8df 8188 	ldr.w	r8, [pc, #392]	; 80088b4 <HAL_DMA_IRQHandler+0x28c>
 800872c:	4543      	cmp	r3, r8
 800872e:	bf18      	it	ne
 8008730:	4293      	cmpne	r3, r2
 8008732:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8008736:	bf0c      	ite	eq
 8008738:	2201      	moveq	r2, #1
 800873a:	2200      	movne	r2, #0
 800873c:	4543      	cmp	r3, r8
 800873e:	bf08      	it	eq
 8008740:	f042 0201 	orreq.w	r2, r2, #1
 8008744:	f108 0818 	add.w	r8, r8, #24
 8008748:	4543      	cmp	r3, r8
 800874a:	bf08      	it	eq
 800874c:	f042 0201 	orreq.w	r2, r2, #1
 8008750:	f108 0818 	add.w	r8, r8, #24
 8008754:	4543      	cmp	r3, r8
 8008756:	bf08      	it	eq
 8008758:	f042 0201 	orreq.w	r2, r2, #1
 800875c:	f108 0818 	add.w	r8, r8, #24
 8008760:	4543      	cmp	r3, r8
 8008762:	bf08      	it	eq
 8008764:	f042 0201 	orreq.w	r2, r2, #1
 8008768:	f508 7856 	add.w	r8, r8, #856	; 0x358
 800876c:	4543      	cmp	r3, r8
 800876e:	bf08      	it	eq
 8008770:	f042 0201 	orreq.w	r2, r2, #1
 8008774:	f108 0818 	add.w	r8, r8, #24
 8008778:	4543      	cmp	r3, r8
 800877a:	bf08      	it	eq
 800877c:	f042 0201 	orreq.w	r2, r2, #1
 8008780:	f108 0818 	add.w	r8, r8, #24
 8008784:	4543      	cmp	r3, r8
 8008786:	bf08      	it	eq
 8008788:	f042 0201 	orreq.w	r2, r2, #1
 800878c:	f108 0818 	add.w	r8, r8, #24
 8008790:	4543      	cmp	r3, r8
 8008792:	bf08      	it	eq
 8008794:	f042 0201 	orreq.w	r2, r2, #1
 8008798:	f108 0818 	add.w	r8, r8, #24
 800879c:	4543      	cmp	r3, r8
 800879e:	bf08      	it	eq
 80087a0:	f042 0201 	orreq.w	r2, r2, #1
 80087a4:	f108 0818 	add.w	r8, r8, #24
 80087a8:	4543      	cmp	r3, r8
 80087aa:	bf08      	it	eq
 80087ac:	f042 0201 	orreq.w	r2, r2, #1
 80087b0:	f108 0818 	add.w	r8, r8, #24
 80087b4:	4543      	cmp	r3, r8
 80087b6:	bf08      	it	eq
 80087b8:	f042 0201 	orreq.w	r2, r2, #1
 80087bc:	b91a      	cbnz	r2, 80087c6 <HAL_DMA_IRQHandler+0x19e>
 80087be:	4a3c      	ldr	r2, [pc, #240]	; (80088b0 <HAL_DMA_IRQHandler+0x288>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	f040 8219 	bne.w	8008bf8 <HAL_DMA_IRQHandler+0x5d0>
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	0792      	lsls	r2, r2, #30
 80087ca:	d506      	bpl.n	80087da <HAL_DMA_IRQHandler+0x1b2>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80087cc:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80087ce:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 80087d2:	f042 0204 	orr.w	r2, r2, #4
 80087d6:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80087da:	2210      	movs	r2, #16
 80087dc:	fa02 fc0c 	lsl.w	ip, r2, ip
 80087e0:	ea1c 0f07 	tst.w	ip, r7
 80087e4:	d06c      	beq.n	80088c0 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80087e6:	2e00      	cmp	r6, #0
 80087e8:	d145      	bne.n	8008876 <HAL_DMA_IRQHandler+0x24e>
 80087ea:	4a30      	ldr	r2, [pc, #192]	; (80088ac <HAL_DMA_IRQHandler+0x284>)
 80087ec:	4e31      	ldr	r6, [pc, #196]	; (80088b4 <HAL_DMA_IRQHandler+0x28c>)
 80087ee:	42b3      	cmp	r3, r6
 80087f0:	bf18      	it	ne
 80087f2:	4293      	cmpne	r3, r2
 80087f4:	f106 0630 	add.w	r6, r6, #48	; 0x30
 80087f8:	bf0c      	ite	eq
 80087fa:	2201      	moveq	r2, #1
 80087fc:	2200      	movne	r2, #0
 80087fe:	42b3      	cmp	r3, r6
 8008800:	bf08      	it	eq
 8008802:	f042 0201 	orreq.w	r2, r2, #1
 8008806:	3618      	adds	r6, #24
 8008808:	42b3      	cmp	r3, r6
 800880a:	bf08      	it	eq
 800880c:	f042 0201 	orreq.w	r2, r2, #1
 8008810:	3618      	adds	r6, #24
 8008812:	42b3      	cmp	r3, r6
 8008814:	bf08      	it	eq
 8008816:	f042 0201 	orreq.w	r2, r2, #1
 800881a:	3618      	adds	r6, #24
 800881c:	42b3      	cmp	r3, r6
 800881e:	bf08      	it	eq
 8008820:	f042 0201 	orreq.w	r2, r2, #1
 8008824:	f506 7656 	add.w	r6, r6, #856	; 0x358
 8008828:	42b3      	cmp	r3, r6
 800882a:	bf08      	it	eq
 800882c:	f042 0201 	orreq.w	r2, r2, #1
 8008830:	3618      	adds	r6, #24
 8008832:	42b3      	cmp	r3, r6
 8008834:	bf08      	it	eq
 8008836:	f042 0201 	orreq.w	r2, r2, #1
 800883a:	3618      	adds	r6, #24
 800883c:	42b3      	cmp	r3, r6
 800883e:	bf08      	it	eq
 8008840:	f042 0201 	orreq.w	r2, r2, #1
 8008844:	3618      	adds	r6, #24
 8008846:	42b3      	cmp	r3, r6
 8008848:	bf08      	it	eq
 800884a:	f042 0201 	orreq.w	r2, r2, #1
 800884e:	3618      	adds	r6, #24
 8008850:	42b3      	cmp	r3, r6
 8008852:	bf08      	it	eq
 8008854:	f042 0201 	orreq.w	r2, r2, #1
 8008858:	3618      	adds	r6, #24
 800885a:	42b3      	cmp	r3, r6
 800885c:	bf08      	it	eq
 800885e:	f042 0201 	orreq.w	r2, r2, #1
 8008862:	3618      	adds	r6, #24
 8008864:	42b3      	cmp	r3, r6
 8008866:	bf08      	it	eq
 8008868:	f042 0201 	orreq.w	r2, r2, #1
 800886c:	b91a      	cbnz	r2, 8008876 <HAL_DMA_IRQHandler+0x24e>
 800886e:	4a10      	ldr	r2, [pc, #64]	; (80088b0 <HAL_DMA_IRQHandler+0x288>)
 8008870:	4293      	cmp	r3, r2
 8008872:	f040 81c9 	bne.w	8008c08 <HAL_DMA_IRQHandler+0x5e0>
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	0710      	lsls	r0, r2, #28
 800887a:	d521      	bpl.n	80088c0 <HAL_DMA_IRQHandler+0x298>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800887c:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	0356      	lsls	r6, r2, #13
 8008884:	f100 814c 	bmi.w	8008b20 <HAL_DMA_IRQHandler+0x4f8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	05d2      	lsls	r2, r2, #23
 800888c:	d403      	bmi.n	8008896 <HAL_DMA_IRQHandler+0x26e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	f022 0208 	bic.w	r2, r2, #8
 8008894:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8008896:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 800889a:	b18b      	cbz	r3, 80088c0 <HAL_DMA_IRQHandler+0x298>
 800889c:	e00c      	b.n	80088b8 <HAL_DMA_IRQHandler+0x290>
 800889e:	bf00      	nop
 80088a0:	24000310 	.word	0x24000310
 80088a4:	40020010 	.word	0x40020010
 80088a8:	40020028 	.word	0x40020028
 80088ac:	40020058 	.word	0x40020058
 80088b0:	400204b8 	.word	0x400204b8
 80088b4:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 80088b8:	4648      	mov	r0, r9
 80088ba:	4798      	blx	r3
 80088bc:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80088c0:	f001 011f 	and.w	r1, r1, #31
 80088c4:	2620      	movs	r6, #32
 80088c6:	408e      	lsls	r6, r1
 80088c8:	423e      	tst	r6, r7
 80088ca:	d068      	beq.n	800899e <HAL_DMA_IRQHandler+0x376>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80088cc:	f8d9 2000 	ldr.w	r2, [r9]
 80088d0:	4ba5      	ldr	r3, [pc, #660]	; (8008b68 <HAL_DMA_IRQHandler+0x540>)
 80088d2:	4fa6      	ldr	r7, [pc, #664]	; (8008b6c <HAL_DMA_IRQHandler+0x544>)
 80088d4:	42ba      	cmp	r2, r7
 80088d6:	bf18      	it	ne
 80088d8:	429a      	cmpne	r2, r3
 80088da:	f107 0718 	add.w	r7, r7, #24
 80088de:	bf0c      	ite	eq
 80088e0:	2301      	moveq	r3, #1
 80088e2:	2300      	movne	r3, #0
 80088e4:	42ba      	cmp	r2, r7
 80088e6:	bf08      	it	eq
 80088e8:	f043 0301 	orreq.w	r3, r3, #1
 80088ec:	3718      	adds	r7, #24
 80088ee:	42ba      	cmp	r2, r7
 80088f0:	bf08      	it	eq
 80088f2:	f043 0301 	orreq.w	r3, r3, #1
 80088f6:	3718      	adds	r7, #24
 80088f8:	42ba      	cmp	r2, r7
 80088fa:	bf08      	it	eq
 80088fc:	f043 0301 	orreq.w	r3, r3, #1
 8008900:	3718      	adds	r7, #24
 8008902:	42ba      	cmp	r2, r7
 8008904:	bf08      	it	eq
 8008906:	f043 0301 	orreq.w	r3, r3, #1
 800890a:	3718      	adds	r7, #24
 800890c:	42ba      	cmp	r2, r7
 800890e:	bf08      	it	eq
 8008910:	f043 0301 	orreq.w	r3, r3, #1
 8008914:	3718      	adds	r7, #24
 8008916:	42ba      	cmp	r2, r7
 8008918:	bf08      	it	eq
 800891a:	f043 0301 	orreq.w	r3, r3, #1
 800891e:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8008922:	42ba      	cmp	r2, r7
 8008924:	bf08      	it	eq
 8008926:	f043 0301 	orreq.w	r3, r3, #1
 800892a:	3718      	adds	r7, #24
 800892c:	42ba      	cmp	r2, r7
 800892e:	bf08      	it	eq
 8008930:	f043 0301 	orreq.w	r3, r3, #1
 8008934:	3718      	adds	r7, #24
 8008936:	42ba      	cmp	r2, r7
 8008938:	bf08      	it	eq
 800893a:	f043 0301 	orreq.w	r3, r3, #1
 800893e:	3718      	adds	r7, #24
 8008940:	42ba      	cmp	r2, r7
 8008942:	bf08      	it	eq
 8008944:	f043 0301 	orreq.w	r3, r3, #1
 8008948:	3718      	adds	r7, #24
 800894a:	42ba      	cmp	r2, r7
 800894c:	bf08      	it	eq
 800894e:	f043 0301 	orreq.w	r3, r3, #1
 8008952:	3718      	adds	r7, #24
 8008954:	42ba      	cmp	r2, r7
 8008956:	bf08      	it	eq
 8008958:	f043 0301 	orreq.w	r3, r3, #1
 800895c:	3718      	adds	r7, #24
 800895e:	42ba      	cmp	r2, r7
 8008960:	bf08      	it	eq
 8008962:	f043 0301 	orreq.w	r3, r3, #1
 8008966:	b91b      	cbnz	r3, 8008970 <HAL_DMA_IRQHandler+0x348>
 8008968:	4b81      	ldr	r3, [pc, #516]	; (8008b70 <HAL_DMA_IRQHandler+0x548>)
 800896a:	429a      	cmp	r2, r3
 800896c:	f040 8162 	bne.w	8008c34 <HAL_DMA_IRQHandler+0x60c>
 8008970:	6813      	ldr	r3, [r2, #0]
 8008972:	06db      	lsls	r3, r3, #27
 8008974:	d513      	bpl.n	800899e <HAL_DMA_IRQHandler+0x376>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008976:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008978:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 800897c:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800897e:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008980:	f000 80ae 	beq.w	8008ae0 <HAL_DMA_IRQHandler+0x4b8>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008984:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008988:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800898a:	f000 80d3 	beq.w	8008b34 <HAL_DMA_IRQHandler+0x50c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800898e:	031c      	lsls	r4, r3, #12
 8008990:	f140 80de 	bpl.w	8008b50 <HAL_DMA_IRQHandler+0x528>
          if(hdma->XferCpltCallback != NULL)
 8008994:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8008998:	b10b      	cbz	r3, 800899e <HAL_DMA_IRQHandler+0x376>
            hdma->XferCpltCallback(hdma);
 800899a:	4648      	mov	r0, r9
 800899c:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800899e:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	f000 80b9 	beq.w	8008b1a <HAL_DMA_IRQHandler+0x4f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80089a8:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 80089ac:	07d8      	lsls	r0, r3, #31
 80089ae:	d51f      	bpl.n	80089f0 <HAL_DMA_IRQHandler+0x3c8>
        __HAL_DMA_DISABLE(hdma);
 80089b0:	f8d9 2000 	ldr.w	r2, [r9]
        hdma->State = HAL_DMA_STATE_ABORT;
 80089b4:	2104      	movs	r1, #4
 80089b6:	f889 1035 	strb.w	r1, [r9, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 80089ba:	6813      	ldr	r3, [r2, #0]
 80089bc:	f023 0301 	bic.w	r3, r3, #1
 80089c0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80089c2:	4b6c      	ldr	r3, [pc, #432]	; (8008b74 <HAL_DMA_IRQHandler+0x54c>)
 80089c4:	fba3 3505 	umull	r3, r5, r3, r5
 80089c8:	0aad      	lsrs	r5, r5, #10
 80089ca:	e002      	b.n	80089d2 <HAL_DMA_IRQHandler+0x3aa>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80089cc:	6813      	ldr	r3, [r2, #0]
 80089ce:	07d9      	lsls	r1, r3, #31
 80089d0:	d504      	bpl.n	80089dc <HAL_DMA_IRQHandler+0x3b4>
          if (++count > timeout)
 80089d2:	9b01      	ldr	r3, [sp, #4]
 80089d4:	3301      	adds	r3, #1
 80089d6:	42ab      	cmp	r3, r5
 80089d8:	9301      	str	r3, [sp, #4]
 80089da:	d9f7      	bls.n	80089cc <HAL_DMA_IRQHandler+0x3a4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80089dc:	6813      	ldr	r3, [r2, #0]
 80089de:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80089e0:	bf4c      	ite	mi
 80089e2:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80089e4:	2301      	movpl	r3, #1
 80089e6:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80089ea:	2300      	movs	r3, #0
 80089ec:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 80089f0:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f000 8090 	beq.w	8008b1a <HAL_DMA_IRQHandler+0x4f2>
          hdma->XferCpltCallback(hdma);
 80089fa:	4648      	mov	r0, r9
}
 80089fc:	b003      	add	sp, #12
 80089fe:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
          hdma->XferCpltCallback(hdma);
 8008a02:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008a04:	6818      	ldr	r0, [r3, #0]
 8008a06:	0740      	lsls	r0, r0, #29
 8008a08:	d50a      	bpl.n	8008a20 <HAL_DMA_IRQHandler+0x3f8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008a0a:	6818      	ldr	r0, [r3, #0]
 8008a0c:	f020 0004 	bic.w	r0, r0, #4
 8008a10:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008a12:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008a14:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8008a18:	f042 0201 	orr.w	r2, r2, #1
 8008a1c:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008a20:	fa27 f20c 	lsr.w	r2, r7, ip
 8008a24:	07d2      	lsls	r2, r2, #31
 8008a26:	f57f ae76 	bpl.w	8008716 <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008a2a:	4a53      	ldr	r2, [pc, #332]	; (8008b78 <HAL_DMA_IRQHandler+0x550>)
 8008a2c:	4853      	ldr	r0, [pc, #332]	; (8008b7c <HAL_DMA_IRQHandler+0x554>)
 8008a2e:	4283      	cmp	r3, r0
 8008a30:	bf18      	it	ne
 8008a32:	4293      	cmpne	r3, r2
 8008a34:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8008a38:	bf0c      	ite	eq
 8008a3a:	2201      	moveq	r2, #1
 8008a3c:	2200      	movne	r2, #0
 8008a3e:	4283      	cmp	r3, r0
 8008a40:	bf08      	it	eq
 8008a42:	f042 0201 	orreq.w	r2, r2, #1
 8008a46:	3018      	adds	r0, #24
 8008a48:	4283      	cmp	r3, r0
 8008a4a:	bf08      	it	eq
 8008a4c:	f042 0201 	orreq.w	r2, r2, #1
 8008a50:	3018      	adds	r0, #24
 8008a52:	4283      	cmp	r3, r0
 8008a54:	bf08      	it	eq
 8008a56:	f042 0201 	orreq.w	r2, r2, #1
 8008a5a:	3018      	adds	r0, #24
 8008a5c:	4283      	cmp	r3, r0
 8008a5e:	bf08      	it	eq
 8008a60:	f042 0201 	orreq.w	r2, r2, #1
 8008a64:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8008a68:	4283      	cmp	r3, r0
 8008a6a:	bf08      	it	eq
 8008a6c:	f042 0201 	orreq.w	r2, r2, #1
 8008a70:	3018      	adds	r0, #24
 8008a72:	4283      	cmp	r3, r0
 8008a74:	bf08      	it	eq
 8008a76:	f042 0201 	orreq.w	r2, r2, #1
 8008a7a:	3018      	adds	r0, #24
 8008a7c:	4283      	cmp	r3, r0
 8008a7e:	bf08      	it	eq
 8008a80:	f042 0201 	orreq.w	r2, r2, #1
 8008a84:	3018      	adds	r0, #24
 8008a86:	4283      	cmp	r3, r0
 8008a88:	bf08      	it	eq
 8008a8a:	f042 0201 	orreq.w	r2, r2, #1
 8008a8e:	3018      	adds	r0, #24
 8008a90:	4283      	cmp	r3, r0
 8008a92:	bf08      	it	eq
 8008a94:	f042 0201 	orreq.w	r2, r2, #1
 8008a98:	3018      	adds	r0, #24
 8008a9a:	4283      	cmp	r3, r0
 8008a9c:	bf08      	it	eq
 8008a9e:	f042 0201 	orreq.w	r2, r2, #1
 8008aa2:	3018      	adds	r0, #24
 8008aa4:	4283      	cmp	r3, r0
 8008aa6:	bf08      	it	eq
 8008aa8:	f042 0201 	orreq.w	r2, r2, #1
 8008aac:	3018      	adds	r0, #24
 8008aae:	4283      	cmp	r3, r0
 8008ab0:	bf08      	it	eq
 8008ab2:	f042 0201 	orreq.w	r2, r2, #1
 8008ab6:	2a00      	cmp	r2, #0
 8008ab8:	f47f ae20 	bne.w	80086fc <HAL_DMA_IRQHandler+0xd4>
 8008abc:	2e00      	cmp	r6, #0
 8008abe:	f47f ae1d 	bne.w	80086fc <HAL_DMA_IRQHandler+0xd4>
 8008ac2:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008ac4:	2204      	movs	r2, #4
 8008ac6:	fa02 f20c 	lsl.w	r2, r2, ip
 8008aca:	423a      	tst	r2, r7
 8008acc:	f040 8094 	bne.w	8008bf8 <HAL_DMA_IRQHandler+0x5d0>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008ad0:	2210      	movs	r2, #16
 8008ad2:	fa02 fc0c 	lsl.w	ip, r2, ip
 8008ad6:	ea17 0f0c 	tst.w	r7, ip
 8008ada:	f43f aef1 	beq.w	80088c0 <HAL_DMA_IRQHandler+0x298>
 8008ade:	e684      	b.n	80087ea <HAL_DMA_IRQHandler+0x1c2>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008ae0:	f023 0316 	bic.w	r3, r3, #22
 8008ae4:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008ae6:	6953      	ldr	r3, [r2, #20]
 8008ae8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008aec:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008aee:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8008af2:	b39b      	cbz	r3, 8008b5c <HAL_DMA_IRQHandler+0x534>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008af4:	6813      	ldr	r3, [r2, #0]
 8008af6:	f023 0308 	bic.w	r3, r3, #8
 8008afa:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008afc:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8008afe:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 8008b00:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008b02:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8008b06:	f8d9 3050 	ldr.w	r3, [r9, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008b0a:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8008b0c:	f889 5035 	strb.w	r5, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8008b10:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f47f af70 	bne.w	80089fa <HAL_DMA_IRQHandler+0x3d2>
}
 8008b1a:	b003      	add	sp, #12
 8008b1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	0318      	lsls	r0, r3, #12
 8008b24:	f57f aeb7 	bpl.w	8008896 <HAL_DMA_IRQHandler+0x26e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008b28:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f47f aec3 	bne.w	80088b8 <HAL_DMA_IRQHandler+0x290>
 8008b32:	e6c5      	b.n	80088c0 <HAL_DMA_IRQHandler+0x298>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008b34:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8008b38:	f47f af2c 	bne.w	8008994 <HAL_DMA_IRQHandler+0x36c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008b3c:	6811      	ldr	r1, [r2, #0]
 8008b3e:	f021 0110 	bic.w	r1, r1, #16
 8008b42:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8008b44:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8008b46:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8008b4a:	f889 2035 	strb.w	r2, [r9, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8008b4e:	e721      	b.n	8008994 <HAL_DMA_IRQHandler+0x36c>
            if(hdma->XferM1CpltCallback != NULL)
 8008b50:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f47f af20 	bne.w	800899a <HAL_DMA_IRQHandler+0x372>
 8008b5a:	e720      	b.n	800899e <HAL_DMA_IRQHandler+0x376>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008b5c:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1c7      	bne.n	8008af4 <HAL_DMA_IRQHandler+0x4cc>
 8008b64:	e7ca      	b.n	8008afc <HAL_DMA_IRQHandler+0x4d4>
 8008b66:	bf00      	nop
 8008b68:	40020010 	.word	0x40020010
 8008b6c:	40020028 	.word	0x40020028
 8008b70:	400204b8 	.word	0x400204b8
 8008b74:	1b4e81b5 	.word	0x1b4e81b5
 8008b78:	40020058 	.word	0x40020058
 8008b7c:	40020040 	.word	0x40020040
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008b80:	4a4e      	ldr	r2, [pc, #312]	; (8008cbc <HAL_DMA_IRQHandler+0x694>)
 8008b82:	4d4f      	ldr	r5, [pc, #316]	; (8008cc0 <HAL_DMA_IRQHandler+0x698>)
 8008b84:	42ab      	cmp	r3, r5
 8008b86:	bf18      	it	ne
 8008b88:	4293      	cmpne	r3, r2
 8008b8a:	f105 0514 	add.w	r5, r5, #20
 8008b8e:	bf0c      	ite	eq
 8008b90:	2201      	moveq	r2, #1
 8008b92:	2200      	movne	r2, #0
 8008b94:	42ab      	cmp	r3, r5
 8008b96:	bf08      	it	eq
 8008b98:	f042 0201 	orreq.w	r2, r2, #1
 8008b9c:	3514      	adds	r5, #20
 8008b9e:	42ab      	cmp	r3, r5
 8008ba0:	bf08      	it	eq
 8008ba2:	f042 0201 	orreq.w	r2, r2, #1
 8008ba6:	3514      	adds	r5, #20
 8008ba8:	42ab      	cmp	r3, r5
 8008baa:	bf08      	it	eq
 8008bac:	f042 0201 	orreq.w	r2, r2, #1
 8008bb0:	3514      	adds	r5, #20
 8008bb2:	42ab      	cmp	r3, r5
 8008bb4:	bf08      	it	eq
 8008bb6:	f042 0201 	orreq.w	r2, r2, #1
 8008bba:	3514      	adds	r5, #20
 8008bbc:	42ab      	cmp	r3, r5
 8008bbe:	bf08      	it	eq
 8008bc0:	f042 0201 	orreq.w	r2, r2, #1
 8008bc4:	b912      	cbnz	r2, 8008bcc <HAL_DMA_IRQHandler+0x5a4>
 8008bc6:	4a3f      	ldr	r2, [pc, #252]	; (8008cc4 <HAL_DMA_IRQHandler+0x69c>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d1a6      	bne.n	8008b1a <HAL_DMA_IRQHandler+0x4f2>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008bcc:	f8d9 505c 	ldr.w	r5, [r9, #92]	; 0x5c
 8008bd0:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008bd2:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008bd4:	f005 051f 	and.w	r5, r5, #31
 8008bd8:	40ae      	lsls	r6, r5
 8008bda:	420e      	tst	r6, r1
 8008bdc:	d019      	beq.n	8008c12 <HAL_DMA_IRQHandler+0x5ea>
 8008bde:	0757      	lsls	r7, r2, #29
 8008be0:	d517      	bpl.n	8008c12 <HAL_DMA_IRQHandler+0x5ea>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008be2:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008be4:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008be6:	d54b      	bpl.n	8008c80 <HAL_DMA_IRQHandler+0x658>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008be8:	03d1      	lsls	r1, r2, #15
 8008bea:	d44f      	bmi.n	8008c8c <HAL_DMA_IRQHandler+0x664>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008bec:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f47f af02 	bne.w	80089fa <HAL_DMA_IRQHandler+0x3d2>
 8008bf6:	e790      	b.n	8008b1a <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008bf8:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008bfa:	2210      	movs	r2, #16
 8008bfc:	fa02 fc0c 	lsl.w	ip, r2, ip
 8008c00:	ea17 0f0c 	tst.w	r7, ip
 8008c04:	f43f ae5c 	beq.w	80088c0 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	0752      	lsls	r2, r2, #29
 8008c0c:	f57f ae58 	bpl.w	80088c0 <HAL_DMA_IRQHandler+0x298>
 8008c10:	e634      	b.n	800887c <HAL_DMA_IRQHandler+0x254>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008c12:	2602      	movs	r6, #2
 8008c14:	40ae      	lsls	r6, r5
 8008c16:	420e      	tst	r6, r1
 8008c18:	d011      	beq.n	8008c3e <HAL_DMA_IRQHandler+0x616>
 8008c1a:	0797      	lsls	r7, r2, #30
 8008c1c:	d50f      	bpl.n	8008c3e <HAL_DMA_IRQHandler+0x616>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008c1e:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c20:	0414      	lsls	r4, r2, #16
 8008c22:	d539      	bpl.n	8008c98 <HAL_DMA_IRQHandler+0x670>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008c24:	03d0      	lsls	r0, r2, #15
 8008c26:	d443      	bmi.n	8008cb0 <HAL_DMA_IRQHandler+0x688>
          if(hdma->XferM1CpltCallback != NULL)
 8008c28:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	f47f aee4 	bne.w	80089fa <HAL_DMA_IRQHandler+0x3d2>
 8008c32:	e772      	b.n	8008b1a <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008c34:	6813      	ldr	r3, [r2, #0]
 8008c36:	079f      	lsls	r7, r3, #30
 8008c38:	f57f aeb1 	bpl.w	800899e <HAL_DMA_IRQHandler+0x376>
 8008c3c:	e69b      	b.n	8008976 <HAL_DMA_IRQHandler+0x34e>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008c3e:	2608      	movs	r6, #8
 8008c40:	40ae      	lsls	r6, r5
 8008c42:	420e      	tst	r6, r1
 8008c44:	f43f af69 	beq.w	8008b1a <HAL_DMA_IRQHandler+0x4f2>
 8008c48:	0711      	lsls	r1, r2, #28
 8008c4a:	f57f af66 	bpl.w	8008b1a <HAL_DMA_IRQHandler+0x4f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c4e:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8008c50:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008c52:	f022 020e 	bic.w	r2, r2, #14
 8008c56:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008c58:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8008c5a:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008c5e:	fa03 f505 	lsl.w	r5, r3, r5
 8008c62:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008c64:	f8c9 3054 	str.w	r3, [r9, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8008c68:	f889 1034 	strb.w	r1, [r9, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8008c6c:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8008c70:	2a00      	cmp	r2, #0
 8008c72:	f43f af52 	beq.w	8008b1a <HAL_DMA_IRQHandler+0x4f2>
        hdma->XferErrorCallback(hdma);
 8008c76:	4648      	mov	r0, r9
}
 8008c78:	b003      	add	sp, #12
 8008c7a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        hdma->XferErrorCallback(hdma);
 8008c7e:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008c80:	0692      	lsls	r2, r2, #26
 8008c82:	d403      	bmi.n	8008c8c <HAL_DMA_IRQHandler+0x664>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	f022 0204 	bic.w	r2, r2, #4
 8008c8a:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8008c8c:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f47f aeb2 	bne.w	80089fa <HAL_DMA_IRQHandler+0x3d2>
 8008c96:	e740      	b.n	8008b1a <HAL_DMA_IRQHandler+0x4f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008c98:	f012 0220 	ands.w	r2, r2, #32
 8008c9c:	d108      	bne.n	8008cb0 <HAL_DMA_IRQHandler+0x688>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008c9e:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8008ca0:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008ca2:	f021 010a 	bic.w	r1, r1, #10
 8008ca6:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8008ca8:	f889 4035 	strb.w	r4, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8008cac:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8008cb0:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	f47f aea0 	bne.w	80089fa <HAL_DMA_IRQHandler+0x3d2>
 8008cba:	e72e      	b.n	8008b1a <HAL_DMA_IRQHandler+0x4f2>
 8008cbc:	58025408 	.word	0x58025408
 8008cc0:	5802541c 	.word	0x5802541c
 8008cc4:	58025494 	.word	0x58025494

08008cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008ccc:	680c      	ldr	r4, [r1, #0]
{
 8008cce:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008cd0:	2c00      	cmp	r4, #0
 8008cd2:	f000 80a6 	beq.w	8008e22 <HAL_GPIO_Init+0x15a>
 8008cd6:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008cda:	4f8e      	ldr	r7, [pc, #568]	; (8008f14 <HAL_GPIO_Init+0x24c>)
  uint32_t position = 0x00U;
 8008cdc:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008cde:	2201      	movs	r2, #1
 8008ce0:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8008ce2:	ea12 0e04 	ands.w	lr, r2, r4
 8008ce6:	f000 8095 	beq.w	8008e14 <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008cea:	684d      	ldr	r5, [r1, #4]
 8008cec:	f005 0903 	and.w	r9, r5, #3
 8008cf0:	f109 36ff 	add.w	r6, r9, #4294967295
 8008cf4:	2e01      	cmp	r6, #1
 8008cf6:	f240 8097 	bls.w	8008e28 <HAL_GPIO_Init+0x160>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008cfa:	f1b9 0f03 	cmp.w	r9, #3
 8008cfe:	f040 80d1 	bne.w	8008ea4 <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008d02:	fa09 f20c 	lsl.w	r2, r9, ip
 8008d06:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 8008d0a:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d0c:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008d10:	ea06 0808 	and.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d14:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 8008d18:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d1a:	d07b      	beq.n	8008e14 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d1c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8008d20:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d24:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d28:	f042 0202 	orr.w	r2, r2, #2
 8008d2c:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d30:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d34:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8008d38:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 8008d3c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8008d40:	f002 0202 	and.w	r2, r2, #2
 8008d44:	9201      	str	r2, [sp, #4]
 8008d46:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d48:	220f      	movs	r2, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 8008d4a:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d4e:	fa02 f209 	lsl.w	r2, r2, r9
 8008d52:	ea26 0202 	bic.w	r2, r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008d56:	4e70      	ldr	r6, [pc, #448]	; (8008f18 <HAL_GPIO_Init+0x250>)
 8008d58:	42b0      	cmp	r0, r6
 8008d5a:	d029      	beq.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008d5c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008d60:	42b0      	cmp	r0, r6
 8008d62:	f000 80ac 	beq.w	8008ebe <HAL_GPIO_Init+0x1f6>
 8008d66:	4e6d      	ldr	r6, [pc, #436]	; (8008f1c <HAL_GPIO_Init+0x254>)
 8008d68:	42b0      	cmp	r0, r6
 8008d6a:	f000 80ae 	beq.w	8008eca <HAL_GPIO_Init+0x202>
 8008d6e:	4e6c      	ldr	r6, [pc, #432]	; (8008f20 <HAL_GPIO_Init+0x258>)
 8008d70:	42b0      	cmp	r0, r6
 8008d72:	f000 809e 	beq.w	8008eb2 <HAL_GPIO_Init+0x1ea>
 8008d76:	4e6b      	ldr	r6, [pc, #428]	; (8008f24 <HAL_GPIO_Init+0x25c>)
 8008d78:	42b0      	cmp	r0, r6
 8008d7a:	f000 80b2 	beq.w	8008ee2 <HAL_GPIO_Init+0x21a>
 8008d7e:	4e6a      	ldr	r6, [pc, #424]	; (8008f28 <HAL_GPIO_Init+0x260>)
 8008d80:	42b0      	cmp	r0, r6
 8008d82:	f000 80b4 	beq.w	8008eee <HAL_GPIO_Init+0x226>
 8008d86:	4e69      	ldr	r6, [pc, #420]	; (8008f2c <HAL_GPIO_Init+0x264>)
 8008d88:	42b0      	cmp	r0, r6
 8008d8a:	f000 80a4 	beq.w	8008ed6 <HAL_GPIO_Init+0x20e>
 8008d8e:	4e68      	ldr	r6, [pc, #416]	; (8008f30 <HAL_GPIO_Init+0x268>)
 8008d90:	42b0      	cmp	r0, r6
 8008d92:	f000 80b2 	beq.w	8008efa <HAL_GPIO_Init+0x232>
 8008d96:	4e67      	ldr	r6, [pc, #412]	; (8008f34 <HAL_GPIO_Init+0x26c>)
 8008d98:	42b0      	cmp	r0, r6
 8008d9a:	f000 80b4 	beq.w	8008f06 <HAL_GPIO_Init+0x23e>
 8008d9e:	4e66      	ldr	r6, [pc, #408]	; (8008f38 <HAL_GPIO_Init+0x270>)
 8008da0:	42b0      	cmp	r0, r6
 8008da2:	bf0c      	ite	eq
 8008da4:	2609      	moveq	r6, #9
 8008da6:	260a      	movne	r6, #10
 8008da8:	fa06 f909 	lsl.w	r9, r6, r9
 8008dac:	ea42 0209 	orr.w	r2, r2, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008db0:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008db4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008db8:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8008dba:	ea6f 080e 	mvn.w	r8, lr
        temp = EXTI->RTSR1;
 8008dbe:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8008dc0:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8008dc4:	bf54      	ite	pl
 8008dc6:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8008dca:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 8008dce:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008dd0:	02aa      	lsls	r2, r5, #10
        temp = EXTI->FTSR1;
 8008dd2:	6876      	ldr	r6, [r6, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8008dd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8008dd8:	bf54      	ite	pl
 8008dda:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8008dde:	ea4e 0606 	orrmi.w	r6, lr, r6
        EXTI->FTSR1 = temp;
 8008de2:	6056      	str	r6, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008de4:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008de8:	03aa      	lsls	r2, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008dea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8008dee:	bf54      	ite	pl
 8008df0:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8008df4:	ea4e 0606 	orrmi.w	r6, lr, r6

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008df8:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008dfa:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8008dfe:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8008e02:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 8008e06:	bf54      	ite	pl
 8008e08:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 8008e0c:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8008e10:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 8008e14:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008e16:	f10c 0c02 	add.w	ip, ip, #2
 8008e1a:	fa34 f203 	lsrs.w	r2, r4, r3
 8008e1e:	f47f af5e 	bne.w	8008cde <HAL_GPIO_Init+0x16>
  }
}
 8008e22:	b003      	add	sp, #12
 8008e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008e28:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 8008e2c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008e2e:	fa08 f80c 	lsl.w	r8, r8, ip
 8008e32:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008e36:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008e38:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008e3c:	fa06 f60c 	lsl.w	r6, r6, ip
 8008e40:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8008e44:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e46:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 8008e4a:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e4e:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e50:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e54:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8008e56:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8008e58:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e5a:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e5e:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e60:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e64:	fa06 f60c 	lsl.w	r6, r6, ip
 8008e68:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 8008e6c:	fa09 f20c 	lsl.w	r2, r9, ip
 8008e70:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e72:	f47f af4a 	bne.w	8008d0a <HAL_GPIO_Init+0x42>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e76:	f003 0607 	and.w	r6, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8008e7a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e7e:	ea4f 0b86 	mov.w	fp, r6, lsl #2
 8008e82:	260f      	movs	r6, #15
 8008e84:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8008e88:	fa06 f60b 	lsl.w	r6, r6, fp
        temp = GPIOx->AFR[position >> 3U];
 8008e8c:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e90:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e94:	690e      	ldr	r6, [r1, #16]
 8008e96:	fa06 f60b 	lsl.w	r6, r6, fp
 8008e9a:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8008e9e:	f8c9 6020 	str.w	r6, [r9, #32]
 8008ea2:	e732      	b.n	8008d0a <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008ea4:	f04f 0803 	mov.w	r8, #3
 8008ea8:	fa08 f80c 	lsl.w	r8, r8, ip
 8008eac:	ea6f 0808 	mvn.w	r8, r8
 8008eb0:	e7d2      	b.n	8008e58 <HAL_GPIO_Init+0x190>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008eb2:	2603      	movs	r6, #3
 8008eb4:	fa06 f909 	lsl.w	r9, r6, r9
 8008eb8:	ea42 0209 	orr.w	r2, r2, r9
 8008ebc:	e778      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008ebe:	2601      	movs	r6, #1
 8008ec0:	fa06 f909 	lsl.w	r9, r6, r9
 8008ec4:	ea42 0209 	orr.w	r2, r2, r9
 8008ec8:	e772      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008eca:	2602      	movs	r6, #2
 8008ecc:	fa06 f909 	lsl.w	r9, r6, r9
 8008ed0:	ea42 0209 	orr.w	r2, r2, r9
 8008ed4:	e76c      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008ed6:	2606      	movs	r6, #6
 8008ed8:	fa06 f909 	lsl.w	r9, r6, r9
 8008edc:	ea42 0209 	orr.w	r2, r2, r9
 8008ee0:	e766      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008ee2:	2604      	movs	r6, #4
 8008ee4:	fa06 f909 	lsl.w	r9, r6, r9
 8008ee8:	ea42 0209 	orr.w	r2, r2, r9
 8008eec:	e760      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008eee:	2605      	movs	r6, #5
 8008ef0:	fa06 f909 	lsl.w	r9, r6, r9
 8008ef4:	ea42 0209 	orr.w	r2, r2, r9
 8008ef8:	e75a      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008efa:	2607      	movs	r6, #7
 8008efc:	fa06 f909 	lsl.w	r9, r6, r9
 8008f00:	ea42 0209 	orr.w	r2, r2, r9
 8008f04:	e754      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008f06:	2608      	movs	r6, #8
 8008f08:	fa06 f909 	lsl.w	r9, r6, r9
 8008f0c:	ea42 0209 	orr.w	r2, r2, r9
 8008f10:	e74e      	b.n	8008db0 <HAL_GPIO_Init+0xe8>
 8008f12:	bf00      	nop
 8008f14:	58024400 	.word	0x58024400
 8008f18:	58020000 	.word	0x58020000
 8008f1c:	58020800 	.word	0x58020800
 8008f20:	58020c00 	.word	0x58020c00
 8008f24:	58021000 	.word	0x58021000
 8008f28:	58021400 	.word	0x58021400
 8008f2c:	58021800 	.word	0x58021800
 8008f30:	58021c00 	.word	0x58021c00
 8008f34:	58022000 	.word	0x58022000
 8008f38:	58022400 	.word	0x58022400

08008f3c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008f3c:	6903      	ldr	r3, [r0, #16]
 8008f3e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8008f40:	bf14      	ite	ne
 8008f42:	2001      	movne	r0, #1
 8008f44:	2000      	moveq	r0, #0
 8008f46:	4770      	bx	lr

08008f48 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008f48:	b902      	cbnz	r2, 8008f4c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008f4a:	0409      	lsls	r1, r1, #16
 8008f4c:	6181      	str	r1, [r0, #24]
  }
}
 8008f4e:	4770      	bx	lr

08008f50 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8008f50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f54:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8008f58:	4201      	tst	r1, r0
 8008f5a:	d100      	bne.n	8008f5e <HAL_GPIO_EXTI_IRQHandler+0xe>
 8008f5c:	4770      	bx	lr
{
 8008f5e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008f60:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008f64:	f7f8 fafc 	bl	8001560 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8008f68:	bd08      	pop	{r3, pc}
 8008f6a:	bf00      	nop

08008f6c <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	d05e      	beq.n	800902e <HAL_LPTIM_Init+0xc2>
{
 8008f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008f72:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8008f76:	4604      	mov	r4, r0
 8008f78:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d051      	beq.n	8009024 <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008f80:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008f82:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008f84:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008f88:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008f8c:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 8008f8e:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008f90:	d03c      	beq.n	800900c <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008f92:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 8008f96:	d039      	beq.n	800900c <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008f98:	6962      	ldr	r2, [r4, #20]
 8008f9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d003      	beq.n	8008faa <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008fa2:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8008fa6:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008faa:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 8008fac:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008fae:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 8008fb0:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8008fb2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008fb4:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008fb6:	4e22      	ldr	r6, [pc, #136]	; (8009040 <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 8008fb8:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008fba:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008fbc:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008fbe:	b1ed      	cbz	r5, 8008ffc <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008fc0:	2d01      	cmp	r5, #1
 8008fc2:	d11f      	bne.n	8009004 <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008fc4:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 8008fc8:	4328      	orrs	r0, r5
 8008fca:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008fcc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008fd0:	4282      	cmp	r2, r0
 8008fd2:	d004      	beq.n	8008fde <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008fd4:	69a0      	ldr	r0, [r4, #24]
 8008fd6:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 8008fd8:	69e0      	ldr	r0, [r4, #28]
 8008fda:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008fdc:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8008fde:	4a19      	ldr	r2, [pc, #100]	; (8009044 <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 8008fe0:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8008fe2:	4291      	cmp	r1, r2
 8008fe4:	d015      	beq.n	8009012 <HAL_LPTIM_Init+0xa6>
 8008fe6:	4b18      	ldr	r3, [pc, #96]	; (8009048 <HAL_LPTIM_Init+0xdc>)
 8008fe8:	4299      	cmp	r1, r3
 8008fea:	d012      	beq.n	8009012 <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8008fec:	4b17      	ldr	r3, [pc, #92]	; (800904c <HAL_LPTIM_Init+0xe0>)
 8008fee:	4299      	cmp	r1, r3
 8008ff0:	d01f      	beq.n	8009032 <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008ff2:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8008ff4:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008ff6:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8008ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008ffc:	69e0      	ldr	r0, [r4, #28]
 8008ffe:	6925      	ldr	r5, [r4, #16]
 8009000:	4328      	orrs	r0, r5
 8009002:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009004:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 8009008:	d1e0      	bne.n	8008fcc <HAL_LPTIM_Init+0x60>
 800900a:	e7db      	b.n	8008fc4 <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800900c:	f020 001e 	bic.w	r0, r0, #30
 8009010:	e7c2      	b.n	8008f98 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8009012:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8009016:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8009018:	4313      	orrs	r3, r2
 800901a:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800901c:	2301      	movs	r3, #1
 800901e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8009022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8009024:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8009028:	f7fc fbbe 	bl	80057a8 <HAL_LPTIM_MspInit>
 800902c:	e7a8      	b.n	8008f80 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 800902e:	2001      	movs	r0, #1
}
 8009030:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8009032:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8009034:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8009036:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009038:	2301      	movs	r3, #1
 800903a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800903e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009040:	ff19f1fe 	.word	0xff19f1fe
 8009044:	40002400 	.word	0x40002400
 8009048:	58002400 	.word	0x58002400
 800904c:	58002800 	.word	0x58002800

08009050 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009052:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009054:	2800      	cmp	r0, #0
 8009056:	f000 8088 	beq.w	800916a <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800905a:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
 800905e:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8009060:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009062:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009066:	2b00      	cmp	r3, #0
 8009068:	d079      	beq.n	800915e <HAL_PCD_Init+0x10e>
 800906a:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800906c:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800906e:	462e      	mov	r6, r5
 8009070:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8009072:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009076:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009078:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800907a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800907e:	bf08      	it	eq
 8009080:	60eb      	streq	r3, [r5, #12]
  __HAL_PCD_DISABLE(hpcd);
 8009082:	f004 fdcb 	bl	800dc1c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009086:	f856 eb10 	ldr.w	lr, [r6], #16
 800908a:	46b4      	mov	ip, r6
 800908c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009090:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009092:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009098:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800909c:	e884 0003 	stmia.w	r4, {r0, r1}
 80090a0:	4670      	mov	r0, lr
 80090a2:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80090a6:	f004 fc95 	bl	800d9d4 <USB_CoreInit>
 80090aa:	4604      	mov	r4, r0
 80090ac:	b130      	cbz	r0, 80090bc <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 80090ae:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 80090b0:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80090b2:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 80090b4:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 80090b8:	b00b      	add	sp, #44	; 0x2c
 80090ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80090bc:	4601      	mov	r1, r0
 80090be:	6828      	ldr	r0, [r5, #0]
 80090c0:	f004 fdb4 	bl	800dc2c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090c4:	6868      	ldr	r0, [r5, #4]
 80090c6:	b358      	cbz	r0, 8009120 <HAL_PCD_Init+0xd0>
 80090c8:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 80090ca:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80090ce:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 80090d0:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090d4:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 80090d8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 80090dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80090e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090e4:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 80090e8:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090ec:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80090ee:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 80090f2:	64d9      	str	r1, [r3, #76]	; 0x4c
    hpcd->IN_ep[i].xfer_buff = 0U;
 80090f4:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090f8:	d3ea      	bcc.n	80090d0 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 80090fa:	2200      	movs	r2, #0
 80090fc:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009100:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8009102:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8009106:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800910a:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800910c:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009110:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009112:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009116:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800911a:	e9c3 22a1 	strd	r2, r2, [r3, #644]	; 0x284
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800911e:	d3ed      	bcc.n	80090fc <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009120:	466c      	mov	r4, sp
 8009122:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8009124:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009126:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8009128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800912a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800912e:	e884 0003 	stmia.w	r4, {r0, r1}
 8009132:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8009136:	6828      	ldr	r0, [r5, #0]
 8009138:	f004 fdae 	bl	800dc98 <USB_DevInit>
 800913c:	4604      	mov	r4, r0
 800913e:	2800      	cmp	r0, #0
 8009140:	d1b5      	bne.n	80090ae <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 8009142:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8009144:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8009146:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800914a:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800914c:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 8009150:	d00f      	beq.n	8009172 <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8009152:	6828      	ldr	r0, [r5, #0]
 8009154:	f005 f9d6 	bl	800e504 <USB_DevDisconnect>
}
 8009158:	4620      	mov	r0, r4
 800915a:	b00b      	add	sp, #44	; 0x2c
 800915c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800915e:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 8009162:	f006 fb31 	bl	800f7c8 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 8009166:	6828      	ldr	r0, [r5, #0]
 8009168:	e780      	b.n	800906c <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800916a:	2401      	movs	r4, #1
}
 800916c:	4620      	mov	r0, r4
 800916e:	b00b      	add	sp, #44	; 0x2c
 8009170:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009172:	4628      	mov	r0, r5
 8009174:	f000 ff50 	bl	800a018 <HAL_PCDEx_ActivateLPM>
 8009178:	e7eb      	b.n	8009152 <HAL_PCD_Init+0x102>
 800917a:	bf00      	nop

0800917c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800917c:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 800917e:	f890 34bc 	ldrb.w	r3, [r0, #1212]	; 0x4bc
{
 8009182:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009184:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009186:	2b01      	cmp	r3, #1
 8009188:	d017      	beq.n	80091ba <HAL_PCD_Start+0x3e>
 800918a:	2301      	movs	r3, #1
 800918c:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8009190:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8009192:	05db      	lsls	r3, r3, #23
 8009194:	d402      	bmi.n	800919c <HAL_PCD_Start+0x20>
 8009196:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009198:	2b01      	cmp	r3, #1
 800919a:	d009      	beq.n	80091b0 <HAL_PCD_Start+0x34>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 800919c:	f004 fd36 	bl	800dc0c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80091a0:	6820      	ldr	r0, [r4, #0]
 80091a2:	f005 f99f 	bl	800e4e4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80091a6:	2300      	movs	r3, #0

  return HAL_OK;
 80091a8:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 80091aa:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 80091ae:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80091b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80091b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091b6:	6383      	str	r3, [r0, #56]	; 0x38
 80091b8:	e7f0      	b.n	800919c <HAL_PCD_Start+0x20>
  __HAL_LOCK(hpcd);
 80091ba:	2002      	movs	r0, #2
}
 80091bc:	bd10      	pop	{r4, pc}
 80091be:	bf00      	nop

080091c0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80091c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80091c4:	6805      	ldr	r5, [r0, #0]
{
 80091c6:	b089      	sub	sp, #36	; 0x24
 80091c8:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80091ca:	4628      	mov	r0, r5
 80091cc:	f005 f9d8 	bl	800e580 <USB_GetMode>
 80091d0:	b110      	cbz	r0, 80091d8 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
    }
  }
}
 80091d2:	b009      	add	sp, #36	; 0x24
 80091d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80091d8:	4683      	mov	fp, r0
 80091da:	6820      	ldr	r0, [r4, #0]
 80091dc:	f005 f9a2 	bl	800e524 <USB_ReadInterrupts>
 80091e0:	2800      	cmp	r0, #0
 80091e2:	d0f6      	beq.n	80091d2 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80091e4:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 80091e8:	f505 6200 	add.w	r2, r5, #2048	; 0x800
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80091ec:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80091ee:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80091f2:	9202      	str	r2, [sp, #8]
 80091f4:	f8c4 34fc 	str.w	r3, [r4, #1276]	; 0x4fc
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80091f8:	f005 f994 	bl	800e524 <USB_ReadInterrupts>
 80091fc:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009200:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009202:	d003      	beq.n	800920c <HAL_PCD_IRQHandler+0x4c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009204:	6943      	ldr	r3, [r0, #20]
 8009206:	f003 0302 	and.w	r3, r3, #2
 800920a:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800920c:	f005 f98a 	bl	800e524 <USB_ReadInterrupts>
 8009210:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009214:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009216:	d012      	beq.n	800923e <HAL_PCD_IRQHandler+0x7e>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009218:	6983      	ldr	r3, [r0, #24]
 800921a:	f023 0310 	bic.w	r3, r3, #16
 800921e:	6183      	str	r3, [r0, #24]
      RegVal = USBx->GRXSTSP;
 8009220:	6a2e      	ldr	r6, [r5, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009222:	f3c6 4343 	ubfx	r3, r6, #17, #4
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009226:	f006 070f 	and.w	r7, r6, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800922a:	2b02      	cmp	r3, #2
 800922c:	f000 83e3 	beq.w	80099f6 <HAL_PCD_IRQHandler+0x836>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009230:	2b06      	cmp	r3, #6
 8009232:	f000 8322 	beq.w	800987a <HAL_PCD_IRQHandler+0x6ba>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009236:	6983      	ldr	r3, [r0, #24]
 8009238:	f043 0310 	orr.w	r3, r3, #16
 800923c:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800923e:	f005 f971 	bl	800e524 <USB_ReadInterrupts>
 8009242:	0307      	lsls	r7, r0, #12
 8009244:	f100 8280 	bmi.w	8009748 <HAL_PCD_IRQHandler+0x588>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009248:	6820      	ldr	r0, [r4, #0]
 800924a:	f005 f96b 	bl	800e524 <USB_ReadInterrupts>
 800924e:	0346      	lsls	r6, r0, #13
 8009250:	f100 8228 	bmi.w	80096a4 <HAL_PCD_IRQHandler+0x4e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009254:	6820      	ldr	r0, [r4, #0]
 8009256:	f005 f965 	bl	800e524 <USB_ReadInterrupts>
 800925a:	2800      	cmp	r0, #0
 800925c:	f2c0 819a 	blt.w	8009594 <HAL_PCD_IRQHandler+0x3d4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009260:	6820      	ldr	r0, [r4, #0]
 8009262:	f005 f95f 	bl	800e524 <USB_ReadInterrupts>
 8009266:	0503      	lsls	r3, r0, #20
 8009268:	f100 8157 	bmi.w	800951a <HAL_PCD_IRQHandler+0x35a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800926c:	6820      	ldr	r0, [r4, #0]
 800926e:	f005 f959 	bl	800e524 <USB_ReadInterrupts>
 8009272:	0106      	lsls	r6, r0, #4
 8009274:	d514      	bpl.n	80092a0 <HAL_PCD_IRQHandler+0xe0>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009276:	6822      	ldr	r2, [r4, #0]
 8009278:	6953      	ldr	r3, [r2, #20]
 800927a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800927e:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8009280:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
 8009284:	2b00      	cmp	r3, #0
 8009286:	f040 82ab 	bne.w	80097e0 <HAL_PCD_IRQHandler+0x620>
        hpcd->LPM_State = LPM_L1;
 800928a:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800928c:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800928e:	f884 14f4 	strb.w	r1, [r4, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009292:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009294:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009298:	f8c4 34f8 	str.w	r3, [r4, #1272]	; 0x4f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800929c:	f000 fed4 	bl	800a048 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80092a0:	6820      	ldr	r0, [r4, #0]
 80092a2:	f005 f93f 	bl	800e524 <USB_ReadInterrupts>
 80092a6:	04c0      	lsls	r0, r0, #19
 80092a8:	f100 819e 	bmi.w	80095e8 <HAL_PCD_IRQHandler+0x428>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80092ac:	6820      	ldr	r0, [r4, #0]
 80092ae:	f005 f939 	bl	800e524 <USB_ReadInterrupts>
 80092b2:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80092b6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80092b8:	f040 817f 	bne.w	80095ba <HAL_PCD_IRQHandler+0x3fa>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80092bc:	f005 f932 	bl	800e524 <USB_ReadInterrupts>
 80092c0:	0701      	lsls	r1, r0, #28
 80092c2:	f100 81e6 	bmi.w	8009692 <HAL_PCD_IRQHandler+0x4d2>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80092c6:	6820      	ldr	r0, [r4, #0]
 80092c8:	f005 f92c 	bl	800e524 <USB_ReadInterrupts>
 80092cc:	0602      	lsls	r2, r0, #24
 80092ce:	d571      	bpl.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80092d0:	69aa      	ldr	r2, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80092d2:	6863      	ldr	r3, [r4, #4]
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80092d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80092d8:	2b01      	cmp	r3, #1
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80092da:	61aa      	str	r2, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80092dc:	d96a      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80092de:	f894 22a3 	ldrb.w	r2, [r4, #675]	; 0x2a3
 80092e2:	2a01      	cmp	r2, #1
 80092e4:	f000 83e8 	beq.w	8009ab8 <HAL_PCD_IRQHandler+0x8f8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	d963      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80092ec:	f894 22c7 	ldrb.w	r2, [r4, #711]	; 0x2c7
 80092f0:	2a01      	cmp	r2, #1
 80092f2:	f000 83fc 	beq.w	8009aee <HAL_PCD_IRQHandler+0x92e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	d95c      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80092fa:	f894 22eb 	ldrb.w	r2, [r4, #747]	; 0x2eb
 80092fe:	2a01      	cmp	r2, #1
 8009300:	f000 82b4 	beq.w	800986c <HAL_PCD_IRQHandler+0x6ac>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009304:	2b04      	cmp	r3, #4
 8009306:	d955      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009308:	f894 230f 	ldrb.w	r2, [r4, #783]	; 0x30f
 800930c:	2a01      	cmp	r2, #1
 800930e:	f000 82c7 	beq.w	80098a0 <HAL_PCD_IRQHandler+0x6e0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009312:	2b05      	cmp	r3, #5
 8009314:	d94e      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009316:	f894 2333 	ldrb.w	r2, [r4, #819]	; 0x333
 800931a:	2a01      	cmp	r2, #1
 800931c:	f000 8424 	beq.w	8009b68 <HAL_PCD_IRQHandler+0x9a8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009320:	2b06      	cmp	r3, #6
 8009322:	d947      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009324:	f894 2357 	ldrb.w	r2, [r4, #855]	; 0x357
 8009328:	2a01      	cmp	r2, #1
 800932a:	f000 8431 	beq.w	8009b90 <HAL_PCD_IRQHandler+0x9d0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800932e:	2b07      	cmp	r3, #7
 8009330:	d940      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009332:	f894 237b 	ldrb.w	r2, [r4, #891]	; 0x37b
 8009336:	2a01      	cmp	r2, #1
 8009338:	f000 8448 	beq.w	8009bcc <HAL_PCD_IRQHandler+0xa0c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800933c:	2b08      	cmp	r3, #8
 800933e:	d939      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009340:	f894 239f 	ldrb.w	r2, [r4, #927]	; 0x39f
 8009344:	2a01      	cmp	r2, #1
 8009346:	f000 8455 	beq.w	8009bf4 <HAL_PCD_IRQHandler+0xa34>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800934a:	2b09      	cmp	r3, #9
 800934c:	d932      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800934e:	f894 23c3 	ldrb.w	r2, [r4, #963]	; 0x3c3
 8009352:	2a01      	cmp	r2, #1
 8009354:	f000 8462 	beq.w	8009c1c <HAL_PCD_IRQHandler+0xa5c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009358:	2b0a      	cmp	r3, #10
 800935a:	d92b      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800935c:	f894 23e7 	ldrb.w	r2, [r4, #999]	; 0x3e7
 8009360:	2a01      	cmp	r2, #1
 8009362:	f000 846f 	beq.w	8009c44 <HAL_PCD_IRQHandler+0xa84>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009366:	2b0b      	cmp	r3, #11
 8009368:	d924      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800936a:	f894 240b 	ldrb.w	r2, [r4, #1035]	; 0x40b
 800936e:	2a01      	cmp	r2, #1
 8009370:	f000 847c 	beq.w	8009c6c <HAL_PCD_IRQHandler+0xaac>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009374:	2b0c      	cmp	r3, #12
 8009376:	d91d      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009378:	f894 242f 	ldrb.w	r2, [r4, #1071]	; 0x42f
 800937c:	2a01      	cmp	r2, #1
 800937e:	f000 847d 	beq.w	8009c7c <HAL_PCD_IRQHandler+0xabc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009382:	2b0d      	cmp	r3, #13
 8009384:	d916      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009386:	f894 2453 	ldrb.w	r2, [r4, #1107]	; 0x453
 800938a:	2a01      	cmp	r2, #1
 800938c:	f000 849d 	beq.w	8009cca <HAL_PCD_IRQHandler+0xb0a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009390:	2b0e      	cmp	r3, #14
 8009392:	d90f      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009394:	f894 2477 	ldrb.w	r2, [r4, #1143]	; 0x477
 8009398:	2a01      	cmp	r2, #1
 800939a:	f000 84a4 	beq.w	8009ce6 <HAL_PCD_IRQHandler+0xb26>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800939e:	2b0f      	cmp	r3, #15
 80093a0:	d908      	bls.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80093a2:	f894 349b 	ldrb.w	r3, [r4, #1179]	; 0x49b
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d104      	bne.n	80093b4 <HAL_PCD_IRQHandler+0x1f4>
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80093aa:	f504 6193 	add.w	r1, r4, #1176	; 0x498
 80093ae:	6820      	ldr	r0, [r4, #0]
 80093b0:	f004 ffa6 	bl	800e300 <USB_EPStopXfer>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80093b4:	6820      	ldr	r0, [r4, #0]
 80093b6:	f005 f8b5 	bl	800e524 <USB_ReadInterrupts>
 80093ba:	02c3      	lsls	r3, r0, #11
 80093bc:	f140 80ab 	bpl.w	8009516 <HAL_PCD_IRQHandler+0x356>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80093c0:	6863      	ldr	r3, [r4, #4]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	f240 8089 	bls.w	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093c8:	f894 2064 	ldrb.w	r2, [r4, #100]	; 0x64
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80093cc:	f8d5 1920 	ldr.w	r1, [r5, #2336]	; 0x920
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093d0:	2a01      	cmp	r2, #1
 80093d2:	f000 8214 	beq.w	80097fe <HAL_PCD_IRQHandler+0x63e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d97f      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093da:	f894 2088 	ldrb.w	r2, [r4, #136]	; 0x88
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80093de:	f8d5 1940 	ldr.w	r1, [r5, #2368]	; 0x940
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093e2:	2a01      	cmp	r2, #1
 80093e4:	f000 821e 	beq.w	8009824 <HAL_PCD_IRQHandler+0x664>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80093e8:	2b03      	cmp	r3, #3
 80093ea:	d976      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093ec:	f894 20ac 	ldrb.w	r2, [r4, #172]	; 0xac
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80093f0:	f8d5 1960 	ldr.w	r1, [r5, #2400]	; 0x960
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093f4:	2a01      	cmp	r2, #1
 80093f6:	f000 8221 	beq.w	800983c <HAL_PCD_IRQHandler+0x67c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80093fa:	2b04      	cmp	r3, #4
 80093fc:	d96d      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80093fe:	f894 20d0 	ldrb.w	r2, [r4, #208]	; 0xd0
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009402:	f8d5 1980 	ldr.w	r1, [r5, #2432]	; 0x980
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009406:	2a01      	cmp	r2, #1
 8009408:	f000 8224 	beq.w	8009854 <HAL_PCD_IRQHandler+0x694>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800940c:	2b05      	cmp	r3, #5
 800940e:	d964      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009410:	f894 20f4 	ldrb.w	r2, [r4, #244]	; 0xf4
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009414:	f8d5 19a0 	ldr.w	r1, [r5, #2464]	; 0x9a0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009418:	2a01      	cmp	r2, #1
 800941a:	f000 8341 	beq.w	8009aa0 <HAL_PCD_IRQHandler+0x8e0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800941e:	2b06      	cmp	r3, #6
 8009420:	d95b      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009422:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009426:	f8d5 19c0 	ldr.w	r1, [r5, #2496]	; 0x9c0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800942a:	2a01      	cmp	r2, #1
 800942c:	f000 8353 	beq.w	8009ad6 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009430:	2b07      	cmp	r3, #7
 8009432:	d952      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009434:	f894 213c 	ldrb.w	r2, [r4, #316]	; 0x13c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009438:	f8d5 19e0 	ldr.w	r1, [r5, #2528]	; 0x9e0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800943c:	2a01      	cmp	r2, #1
 800943e:	f000 835e 	beq.w	8009afe <HAL_PCD_IRQHandler+0x93e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009442:	2b08      	cmp	r3, #8
 8009444:	d949      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009446:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800944a:	f8d5 1a00 	ldr.w	r1, [r5, #2560]	; 0xa00
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800944e:	2a01      	cmp	r2, #1
 8009450:	f000 8361 	beq.w	8009b16 <HAL_PCD_IRQHandler+0x956>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009454:	2b09      	cmp	r3, #9
 8009456:	d940      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009458:	f894 2184 	ldrb.w	r2, [r4, #388]	; 0x184
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800945c:	f8d5 1a20 	ldr.w	r1, [r5, #2592]	; 0xa20
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009460:	2a01      	cmp	r2, #1
 8009462:	f000 836c 	beq.w	8009b3e <HAL_PCD_IRQHandler+0x97e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009466:	2b0a      	cmp	r3, #10
 8009468:	d937      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800946a:	f894 21a8 	ldrb.w	r2, [r4, #424]	; 0x1a8
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800946e:	f8d5 1a40 	ldr.w	r1, [r5, #2624]	; 0xa40
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009472:	2a01      	cmp	r2, #1
 8009474:	f000 8380 	beq.w	8009b78 <HAL_PCD_IRQHandler+0x9b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009478:	2b0b      	cmp	r3, #11
 800947a:	d92e      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800947c:	f894 21cc 	ldrb.w	r2, [r4, #460]	; 0x1cc
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009480:	f8d5 1a60 	ldr.w	r1, [r5, #2656]	; 0xa60
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009484:	2a01      	cmp	r2, #1
 8009486:	f000 8395 	beq.w	8009bb4 <HAL_PCD_IRQHandler+0x9f4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800948a:	2b0c      	cmp	r3, #12
 800948c:	d925      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800948e:	f894 21f0 	ldrb.w	r2, [r4, #496]	; 0x1f0
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009492:	f8d5 1a80 	ldr.w	r1, [r5, #2688]	; 0xa80
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009496:	2a01      	cmp	r2, #1
 8009498:	f000 83a0 	beq.w	8009bdc <HAL_PCD_IRQHandler+0xa1c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800949c:	2b0d      	cmp	r3, #13
 800949e:	d91c      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80094a0:	f894 2214 	ldrb.w	r2, [r4, #532]	; 0x214
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80094a4:	f8d5 1aa0 	ldr.w	r1, [r5, #2720]	; 0xaa0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80094a8:	2a01      	cmp	r2, #1
 80094aa:	f000 83ab 	beq.w	8009c04 <HAL_PCD_IRQHandler+0xa44>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80094ae:	2b0e      	cmp	r3, #14
 80094b0:	d913      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80094b2:	f894 2238 	ldrb.w	r2, [r4, #568]	; 0x238
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80094b6:	f8d5 1ac0 	ldr.w	r1, [r5, #2752]	; 0xac0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80094ba:	2a01      	cmp	r2, #1
 80094bc:	f000 83b6 	beq.w	8009c2c <HAL_PCD_IRQHandler+0xa6c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80094c0:	2b0f      	cmp	r3, #15
 80094c2:	d90a      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80094c4:	f894 225c 	ldrb.w	r2, [r4, #604]	; 0x25c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80094c8:	f8d5 1ae0 	ldr.w	r1, [r5, #2784]	; 0xae0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80094cc:	2a01      	cmp	r2, #1
 80094ce:	f000 83c1 	beq.w	8009c54 <HAL_PCD_IRQHandler+0xa94>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80094d2:	2b10      	cmp	r3, #16
 80094d4:	d901      	bls.n	80094da <HAL_PCD_IRQHandler+0x31a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80094d6:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80094da:	6820      	ldr	r0, [r4, #0]
 80094dc:	6943      	ldr	r3, [r0, #20]
 80094de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80094e2:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80094e4:	f005 f81e 	bl	800e524 <USB_ReadInterrupts>
 80094e8:	0287      	lsls	r7, r0, #10
 80094ea:	d421      	bmi.n	8009530 <HAL_PCD_IRQHandler+0x370>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80094ec:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80094ee:	f005 f819 	bl	800e524 <USB_ReadInterrupts>
 80094f2:	0040      	lsls	r0, r0, #1
 80094f4:	f100 80c4 	bmi.w	8009680 <HAL_PCD_IRQHandler+0x4c0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80094f8:	6820      	ldr	r0, [r4, #0]
 80094fa:	f005 f813 	bl	800e524 <USB_ReadInterrupts>
 80094fe:	0741      	lsls	r1, r0, #29
 8009500:	f57f ae67 	bpl.w	80091d2 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8009504:	6823      	ldr	r3, [r4, #0]
 8009506:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009508:	076a      	lsls	r2, r5, #29
 800950a:	f100 8295 	bmi.w	8009a38 <HAL_PCD_IRQHandler+0x878>
      hpcd->Instance->GOTGINT |= RegVal;
 800950e:	685a      	ldr	r2, [r3, #4]
 8009510:	432a      	orrs	r2, r5
 8009512:	605a      	str	r2, [r3, #4]
 8009514:	e65d      	b.n	80091d2 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009516:	6820      	ldr	r0, [r4, #0]
 8009518:	e7e4      	b.n	80094e4 <HAL_PCD_IRQHandler+0x324>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800951a:	9b02      	ldr	r3, [sp, #8]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	07df      	lsls	r7, r3, #31
 8009520:	f100 8286 	bmi.w	8009a30 <HAL_PCD_IRQHandler+0x870>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009524:	6820      	ldr	r0, [r4, #0]
 8009526:	6943      	ldr	r3, [r0, #20]
 8009528:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800952c:	6143      	str	r3, [r0, #20]
 800952e:	e69e      	b.n	800926e <HAL_PCD_IRQHandler+0xae>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009530:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8009534:	f1bc 0f01 	cmp.w	ip, #1
 8009538:	d926      	bls.n	8009588 <HAL_PCD_IRQHandler+0x3c8>
 800953a:	f505 6232 	add.w	r2, r5, #2848	; 0xb20
 800953e:	4623      	mov	r3, r4
 8009540:	2101      	movs	r1, #1
 8009542:	e004      	b.n	800954e <HAL_PCD_IRQHandler+0x38e>
 8009544:	3101      	adds	r1, #1
 8009546:	3220      	adds	r2, #32
 8009548:	3324      	adds	r3, #36	; 0x24
 800954a:	4561      	cmp	r1, ip
 800954c:	d01c      	beq.n	8009588 <HAL_PCD_IRQHandler+0x3c8>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800954e:	f893 02a4 	ldrb.w	r0, [r3, #676]	; 0x2a4
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009552:	6816      	ldr	r6, [r2, #0]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009554:	2801      	cmp	r0, #1
 8009556:	d1f5      	bne.n	8009544 <HAL_PCD_IRQHandler+0x384>
 8009558:	2e00      	cmp	r6, #0
 800955a:	daf3      	bge.n	8009544 <HAL_PCD_IRQHandler+0x384>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800955c:	f8d4 74fc 	ldr.w	r7, [r4, #1276]	; 0x4fc
 8009560:	f406 3680 	and.w	r6, r6, #65536	; 0x10000
 8009564:	f007 0701 	and.w	r7, r7, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009568:	42be      	cmp	r6, r7
 800956a:	d1eb      	bne.n	8009544 <HAL_PCD_IRQHandler+0x384>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800956c:	f883 02a3 	strb.w	r0, [r3, #675]	; 0x2a3
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009570:	69a8      	ldr	r0, [r5, #24]
 8009572:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8009576:	61a8      	str	r0, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009578:	6968      	ldr	r0, [r5, #20]
 800957a:	0606      	lsls	r6, r0, #24
 800957c:	d4e2      	bmi.n	8009544 <HAL_PCD_IRQHandler+0x384>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800957e:	9a02      	ldr	r2, [sp, #8]
 8009580:	6853      	ldr	r3, [r2, #4]
 8009582:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009586:	6053      	str	r3, [r2, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009588:	6820      	ldr	r0, [r4, #0]
 800958a:	6943      	ldr	r3, [r0, #20]
 800958c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009590:	6143      	str	r3, [r0, #20]
 8009592:	e7ac      	b.n	80094ee <HAL_PCD_IRQHandler+0x32e>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009594:	9a02      	ldr	r2, [sp, #8]
 8009596:	6853      	ldr	r3, [r2, #4]
 8009598:	f023 0301 	bic.w	r3, r3, #1
 800959c:	6053      	str	r3, [r2, #4]
      if (hpcd->LPM_State == LPM_L1)
 800959e:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	f000 8137 	beq.w	8009816 <HAL_PCD_IRQHandler+0x656>
        HAL_PCD_ResumeCallback(hpcd);
 80095a8:	4620      	mov	r0, r4
 80095aa:	f006 f9bb 	bl	800f924 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80095ae:	6820      	ldr	r0, [r4, #0]
 80095b0:	6943      	ldr	r3, [r0, #20]
 80095b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80095b6:	6143      	str	r3, [r0, #20]
 80095b8:	e653      	b.n	8009262 <HAL_PCD_IRQHandler+0xa2>
      (void)USB_ActivateSetup(hpcd->Instance);
 80095ba:	f004 ffe5 	bl	800e588 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80095be:	6820      	ldr	r0, [r4, #0]
 80095c0:	f004 fca8 	bl	800df14 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80095c4:	6826      	ldr	r6, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80095c6:	6120      	str	r0, [r4, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80095c8:	f001 fafe 	bl	800abc8 <HAL_RCC_GetHCLKFreq>
 80095cc:	7c22      	ldrb	r2, [r4, #16]
 80095ce:	4601      	mov	r1, r0
 80095d0:	4630      	mov	r0, r6
 80095d2:	f004 faa1 	bl	800db18 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80095d6:	4620      	mov	r0, r4
 80095d8:	f006 f976 	bl	800f8c8 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80095dc:	6820      	ldr	r0, [r4, #0]
 80095de:	6943      	ldr	r3, [r0, #20]
 80095e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80095e4:	6143      	str	r3, [r0, #20]
 80095e6:	e669      	b.n	80092bc <HAL_PCD_IRQHandler+0xfc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80095e8:	9a02      	ldr	r2, [sp, #8]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80095ea:	2110      	movs	r1, #16
 80095ec:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80095ee:	6853      	ldr	r3, [r2, #4]
 80095f0:	f023 0301 	bic.w	r3, r3, #1
 80095f4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80095f6:	f004 fc63 	bl	800dec0 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095fa:	6860      	ldr	r0, [r4, #4]
 80095fc:	b1e0      	cbz	r0, 8009638 <HAL_PCD_IRQHandler+0x478>
 80095fe:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009602:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8009606:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009608:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800960c:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800960e:	3320      	adds	r3, #32
 8009610:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009612:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8009616:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800961a:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800961e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8009622:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8009626:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800962a:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800962e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8009632:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009636:	d1e6      	bne.n	8009606 <HAL_PCD_IRQHandler+0x446>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009638:	9902      	ldr	r1, [sp, #8]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800963a:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800963c:	69cb      	ldr	r3, [r1, #28]
 800963e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009642:	61cb      	str	r3, [r1, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009644:	2a00      	cmp	r2, #0
 8009646:	f040 80cf 	bne.w	80097e8 <HAL_PCD_IRQHandler+0x628>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800964a:	694a      	ldr	r2, [r1, #20]
 800964c:	f242 032b 	movw	r3, #8235	; 0x202b
 8009650:	4313      	orrs	r3, r2
 8009652:	614b      	str	r3, [r1, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009654:	690b      	ldr	r3, [r1, #16]
 8009656:	f043 030b 	orr.w	r3, r3, #11
 800965a:	610b      	str	r3, [r1, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800965c:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009660:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 8009664:	7b21      	ldrb	r1, [r4, #12]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009666:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800966a:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800966c:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009670:	f004 ffa0 	bl	800e5b4 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009674:	6820      	ldr	r0, [r4, #0]
 8009676:	6943      	ldr	r3, [r0, #20]
 8009678:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800967c:	6143      	str	r3, [r0, #20]
 800967e:	e616      	b.n	80092ae <HAL_PCD_IRQHandler+0xee>
      HAL_PCD_ConnectCallback(hpcd);
 8009680:	4620      	mov	r0, r4
 8009682:	f006 f95b 	bl	800f93c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009686:	6820      	ldr	r0, [r4, #0]
 8009688:	6943      	ldr	r3, [r0, #20]
 800968a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800968e:	6143      	str	r3, [r0, #20]
 8009690:	e733      	b.n	80094fa <HAL_PCD_IRQHandler+0x33a>
      HAL_PCD_SOFCallback(hpcd);
 8009692:	4620      	mov	r0, r4
 8009694:	f006 f914 	bl	800f8c0 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009698:	6820      	ldr	r0, [r4, #0]
 800969a:	6943      	ldr	r3, [r0, #20]
 800969c:	f003 0308 	and.w	r3, r3, #8
 80096a0:	6143      	str	r3, [r0, #20]
 80096a2:	e611      	b.n	80092c8 <HAL_PCD_IRQHandler+0x108>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80096a4:	6820      	ldr	r0, [r4, #0]
 80096a6:	f004 ff49 	bl	800e53c <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 80096aa:	4680      	mov	r8, r0
 80096ac:	2800      	cmp	r0, #0
 80096ae:	f43f add1 	beq.w	8009254 <HAL_PCD_IRQHandler+0x94>
      epnum = 0U;
 80096b2:	f04f 0a00 	mov.w	sl, #0
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80096b6:	6820      	ldr	r0, [r4, #0]
 80096b8:	4627      	mov	r7, r4
 80096ba:	f505 6910 	add.w	r9, r5, #2304	; 0x900
              ep->is_iso_incomplete = 0U;
 80096be:	4656      	mov	r6, sl
 80096c0:	9503      	str	r5, [sp, #12]
 80096c2:	f8cd b010 	str.w	fp, [sp, #16]
 80096c6:	e009      	b.n	80096dc <HAL_PCD_IRQHandler+0x51c>
      while (ep_intr != 0U)
 80096c8:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 80096cc:	f106 0601 	add.w	r6, r6, #1
      while (ep_intr != 0U)
 80096d0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80096d4:	f109 0920 	add.w	r9, r9, #32
 80096d8:	f000 80ec 	beq.w	80098b4 <HAL_PCD_IRQHandler+0x6f4>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80096dc:	f018 0f01 	tst.w	r8, #1
 80096e0:	d0f2      	beq.n	80096c8 <HAL_PCD_IRQHandler+0x508>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80096e2:	fa5f fa86 	uxtb.w	sl, r6
 80096e6:	4651      	mov	r1, sl
 80096e8:	f004 ff3a 	bl	800e560 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80096ec:	07c1      	lsls	r1, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80096ee:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80096f0:	d513      	bpl.n	800971a <HAL_PCD_IRQHandler+0x55a>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096f2:	9902      	ldr	r1, [sp, #8]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80096f4:	f006 030f 	and.w	r3, r6, #15
 80096f8:	2201      	movs	r2, #1
 80096fa:	409a      	lsls	r2, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096fc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80096fe:	ea23 0302 	bic.w	r3, r3, r2
 8009702:	634b      	str	r3, [r1, #52]	; 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009704:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 8009706:	68e1      	ldr	r1, [r4, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009708:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 800970c:	4299      	cmp	r1, r3
 800970e:	f000 8198 	beq.w	8009a42 <HAL_PCD_IRQHandler+0x882>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009712:	4651      	mov	r1, sl
 8009714:	4620      	mov	r0, r4
 8009716:	f006 f8c9 	bl	800f8ac <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800971a:	072a      	lsls	r2, r5, #28
 800971c:	d502      	bpl.n	8009724 <HAL_PCD_IRQHandler+0x564>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800971e:	2308      	movs	r3, #8
 8009720:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009724:	06eb      	lsls	r3, r5, #27
 8009726:	d502      	bpl.n	800972e <HAL_PCD_IRQHandler+0x56e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009728:	2310      	movs	r3, #16
 800972a:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800972e:	0668      	lsls	r0, r5, #25
 8009730:	d502      	bpl.n	8009738 <HAL_PCD_IRQHandler+0x578>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009732:	2340      	movs	r3, #64	; 0x40
 8009734:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009738:	07a9      	lsls	r1, r5, #30
 800973a:	f100 814f 	bmi.w	80099dc <HAL_PCD_IRQHandler+0x81c>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800973e:	062a      	lsls	r2, r5, #24
 8009740:	f100 80f9 	bmi.w	8009936 <HAL_PCD_IRQHandler+0x776>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009744:	6820      	ldr	r0, [r4, #0]
 8009746:	e7bf      	b.n	80096c8 <HAL_PCD_IRQHandler+0x508>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009748:	6820      	ldr	r0, [r4, #0]
 800974a:	f004 feef 	bl	800e52c <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800974e:	4606      	mov	r6, r0
 8009750:	2800      	cmp	r0, #0
 8009752:	f43f ad79 	beq.w	8009248 <HAL_PCD_IRQHandler+0x88>
 8009756:	f505 6730 	add.w	r7, r5, #2816	; 0xb00
 800975a:	46a2      	mov	sl, r4
      epnum = 0U;
 800975c:	f04f 0900 	mov.w	r9, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009760:	f8cd b00c 	str.w	fp, [sp, #12]
 8009764:	e008      	b.n	8009778 <HAL_PCD_IRQHandler+0x5b8>
      while (ep_intr != 0U)
 8009766:	0876      	lsrs	r6, r6, #1
        epnum++;
 8009768:	f109 0901 	add.w	r9, r9, #1
      while (ep_intr != 0U)
 800976c:	f107 0720 	add.w	r7, r7, #32
 8009770:	f10a 0a24 	add.w	sl, sl, #36	; 0x24
 8009774:	f000 809b 	beq.w	80098ae <HAL_PCD_IRQHandler+0x6ee>
        if ((ep_intr & 0x1U) != 0U)
 8009778:	07f0      	lsls	r0, r6, #31
 800977a:	d5f4      	bpl.n	8009766 <HAL_PCD_IRQHandler+0x5a6>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800977c:	fa5f fb89 	uxtb.w	fp, r9
 8009780:	6820      	ldr	r0, [r4, #0]
 8009782:	4659      	mov	r1, fp
 8009784:	f004 fee2 	bl	800e54c <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009788:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800978c:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800978e:	f040 80b3 	bne.w	80098f8 <HAL_PCD_IRQHandler+0x738>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009792:	f018 0f08 	tst.w	r8, #8
 8009796:	f040 8090 	bne.w	80098ba <HAL_PCD_IRQHandler+0x6fa>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800979a:	f018 0f10 	tst.w	r8, #16
 800979e:	d001      	beq.n	80097a4 <HAL_PCD_IRQHandler+0x5e4>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80097a0:	2210      	movs	r2, #16
 80097a2:	60ba      	str	r2, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80097a4:	f018 0f02 	tst.w	r8, #2
 80097a8:	d00e      	beq.n	80097c8 <HAL_PCD_IRQHandler+0x608>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80097aa:	696a      	ldr	r2, [r5, #20]
 80097ac:	0610      	lsls	r0, r2, #24
 80097ae:	d504      	bpl.n	80097ba <HAL_PCD_IRQHandler+0x5fa>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80097b0:	9b02      	ldr	r3, [sp, #8]
 80097b2:	685a      	ldr	r2, [r3, #4]
 80097b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80097b8:	605a      	str	r2, [r3, #4]
            if (ep->is_iso_incomplete == 1U)
 80097ba:	f89a 227f 	ldrb.w	r2, [sl, #639]	; 0x27f
 80097be:	2a01      	cmp	r2, #1
 80097c0:	f000 8181 	beq.w	8009ac6 <HAL_PCD_IRQHandler+0x906>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80097c4:	2302      	movs	r3, #2
 80097c6:	60bb      	str	r3, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80097c8:	f018 0f20 	tst.w	r8, #32
 80097cc:	d001      	beq.n	80097d2 <HAL_PCD_IRQHandler+0x612>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80097ce:	2320      	movs	r3, #32
 80097d0:	60bb      	str	r3, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80097d2:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 80097d6:	d0c6      	beq.n	8009766 <HAL_PCD_IRQHandler+0x5a6>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80097d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80097dc:	60bb      	str	r3, [r7, #8]
 80097de:	e7c2      	b.n	8009766 <HAL_PCD_IRQHandler+0x5a6>
        HAL_PCD_SuspendCallback(hpcd);
 80097e0:	4620      	mov	r0, r4
 80097e2:	f006 f887 	bl	800f8f4 <HAL_PCD_SuspendCallback>
 80097e6:	e55b      	b.n	80092a0 <HAL_PCD_IRQHandler+0xe0>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80097e8:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
 80097ec:	f043 030b 	orr.w	r3, r3, #11
 80097f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80097f4:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80097f6:	f043 030b 	orr.w	r3, r3, #11
 80097fa:	644b      	str	r3, [r1, #68]	; 0x44
 80097fc:	e72e      	b.n	800965c <HAL_PCD_IRQHandler+0x49c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80097fe:	2900      	cmp	r1, #0
 8009800:	f6bf ade9 	bge.w	80093d6 <HAL_PCD_IRQHandler+0x216>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009804:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009806:	f884 2063 	strb.w	r2, [r4, #99]	; 0x63
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800980a:	f851 0b60 	ldr.w	r0, [r1], #96
 800980e:	f004 fd77 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009812:	6863      	ldr	r3, [r4, #4]
 8009814:	e5df      	b.n	80093d6 <HAL_PCD_IRQHandler+0x216>
        hpcd->LPM_State = LPM_L0;
 8009816:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009818:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800981a:	f884 14f4 	strb.w	r1, [r4, #1268]	; 0x4f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800981e:	f000 fc13 	bl	800a048 <HAL_PCDEx_LPM_Callback>
 8009822:	e6c4      	b.n	80095ae <HAL_PCD_IRQHandler+0x3ee>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009824:	2900      	cmp	r1, #0
 8009826:	f6bf addf 	bge.w	80093e8 <HAL_PCD_IRQHandler+0x228>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800982a:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800982c:	f884 2087 	strb.w	r2, [r4, #135]	; 0x87
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009830:	f851 0b84 	ldr.w	r0, [r1], #132
 8009834:	f004 fd64 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009838:	6863      	ldr	r3, [r4, #4]
 800983a:	e5d5      	b.n	80093e8 <HAL_PCD_IRQHandler+0x228>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800983c:	2900      	cmp	r1, #0
 800983e:	f6bf addc 	bge.w	80093fa <HAL_PCD_IRQHandler+0x23a>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009842:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009844:	f884 20ab 	strb.w	r2, [r4, #171]	; 0xab
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009848:	f851 0ba8 	ldr.w	r0, [r1], #168
 800984c:	f004 fd58 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009850:	6863      	ldr	r3, [r4, #4]
 8009852:	e5d2      	b.n	80093fa <HAL_PCD_IRQHandler+0x23a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009854:	2900      	cmp	r1, #0
 8009856:	f6bf add9 	bge.w	800940c <HAL_PCD_IRQHandler+0x24c>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800985a:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800985c:	f884 20cf 	strb.w	r2, [r4, #207]	; 0xcf
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009860:	f851 0bcc 	ldr.w	r0, [r1], #204
 8009864:	f004 fd4c 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009868:	6863      	ldr	r3, [r4, #4]
 800986a:	e5cf      	b.n	800940c <HAL_PCD_IRQHandler+0x24c>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800986c:	f504 713a 	add.w	r1, r4, #744	; 0x2e8
 8009870:	6820      	ldr	r0, [r4, #0]
 8009872:	f004 fd45 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009876:	6863      	ldr	r3, [r4, #4]
 8009878:	e544      	b.n	8009304 <HAL_PCD_IRQHandler+0x144>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800987a:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800987e:	2208      	movs	r2, #8
 8009880:	f204 41c4 	addw	r1, r4, #1220	; 0x4c4
 8009884:	4628      	mov	r0, r5
 8009886:	f004 fd95 	bl	800e3b4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800988a:	f3c6 130a 	ubfx	r3, r6, #4, #11
 800988e:	eb04 0287 	add.w	r2, r4, r7, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009892:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009894:	f8d2 1290 	ldr.w	r1, [r2, #656]	; 0x290
 8009898:	440b      	add	r3, r1
 800989a:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
 800989e:	e4ca      	b.n	8009236 <HAL_PCD_IRQHandler+0x76>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80098a0:	f504 7143 	add.w	r1, r4, #780	; 0x30c
 80098a4:	6820      	ldr	r0, [r4, #0]
 80098a6:	f004 fd2b 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80098aa:	6863      	ldr	r3, [r4, #4]
 80098ac:	e531      	b.n	8009312 <HAL_PCD_IRQHandler+0x152>
 80098ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80098b2:	e4c9      	b.n	8009248 <HAL_PCD_IRQHandler+0x88>
 80098b4:	e9dd 5b03 	ldrd	r5, fp, [sp, #12]
 80098b8:	e4cd      	b.n	8009256 <HAL_PCD_IRQHandler+0x96>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80098ba:	6821      	ldr	r1, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80098bc:	2208      	movs	r2, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098be:	4bbb      	ldr	r3, [pc, #748]	; (8009bac <HAL_PCD_IRQHandler+0x9ec>)
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80098c0:	60ba      	str	r2, [r7, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098c2:	f501 6230 	add.w	r2, r1, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80098c6:	6c09      	ldr	r1, [r1, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098c8:	eb02 1249 	add.w	r2, r2, r9, lsl #5
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098cc:	4299      	cmp	r1, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098ce:	6890      	ldr	r0, [r2, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098d0:	f240 80c8 	bls.w	8009a64 <HAL_PCD_IRQHandler+0x8a4>
 80098d4:	0403      	lsls	r3, r0, #16
 80098d6:	d502      	bpl.n	80098de <HAL_PCD_IRQHandler+0x71e>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80098d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80098dc:	6091      	str	r1, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80098de:	4620      	mov	r0, r4
 80098e0:	f005 ffd4 	bl	800f88c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80098e4:	68e1      	ldr	r1, [r4, #12]
 80098e6:	2901      	cmp	r1, #1
 80098e8:	f47f af57 	bne.w	800979a <HAL_PCD_IRQHandler+0x5da>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80098ec:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 80098f0:	6820      	ldr	r0, [r4, #0]
 80098f2:	f004 fe5f 	bl	800e5b4 <USB_EP0_OutStart>
 80098f6:	e750      	b.n	800979a <HAL_PCD_IRQHandler+0x5da>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80098f8:	6820      	ldr	r0, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80098fa:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 80098fc:	68e1      	ldr	r1, [r4, #12]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80098fe:	60ba      	str	r2, [r7, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009900:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 8009904:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009906:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800990a:	eb02 1249 	add.w	r2, r2, r9, lsl #5
 800990e:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 8009910:	f000 80ac 	beq.w	8009a6c <HAL_PCD_IRQHandler+0x8ac>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009914:	49a6      	ldr	r1, [pc, #664]	; (8009bb0 <HAL_PCD_IRQHandler+0x9f0>)
 8009916:	458c      	cmp	ip, r1
 8009918:	f000 8109 	beq.w	8009b2e <HAL_PCD_IRQHandler+0x96e>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800991c:	f1b9 0f00 	cmp.w	r9, #0
 8009920:	d104      	bne.n	800992c <HAL_PCD_IRQHandler+0x76c>
 8009922:	f8d4 228c 	ldr.w	r2, [r4, #652]	; 0x28c
 8009926:	2a00      	cmp	r2, #0
 8009928:	f000 81d7 	beq.w	8009cda <HAL_PCD_IRQHandler+0xb1a>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800992c:	4659      	mov	r1, fp
 800992e:	4620      	mov	r0, r4
 8009930:	f005 ffb2 	bl	800f898 <HAL_PCD_DataOutStageCallback>
 8009934:	e72d      	b.n	8009792 <HAL_PCD_IRQHandler+0x5d2>
  if (ep->xfer_count > ep->xfer_len)
 8009936:	e9d7 5313 	ldrd	r5, r3, [r7, #76]	; 0x4c
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800993a:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800993e:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009940:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 8009942:	f63f aec1 	bhi.w	80096c8 <HAL_PCD_IRQHandler+0x508>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009946:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800994a:	6c79      	ldr	r1, [r7, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 800994c:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009950:	eb02 1246 	add.w	r2, r2, r6, lsl #5
 8009954:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 8009956:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 8009958:	428a      	cmp	r2, r1
 800995a:	bf28      	it	cs
 800995c:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800995e:	9905      	ldr	r1, [sp, #20]
 8009960:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 8009962:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009964:	b289      	uxth	r1, r1
 8009966:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 800996a:	f0c0 8095 	bcc.w	8009a98 <HAL_PCD_IRQHandler+0x8d8>
 800996e:	4652      	mov	r2, sl
 8009970:	9606      	str	r6, [sp, #24]
 8009972:	46ca      	mov	sl, r9
 8009974:	4626      	mov	r6, r4
 8009976:	46c1      	mov	r9, r8
 8009978:	9c05      	ldr	r4, [sp, #20]
 800997a:	4690      	mov	r8, r2
 800997c:	e019      	b.n	80099b2 <HAL_PCD_IRQHandler+0x7f2>
    len = ep->xfer_len - ep->xfer_count;
 800997e:	1aed      	subs	r5, r5, r3
    if (len > ep->maxpacket)
 8009980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009982:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009984:	4642      	mov	r2, r8
 8009986:	429d      	cmp	r5, r3
 8009988:	4658      	mov	r0, fp
 800998a:	bf28      	it	cs
 800998c:	461d      	movcs	r5, r3
 800998e:	7b33      	ldrb	r3, [r6, #12]
 8009990:	9300      	str	r3, [sp, #0]
 8009992:	b2ab      	uxth	r3, r5
 8009994:	f004 fcf8 	bl	800e388 <USB_WritePacket>
    ep->xfer_buff  += len;
 8009998:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800999a:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 800999c:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800999e:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 80099a0:	64bb      	str	r3, [r7, #72]	; 0x48
    ep->xfer_count += len;
 80099a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80099a4:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 80099a6:	3503      	adds	r5, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80099a8:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 80099ac:	653b      	str	r3, [r7, #80]	; 0x50
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80099ae:	d36b      	bcc.n	8009a88 <HAL_PCD_IRQHandler+0x8c8>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80099b0:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 80099b2:	429d      	cmp	r5, r3
 80099b4:	d8e3      	bhi.n	800997e <HAL_PCD_IRQHandler+0x7be>
 80099b6:	4634      	mov	r4, r6
 80099b8:	46c8      	mov	r8, r9
 80099ba:	9e06      	ldr	r6, [sp, #24]
 80099bc:	46d1      	mov	r9, sl
 80099be:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80099c2:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80099c4:	2201      	movs	r2, #1
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80099c6:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80099c8:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80099cc:	f006 030f 	and.w	r3, r6, #15
 80099d0:	409a      	lsls	r2, r3
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80099d2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80099d4:	ea23 0302 	bic.w	r3, r3, r2
 80099d8:	634b      	str	r3, [r1, #52]	; 0x34
 80099da:	e675      	b.n	80096c8 <HAL_PCD_IRQHandler+0x508>
            (void)USB_FlushTxFifo(USBx, epnum);
 80099dc:	4631      	mov	r1, r6
 80099de:	9803      	ldr	r0, [sp, #12]
 80099e0:	f004 fa6e 	bl	800dec0 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 80099e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	f000 80b4 	beq.w	8009b56 <HAL_PCD_IRQHandler+0x996>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80099ee:	2302      	movs	r3, #2
 80099f0:	f8c9 3008 	str.w	r3, [r9, #8]
 80099f4:	e6a3      	b.n	800973e <HAL_PCD_IRQHandler+0x57e>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80099f6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80099fa:	421e      	tst	r6, r3
 80099fc:	f43f ac1b 	beq.w	8009236 <HAL_PCD_IRQHandler+0x76>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009a00:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
 8009a04:	f3c6 120a 	ubfx	r2, r6, #4, #11
 8009a08:	4628      	mov	r0, r5
 8009a0a:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8009a0e:	4616      	mov	r6, r2
 8009a10:	f8d7 1288 	ldr.w	r1, [r7, #648]	; 0x288
 8009a14:	f004 fcce 	bl	800e3b4 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a18:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009a1c:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a1e:	4433      	add	r3, r6
 8009a20:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009a24:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 8009a28:	4433      	add	r3, r6
 8009a2a:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 8009a2e:	e402      	b.n	8009236 <HAL_PCD_IRQHandler+0x76>
        HAL_PCD_SuspendCallback(hpcd);
 8009a30:	4620      	mov	r0, r4
 8009a32:	f005 ff5f 	bl	800f8f4 <HAL_PCD_SuspendCallback>
 8009a36:	e575      	b.n	8009524 <HAL_PCD_IRQHandler+0x364>
        HAL_PCD_DisconnectCallback(hpcd);
 8009a38:	4620      	mov	r0, r4
 8009a3a:	f005 ff83 	bl	800f944 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	e565      	b.n	800950e <HAL_PCD_IRQHandler+0x34e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009a42:	e9d7 2311 	ldrd	r2, r3, [r7, #68]	; 0x44
 8009a46:	4413      	add	r3, r2
 8009a48:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009a4a:	2e00      	cmp	r6, #0
 8009a4c:	f47f ae61 	bne.w	8009712 <HAL_PCD_IRQHandler+0x552>
 8009a50:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	f47f ae5d 	bne.w	8009712 <HAL_PCD_IRQHandler+0x552>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a58:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 8009a5c:	6820      	ldr	r0, [r4, #0]
 8009a5e:	f004 fda9 	bl	800e5b4 <USB_EP0_OutStart>
 8009a62:	e656      	b.n	8009712 <HAL_PCD_IRQHandler+0x552>
  HAL_PCD_SetupStageCallback(hpcd);
 8009a64:	4620      	mov	r0, r4
 8009a66:	f005 ff11 	bl	800f88c <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009a6a:	e696      	b.n	800979a <HAL_PCD_IRQHandler+0x5da>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009a6c:	0719      	lsls	r1, r3, #28
 8009a6e:	f140 8097 	bpl.w	8009ba0 <HAL_PCD_IRQHandler+0x9e0>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a72:	494e      	ldr	r1, [pc, #312]	; (8009bac <HAL_PCD_IRQHandler+0x9ec>)
 8009a74:	458c      	cmp	ip, r1
 8009a76:	f67f ae8c 	bls.w	8009792 <HAL_PCD_IRQHandler+0x5d2>
 8009a7a:	0418      	lsls	r0, r3, #16
 8009a7c:	f57f ae89 	bpl.w	8009792 <HAL_PCD_IRQHandler+0x5d2>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009a84:	6091      	str	r1, [r2, #8]
 8009a86:	e684      	b.n	8009792 <HAL_PCD_IRQHandler+0x5d2>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009a88:	4634      	mov	r4, r6
 8009a8a:	46c8      	mov	r8, r9
 8009a8c:	9e06      	ldr	r6, [sp, #24]
 8009a8e:	46d1      	mov	r9, sl
 8009a90:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 8009a94:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009a96:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 8009a98:	429d      	cmp	r5, r3
 8009a9a:	f63f ae15 	bhi.w	80096c8 <HAL_PCD_IRQHandler+0x508>
 8009a9e:	e790      	b.n	80099c2 <HAL_PCD_IRQHandler+0x802>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009aa0:	2900      	cmp	r1, #0
 8009aa2:	f6bf acbc 	bge.w	800941e <HAL_PCD_IRQHandler+0x25e>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009aa6:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009aa8:	f884 20f3 	strb.w	r2, [r4, #243]	; 0xf3
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009aac:	f851 0bf0 	ldr.w	r0, [r1], #240
 8009ab0:	f004 fc26 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ab4:	6863      	ldr	r3, [r4, #4]
 8009ab6:	e4b2      	b.n	800941e <HAL_PCD_IRQHandler+0x25e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009ab8:	f504 7128 	add.w	r1, r4, #672	; 0x2a0
 8009abc:	6820      	ldr	r0, [r4, #0]
 8009abe:	f004 fc1f 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ac2:	6863      	ldr	r3, [r4, #4]
 8009ac4:	e410      	b.n	80092e8 <HAL_PCD_IRQHandler+0x128>
              ep->is_iso_incomplete = 0U;
 8009ac6:	2300      	movs	r3, #0
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009ac8:	4659      	mov	r1, fp
 8009aca:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 8009acc:	f88a 327f 	strb.w	r3, [sl, #639]	; 0x27f
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009ad0:	f005 ff2c 	bl	800f92c <HAL_PCD_ISOOUTIncompleteCallback>
 8009ad4:	e676      	b.n	80097c4 <HAL_PCD_IRQHandler+0x604>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009ad6:	2900      	cmp	r1, #0
 8009ad8:	f6bf acaa 	bge.w	8009430 <HAL_PCD_IRQHandler+0x270>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009adc:	f504 718a 	add.w	r1, r4, #276	; 0x114
 8009ae0:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009ae2:	f884 2117 	strb.w	r2, [r4, #279]	; 0x117
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009ae6:	f004 fc0b 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009aea:	6863      	ldr	r3, [r4, #4]
 8009aec:	e4a0      	b.n	8009430 <HAL_PCD_IRQHandler+0x270>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009aee:	f504 7131 	add.w	r1, r4, #708	; 0x2c4
 8009af2:	6820      	ldr	r0, [r4, #0]
 8009af4:	f004 fc04 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009af8:	6863      	ldr	r3, [r4, #4]
 8009afa:	f7ff bbfc 	b.w	80092f6 <HAL_PCD_IRQHandler+0x136>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009afe:	2900      	cmp	r1, #0
 8009b00:	f6bf ac9f 	bge.w	8009442 <HAL_PCD_IRQHandler+0x282>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b04:	f504 719c 	add.w	r1, r4, #312	; 0x138
 8009b08:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009b0a:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b0e:	f004 fbf7 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b12:	6863      	ldr	r3, [r4, #4]
 8009b14:	e495      	b.n	8009442 <HAL_PCD_IRQHandler+0x282>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009b16:	2900      	cmp	r1, #0
 8009b18:	f6bf ac9c 	bge.w	8009454 <HAL_PCD_IRQHandler+0x294>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b1c:	f504 71ae 	add.w	r1, r4, #348	; 0x15c
 8009b20:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009b22:	f884 215f 	strb.w	r2, [r4, #351]	; 0x15f
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b26:	f004 fbeb 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b2a:	6863      	ldr	r3, [r4, #4]
 8009b2c:	e492      	b.n	8009454 <HAL_PCD_IRQHandler+0x294>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009b2e:	0418      	lsls	r0, r3, #16
 8009b30:	d4a6      	bmi.n	8009a80 <HAL_PCD_IRQHandler+0x8c0>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009b32:	0699      	lsls	r1, r3, #26
 8009b34:	f57f aefa 	bpl.w	800992c <HAL_PCD_IRQHandler+0x76c>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009b38:	2120      	movs	r1, #32
 8009b3a:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009b3c:	e6f6      	b.n	800992c <HAL_PCD_IRQHandler+0x76c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009b3e:	2900      	cmp	r1, #0
 8009b40:	f6bf ac91 	bge.w	8009466 <HAL_PCD_IRQHandler+0x2a6>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b44:	f504 71c0 	add.w	r1, r4, #384	; 0x180
 8009b48:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009b4a:	f884 2183 	strb.w	r2, [r4, #387]	; 0x183
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b4e:	f004 fbd7 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b52:	6863      	ldr	r3, [r4, #4]
 8009b54:	e487      	b.n	8009466 <HAL_PCD_IRQHandler+0x2a6>
              ep->is_iso_incomplete = 0U;
 8009b56:	f04f 0300 	mov.w	r3, #0
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009b5a:	4651      	mov	r1, sl
 8009b5c:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 8009b5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009b62:	f005 fee7 	bl	800f934 <HAL_PCD_ISOINIncompleteCallback>
 8009b66:	e742      	b.n	80099ee <HAL_PCD_IRQHandler+0x82e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b68:	f504 714c 	add.w	r1, r4, #816	; 0x330
 8009b6c:	6820      	ldr	r0, [r4, #0]
 8009b6e:	f004 fbc7 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b72:	6863      	ldr	r3, [r4, #4]
 8009b74:	f7ff bbd4 	b.w	8009320 <HAL_PCD_IRQHandler+0x160>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009b78:	2900      	cmp	r1, #0
 8009b7a:	f6bf ac7d 	bge.w	8009478 <HAL_PCD_IRQHandler+0x2b8>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b7e:	f504 71d2 	add.w	r1, r4, #420	; 0x1a4
 8009b82:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009b84:	f884 21a7 	strb.w	r2, [r4, #423]	; 0x1a7
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b88:	f004 fbba 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b8c:	6863      	ldr	r3, [r4, #4]
 8009b8e:	e473      	b.n	8009478 <HAL_PCD_IRQHandler+0x2b8>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009b90:	f504 7155 	add.w	r1, r4, #852	; 0x354
 8009b94:	6820      	ldr	r0, [r4, #0]
 8009b96:	f004 fbb3 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009b9a:	6863      	ldr	r3, [r4, #4]
 8009b9c:	f7ff bbc7 	b.w	800932e <HAL_PCD_IRQHandler+0x16e>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009ba0:	0699      	lsls	r1, r3, #26
 8009ba2:	d573      	bpl.n	8009c8c <HAL_PCD_IRQHandler+0xacc>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009ba4:	2120      	movs	r1, #32
 8009ba6:	6091      	str	r1, [r2, #8]
 8009ba8:	e5f3      	b.n	8009792 <HAL_PCD_IRQHandler+0x5d2>
 8009baa:	bf00      	nop
 8009bac:	4f54300a 	.word	0x4f54300a
 8009bb0:	4f54310a 	.word	0x4f54310a
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009bb4:	2900      	cmp	r1, #0
 8009bb6:	f6bf ac68 	bge.w	800948a <HAL_PCD_IRQHandler+0x2ca>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009bba:	f504 71e4 	add.w	r1, r4, #456	; 0x1c8
 8009bbe:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009bc0:	f884 21cb 	strb.w	r2, [r4, #459]	; 0x1cb
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009bc4:	f004 fb9c 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bc8:	6863      	ldr	r3, [r4, #4]
 8009bca:	e45e      	b.n	800948a <HAL_PCD_IRQHandler+0x2ca>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009bcc:	f504 715e 	add.w	r1, r4, #888	; 0x378
 8009bd0:	6820      	ldr	r0, [r4, #0]
 8009bd2:	f004 fb95 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bd6:	6863      	ldr	r3, [r4, #4]
 8009bd8:	f7ff bbb0 	b.w	800933c <HAL_PCD_IRQHandler+0x17c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009bdc:	2900      	cmp	r1, #0
 8009bde:	f6bf ac5d 	bge.w	800949c <HAL_PCD_IRQHandler+0x2dc>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009be2:	f504 71f6 	add.w	r1, r4, #492	; 0x1ec
 8009be6:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009be8:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009bec:	f004 fb88 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bf0:	6863      	ldr	r3, [r4, #4]
 8009bf2:	e453      	b.n	800949c <HAL_PCD_IRQHandler+0x2dc>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009bf4:	f504 7167 	add.w	r1, r4, #924	; 0x39c
 8009bf8:	6820      	ldr	r0, [r4, #0]
 8009bfa:	f004 fb81 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bfe:	6863      	ldr	r3, [r4, #4]
 8009c00:	f7ff bba3 	b.w	800934a <HAL_PCD_IRQHandler+0x18a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c04:	2900      	cmp	r1, #0
 8009c06:	f6bf ac52 	bge.w	80094ae <HAL_PCD_IRQHandler+0x2ee>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c0a:	f504 7104 	add.w	r1, r4, #528	; 0x210
 8009c0e:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009c10:	f884 2213 	strb.w	r2, [r4, #531]	; 0x213
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c14:	f004 fb74 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c18:	6863      	ldr	r3, [r4, #4]
 8009c1a:	e448      	b.n	80094ae <HAL_PCD_IRQHandler+0x2ee>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c1c:	f504 7170 	add.w	r1, r4, #960	; 0x3c0
 8009c20:	6820      	ldr	r0, [r4, #0]
 8009c22:	f004 fb6d 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c26:	6863      	ldr	r3, [r4, #4]
 8009c28:	f7ff bb96 	b.w	8009358 <HAL_PCD_IRQHandler+0x198>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c2c:	2900      	cmp	r1, #0
 8009c2e:	f6bf ac47 	bge.w	80094c0 <HAL_PCD_IRQHandler+0x300>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c32:	f504 710d 	add.w	r1, r4, #564	; 0x234
 8009c36:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009c38:	f884 2237 	strb.w	r2, [r4, #567]	; 0x237
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c3c:	f004 fb60 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c40:	6863      	ldr	r3, [r4, #4]
 8009c42:	e43d      	b.n	80094c0 <HAL_PCD_IRQHandler+0x300>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c44:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 8009c48:	6820      	ldr	r0, [r4, #0]
 8009c4a:	f004 fb59 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c4e:	6863      	ldr	r3, [r4, #4]
 8009c50:	f7ff bb89 	b.w	8009366 <HAL_PCD_IRQHandler+0x1a6>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c54:	2900      	cmp	r1, #0
 8009c56:	f6bf ac3c 	bge.w	80094d2 <HAL_PCD_IRQHandler+0x312>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c5a:	f504 7116 	add.w	r1, r4, #600	; 0x258
 8009c5e:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009c60:	f884 225b 	strb.w	r2, [r4, #603]	; 0x25b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c64:	f004 fb4c 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c68:	6863      	ldr	r3, [r4, #4]
 8009c6a:	e432      	b.n	80094d2 <HAL_PCD_IRQHandler+0x312>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c6c:	f504 6181 	add.w	r1, r4, #1032	; 0x408
 8009c70:	6820      	ldr	r0, [r4, #0]
 8009c72:	f004 fb45 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c76:	6863      	ldr	r3, [r4, #4]
 8009c78:	f7ff bb7c 	b.w	8009374 <HAL_PCD_IRQHandler+0x1b4>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009c7c:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 8009c80:	6820      	ldr	r0, [r4, #0]
 8009c82:	f004 fb3d 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c86:	6863      	ldr	r3, [r4, #4]
 8009c88:	f7ff bb7b 	b.w	8009382 <HAL_PCD_IRQHandler+0x1c2>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009c8c:	f013 0f28 	tst.w	r3, #40	; 0x28
 8009c90:	f47f ad7f 	bne.w	8009792 <HAL_PCD_IRQHandler+0x5d2>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c94:	491b      	ldr	r1, [pc, #108]	; (8009d04 <HAL_PCD_IRQHandler+0xb44>)
 8009c96:	458c      	cmp	ip, r1
 8009c98:	d902      	bls.n	8009ca0 <HAL_PCD_IRQHandler+0xae0>
 8009c9a:	041b      	lsls	r3, r3, #16
 8009c9c:	f53f aef0 	bmi.w	8009a80 <HAL_PCD_IRQHandler+0x8c0>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009ca0:	6911      	ldr	r1, [r2, #16]
 8009ca2:	f8da 229c 	ldr.w	r2, [sl, #668]	; 0x29c
 8009ca6:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8009caa:	1a52      	subs	r2, r2, r1
 8009cac:	f8ca 2290 	str.w	r2, [sl, #656]	; 0x290
        if (epnum == 0U)
 8009cb0:	f1b9 0f00 	cmp.w	r9, #0
 8009cb4:	f47f ae3a 	bne.w	800992c <HAL_PCD_IRQHandler+0x76c>
          if (ep->xfer_len == 0U)
 8009cb8:	f8d4 128c 	ldr.w	r1, [r4, #652]	; 0x28c
 8009cbc:	b1d9      	cbz	r1, 8009cf6 <HAL_PCD_IRQHandler+0xb36>
            ep->xfer_buff += ep->xfer_count;
 8009cbe:	f8d4 1288 	ldr.w	r1, [r4, #648]	; 0x288
 8009cc2:	440a      	add	r2, r1
 8009cc4:	f8c4 2288 	str.w	r2, [r4, #648]	; 0x288
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009cc8:	e630      	b.n	800992c <HAL_PCD_IRQHandler+0x76c>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009cca:	f504 618a 	add.w	r1, r4, #1104	; 0x450
 8009cce:	6820      	ldr	r0, [r4, #0]
 8009cd0:	f004 fb16 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009cd4:	6863      	ldr	r3, [r4, #4]
 8009cd6:	f7ff bb5b 	b.w	8009390 <HAL_PCD_IRQHandler+0x1d0>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009cda:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 8009cde:	4649      	mov	r1, r9
 8009ce0:	f004 fc68 	bl	800e5b4 <USB_EP0_OutStart>
 8009ce4:	e622      	b.n	800992c <HAL_PCD_IRQHandler+0x76c>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009ce6:	f204 4174 	addw	r1, r4, #1140	; 0x474
 8009cea:	6820      	ldr	r0, [r4, #0]
 8009cec:	f004 fb08 	bl	800e300 <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009cf0:	6863      	ldr	r3, [r4, #4]
 8009cf2:	f7ff bb54 	b.w	800939e <HAL_PCD_IRQHandler+0x1de>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009cf6:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 8009cfa:	2101      	movs	r1, #1
 8009cfc:	f004 fc5a 	bl	800e5b4 <USB_EP0_OutStart>
 8009d00:	e614      	b.n	800992c <HAL_PCD_IRQHandler+0x76c>
 8009d02:	bf00      	nop
 8009d04:	4f54300a 	.word	0x4f54300a

08009d08 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8009d08:	f890 24bc 	ldrb.w	r2, [r0, #1212]	; 0x4bc
 8009d0c:	2a01      	cmp	r2, #1
 8009d0e:	d00e      	beq.n	8009d2e <HAL_PCD_SetAddress+0x26>
 8009d10:	2201      	movs	r2, #1
{
 8009d12:	b510      	push	{r4, lr}
 8009d14:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009d16:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 8009d18:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 8009d1c:	f884 24bc 	strb.w	r2, [r4, #1212]	; 0x4bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009d20:	f004 fbce 	bl	800e4c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009d24:	2300      	movs	r3, #0
  return HAL_OK;
 8009d26:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8009d28:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 8009d2c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8009d2e:	2002      	movs	r0, #2
}
 8009d30:	4770      	bx	lr
 8009d32:	bf00      	nop

08009d34 <HAL_PCD_EP_Open>:
{
 8009d34:	b510      	push	{r4, lr}
 8009d36:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8009d3a:	0609      	lsls	r1, r1, #24
{
 8009d3c:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8009d3e:	d427      	bmi.n	8009d90 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d40:	f04f 0c24 	mov.w	ip, #36	; 0x24
 8009d44:	fb0c 0c0e 	mla	ip, ip, lr, r0
 8009d48:	f50c 711f 	add.w	r1, ip, #636	; 0x27c
    ep->is_in = 0U;
 8009d4c:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
 8009d50:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8009d54:	2000      	movs	r0, #0
 8009d56:	f88c 027d 	strb.w	r0, [ip, #637]	; 0x27d
  ep->maxpacket = ep_mps;
 8009d5a:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 8009d5c:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d5e:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 8009d62:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8009d64:	b10a      	cbz	r2, 8009d6a <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 8009d66:	f8a1 e01a 	strh.w	lr, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	d101      	bne.n	8009d72 <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	714b      	strb	r3, [r1, #5]
  __HAL_LOCK(hpcd);
 8009d72:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d018      	beq.n	8009dac <HAL_PCD_EP_Open+0x78>
 8009d7a:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009d7c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8009d7e:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009d82:	f004 f8d3 	bl	800df2c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009d86:	2300      	movs	r3, #0
  return ret;
 8009d88:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8009d8a:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 8009d8e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d90:	2024      	movs	r0, #36	; 0x24
    ep->is_in = 1U;
 8009d92:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d96:	fb00 400e 	mla	r0, r0, lr, r4
 8009d9a:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 8009d9e:	eb0e 00ce 	add.w	r0, lr, lr, lsl #3
 8009da2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8009da6:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 8009daa:	e7d6      	b.n	8009d5a <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8009dac:	2002      	movs	r0, #2
}
 8009dae:	bd10      	pop	{r4, pc}

08009db0 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8009db0:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009db4:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009db8:	f04f 0124 	mov.w	r1, #36	; 0x24
{
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8009dc0:	d11a      	bne.n	8009df8 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009dc2:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8009dc6:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8009dca:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009dcc:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 8009dd0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009dd4:	f882 027d 	strb.w	r0, [r2, #637]	; 0x27d
  ep->num = ep_addr & EP_ADDR_MSK;
 8009dd8:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8009dda:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d019      	beq.n	8009e16 <HAL_PCD_EP_Close+0x66>
 8009de2:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009de4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8009de6:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009dea:	f004 f8e7 	bl	800dfbc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009dee:	2300      	movs	r3, #0
  return HAL_OK;
 8009df0:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8009df2:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 8009df6:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009df8:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8009dfc:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8009e00:	2001      	movs	r0, #1
 8009e02:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e06:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8009e08:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e0c:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8009e0e:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d1e5      	bne.n	8009de2 <HAL_PCD_EP_Close+0x32>
 8009e16:	2002      	movs	r0, #2
}
 8009e18:	bd10      	pop	{r4, pc}
 8009e1a:	bf00      	nop

08009e1c <HAL_PCD_EP_Receive>:
{
 8009e1c:	b508      	push	{r3, lr}
 8009e1e:	f001 0e0f 	and.w	lr, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e22:	2124      	movs	r1, #36	; 0x24
  ep->xfer_buff = pBuf;
 8009e24:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e28:	fb01 010e 	mla	r1, r1, lr, r0
  ep->xfer_buff = pBuf;
 8009e2c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e30:	f501 711f 	add.w	r1, r1, #636	; 0x27c
  ep->xfer_len = len;
 8009e34:	f8cc 328c 	str.w	r3, [ip, #652]	; 0x28c
  ep->xfer_count = 0U;
 8009e38:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 8009e3a:	f8cc 2288 	str.w	r2, [ip, #648]	; 0x288
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e3e:	f88c e27c 	strb.w	lr, [ip, #636]	; 0x27c
  ep->xfer_count = 0U;
 8009e42:	f8cc 3290 	str.w	r3, [ip, #656]	; 0x290
  ep->is_in = 0U;
 8009e46:	f88c 327d 	strb.w	r3, [ip, #637]	; 0x27d
  if (hpcd->Init.dma_enable == 1U)
 8009e4a:	68c3      	ldr	r3, [r0, #12]
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009e4c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8009e4e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009e50:	bf08      	it	eq
 8009e52:	f8cc 2298 	streq.w	r2, [ip, #664]	; 0x298
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009e56:	b2da      	uxtb	r2, r3
 8009e58:	f004 f90e 	bl	800e078 <USB_EPStartXfer>
}
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	bd08      	pop	{r3, pc}

08009e60 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009e60:	f001 010f 	and.w	r1, r1, #15
 8009e64:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8009e68:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8009e6c:	f8d1 0290 	ldr.w	r0, [r1, #656]	; 0x290
 8009e70:	4770      	bx	lr
 8009e72:	bf00      	nop

08009e74 <HAL_PCD_EP_Transmit>:
{
 8009e74:	b508      	push	{r3, lr}
 8009e76:	f001 0e0f 	and.w	lr, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e7a:	2124      	movs	r1, #36	; 0x24
  ep->xfer_buff = pBuf;
 8009e7c:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e80:	fb01 010e 	mla	r1, r1, lr, r0
  ep->xfer_buff = pBuf;
 8009e84:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e88:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 8009e8a:	f8cc 304c 	str.w	r3, [ip, #76]	; 0x4c
  ep->xfer_count = 0U;
 8009e8e:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 8009e90:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 8009e94:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->is_in = 1U;
 8009e98:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e9a:	f88c e03c 	strb.w	lr, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 8009e9e:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8009ea2:	68c3      	ldr	r3, [r0, #12]
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009ea4:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8009ea6:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009ea8:	bf08      	it	eq
 8009eaa:	f8cc 2058 	streq.w	r2, [ip, #88]	; 0x58
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009eae:	b2da      	uxtb	r2, r3
 8009eb0:	f004 f8e2 	bl	800e078 <USB_EPStartXfer>
}
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	bd08      	pop	{r3, pc}

08009eb8 <HAL_PCD_EP_SetStall>:
{
 8009eb8:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009eba:	6843      	ldr	r3, [r0, #4]
 8009ebc:	f001 050f 	and.w	r5, r1, #15
 8009ec0:	429d      	cmp	r5, r3
 8009ec2:	d834      	bhi.n	8009f2e <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 8009ec4:	060b      	lsls	r3, r1, #24
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	d41d      	bmi.n	8009f06 <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 8009eca:	2224      	movs	r2, #36	; 0x24
    ep->is_in = 0U;
 8009ecc:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8009ed0:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 8009ed4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009ed8:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8009eda:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 8009ede:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  ep->is_stall = 1U;
 8009ee2:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009ee4:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009ee6:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009ee8:	f894 24bc 	ldrb.w	r2, [r4, #1212]	; 0x4bc
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d01c      	beq.n	8009f2a <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009ef0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8009ef2:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009ef6:	f004 fa83 	bl	800e400 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009efa:	b1d5      	cbz	r5, 8009f32 <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 8009efc:	2300      	movs	r3, #0
  return HAL_OK;
 8009efe:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8009f00:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 8009f04:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f06:	2124      	movs	r1, #36	; 0x24
    ep->is_in = 1U;
 8009f08:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8009f0c:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f0e:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8009f12:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f16:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8009f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8009f1c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f1e:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009f20:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009f22:	f894 24bc 	ldrb.w	r2, [r4, #1212]	; 0x4bc
 8009f26:	429a      	cmp	r2, r3
 8009f28:	d1e2      	bne.n	8009ef0 <HAL_PCD_EP_SetStall+0x38>
 8009f2a:	2002      	movs	r0, #2
}
 8009f2c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009f2e:	2001      	movs	r0, #1
}
 8009f30:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009f32:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 8009f36:	7b21      	ldrb	r1, [r4, #12]
 8009f38:	6820      	ldr	r0, [r4, #0]
 8009f3a:	f004 fb3b 	bl	800e5b4 <USB_EP0_OutStart>
 8009f3e:	e7dd      	b.n	8009efc <HAL_PCD_EP_SetStall+0x44>

08009f40 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009f40:	6842      	ldr	r2, [r0, #4]
{
 8009f42:	b538      	push	{r3, r4, r5, lr}
 8009f44:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d832      	bhi.n	8009fb2 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8009f4c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009f50:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f52:	f04f 0124 	mov.w	r1, #36	; 0x24
    ep->is_in = 1U;
 8009f56:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8009f5a:	d119      	bne.n	8009f90 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f5c:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8009f60:	2000      	movs	r0, #0
 8009f62:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8009f66:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f68:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 8009f6c:	f882 027d 	strb.w	r0, [r2, #637]	; 0x27d
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f70:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8009f72:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8009f74:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d018      	beq.n	8009fae <HAL_PCD_EP_ClrStall+0x6e>
 8009f7c:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009f7e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8009f80:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009f84:	f004 fa70 	bl	800e468 <USB_EPClearStall>
  return HAL_OK;
 8009f88:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8009f8a:	f884 54bc 	strb.w	r5, [r4, #1212]	; 0x4bc
}
 8009f8e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f90:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8009f94:	2001      	movs	r0, #1
 8009f96:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8009f9a:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f9c:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8009f9e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8009fa2:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8009fa4:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8009fa6:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d1e6      	bne.n	8009f7c <HAL_PCD_EP_ClrStall+0x3c>
 8009fae:	2002      	movs	r0, #2
}
 8009fb0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009fb2:	2001      	movs	r0, #1
}
 8009fb4:	bd38      	pop	{r3, r4, r5, pc}
 8009fb6:	bf00      	nop

08009fb8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009fb8:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009fba:	6804      	ldr	r4, [r0, #0]
 8009fbc:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8009fbe:	b931      	cbnz	r1, 8009fce <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009fc0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8009fc4:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8009fc6:	2000      	movs	r0, #0
 8009fc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fcc:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009fce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8009fd0:	f1b1 0c01 	subs.w	ip, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009fd4:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009fd8:	d00b      	beq.n	8009ff2 <HAL_PCDEx_SetTxFiFo+0x3a>
 8009fda:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009fdc:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8009fe0:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009fe2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8009fe6:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009fe8:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8009fea:	4563      	cmp	r3, ip
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009fec:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009ff0:	d3f4      	bcc.n	8009fdc <HAL_PCDEx_SetTxFiFo+0x24>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009ff2:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 8009ff6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8009ffa:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
}
 8009ffe:	f85d 4b04 	ldr.w	r4, [sp], #4
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a002:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800a006:	2000      	movs	r0, #0
 800a008:	4770      	bx	lr
 800a00a:	bf00      	nop

0800a00c <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a00c:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800a00e:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	6259      	str	r1, [r3, #36]	; 0x24
}
 800a014:	4770      	bx	lr
 800a016:	bf00      	nop

0800a018 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a018:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800a01a:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a01e:	4909      	ldr	r1, [pc, #36]	; (800a044 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a020:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800a022:	4660      	mov	r0, ip
{
 800a024:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800a026:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800a028:	f883 c4f4 	strb.w	ip, [r3, #1268]	; 0x4f4
  hpcd->lpm_active = 1U;
 800a02c:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a030:	6993      	ldr	r3, [r2, #24]
}
 800a032:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a036:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a03a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a03c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a03e:	4319      	orrs	r1, r3
 800a040:	6551      	str	r1, [r2, #84]	; 0x54
}
 800a042:	4770      	bx	lr
 800a044:	10000003 	.word	0x10000003

0800a048 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a048:	4770      	bx	lr
 800a04a:	bf00      	nop

0800a04c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a04c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a04e:	4c10      	ldr	r4, [pc, #64]	; (800a090 <HAL_PWREx_ConfigSupply+0x44>)
 800a050:	68e3      	ldr	r3, [r4, #12]
 800a052:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a056:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a058:	d105      	bne.n	800a066 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a05a:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a05e:	1a18      	subs	r0, r3, r0
 800a060:	bf18      	it	ne
 800a062:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800a064:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a066:	f023 0307 	bic.w	r3, r3, #7
 800a06a:	4318      	orrs	r0, r3
 800a06c:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 800a06e:	f7fb fec1 	bl	8005df4 <HAL_GetTick>
 800a072:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a074:	e005      	b.n	800a082 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a076:	f7fb febd 	bl	8005df4 <HAL_GetTick>
 800a07a:	1b40      	subs	r0, r0, r5
 800a07c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a080:	d804      	bhi.n	800a08c <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a082:	6863      	ldr	r3, [r4, #4]
 800a084:	049b      	lsls	r3, r3, #18
 800a086:	d5f6      	bpl.n	800a076 <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 800a088:	2000      	movs	r0, #0
}
 800a08a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800a08c:	2001      	movs	r0, #1
}
 800a08e:	bd38      	pop	{r3, r4, r5, pc}
 800a090:	58024800 	.word	0x58024800

0800a094 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a094:	4a02      	ldr	r2, [pc, #8]	; (800a0a0 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800a096:	68d3      	ldr	r3, [r2, #12]
 800a098:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a09c:	60d3      	str	r3, [r2, #12]
}
 800a09e:	4770      	bx	lr
 800a0a0:	58024800 	.word	0x58024800

0800a0a4 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a0a4:	4b3b      	ldr	r3, [pc, #236]	; (800a194 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800a0a6:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a0a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a0aa:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a0ac:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800a0ae:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a0b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a0b4:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800a0b8:	d038      	beq.n	800a12c <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a0ba:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a0be:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a0c2:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a0c6:	fb05 f101 	mul.w	r1, r5, r1
 800a0ca:	2a01      	cmp	r2, #1
 800a0cc:	ee07 1a90 	vmov	s15, r1
 800a0d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 800a0d4:	d002      	beq.n	800a0dc <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800a0d6:	2a02      	cmp	r2, #2
 800a0d8:	d04e      	beq.n	800a178 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 800a0da:	b34a      	cbz	r2, 800a130 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0dc:	ee07 0a90 	vmov	s15, r0
 800a0e0:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800a198 <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 800a0e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0ea:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800a0ee:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800a19c <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a0f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0f6:	ee06 3a90 	vmov	s13, r3
 800a0fa:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800a0fe:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a102:	ee76 6a85 	vadd.f32	s13, s13, s10
 800a106:	eee7 6a25 	vfma.f32	s13, s14, s11
 800a10a:	ee66 6a26 	vmul.f32	s13, s12, s13
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a10e:	4b21      	ldr	r3, [pc, #132]	; (800a194 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 800a110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a112:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a116:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a118:	ee07 3a90 	vmov	s15, r3
 800a11c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a124:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a128:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800a12c:	bc30      	pop	{r4, r5}
 800a12e:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a130:	681a      	ldr	r2, [r3, #0]
 800a132:	0692      	lsls	r2, r2, #26
 800a134:	d527      	bpl.n	800a186 <HAL_RCC_GetSysClockFreq.part.0+0xe2>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a136:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a138:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a13c:	4a18      	ldr	r2, [pc, #96]	; (800a1a0 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a13e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a144:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a148:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a14c:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800a19c <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a150:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a154:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a156:	ee06 3a90 	vmov	s13, r3
 800a15a:	ee05 2a90 	vmov	s11, r2
 800a15e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a162:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a166:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a16a:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800a16e:	eee7 6a05 	vfma.f32	s13, s14, s10
 800a172:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a176:	e7ca      	b.n	800a10e <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a178:	ee07 0a90 	vmov	s15, r0
 800a17c:	eddf 6a09 	vldr	s13, [pc, #36]	; 800a1a4 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 800a180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a184:	e7b0      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a186:	ee07 0a90 	vmov	s15, r0
 800a18a:	eddf 6a07 	vldr	s13, [pc, #28]	; 800a1a8 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800a18e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a192:	e7a9      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800a194:	58024400 	.word	0x58024400
 800a198:	4a742400 	.word	0x4a742400
 800a19c:	39000000 	.word	0x39000000
 800a1a0:	03d09000 	.word	0x03d09000
 800a1a4:	4bbebc20 	.word	0x4bbebc20
 800a1a8:	4c742400 	.word	0x4c742400

0800a1ac <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	f000 81e8 	beq.w	800a582 <HAL_RCC_OscConfig+0x3d6>
{
 800a1b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a1b4:	6803      	ldr	r3, [r0, #0]
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	07d9      	lsls	r1, r3, #31
 800a1ba:	d52e      	bpl.n	800a21a <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1bc:	49a4      	ldr	r1, [pc, #656]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a1be:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a1c0:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1c2:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a1c6:	2a10      	cmp	r2, #16
 800a1c8:	f000 8107 	beq.w	800a3da <HAL_RCC_OscConfig+0x22e>
 800a1cc:	2a18      	cmp	r2, #24
 800a1ce:	f000 80ff 	beq.w	800a3d0 <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a1d2:	6863      	ldr	r3, [r4, #4]
 800a1d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a1d8:	f000 812a 	beq.w	800a430 <HAL_RCC_OscConfig+0x284>
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f000 8168 	beq.w	800a4b2 <HAL_RCC_OscConfig+0x306>
 800a1e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a1e6:	4b9a      	ldr	r3, [pc, #616]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	f000 8289 	beq.w	800a700 <HAL_RCC_OscConfig+0x554>
 800a1ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a1f2:	601a      	str	r2, [r3, #0]
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a1fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a1fc:	f7fb fdfa 	bl	8005df4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a200:	4e93      	ldr	r6, [pc, #588]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 800a202:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a204:	e005      	b.n	800a212 <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a206:	f7fb fdf5 	bl	8005df4 <HAL_GetTick>
 800a20a:	1b40      	subs	r0, r0, r5
 800a20c:	2864      	cmp	r0, #100	; 0x64
 800a20e:	f200 814e 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a212:	6833      	ldr	r3, [r6, #0]
 800a214:	039b      	lsls	r3, r3, #14
 800a216:	d5f6      	bpl.n	800a206 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a218:	6823      	ldr	r3, [r4, #0]
 800a21a:	079d      	lsls	r5, r3, #30
 800a21c:	f100 808a 	bmi.w	800a334 <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a220:	06d9      	lsls	r1, r3, #27
 800a222:	d533      	bpl.n	800a28c <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a224:	4a8a      	ldr	r2, [pc, #552]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a226:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a228:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a22a:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a22e:	2b08      	cmp	r3, #8
 800a230:	f000 80e3 	beq.w	800a3fa <HAL_RCC_OscConfig+0x24e>
 800a234:	2b18      	cmp	r3, #24
 800a236:	f000 80db 	beq.w	800a3f0 <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a23a:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800a23c:	4d84      	ldr	r5, [pc, #528]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a23e:	2b00      	cmp	r3, #0
 800a240:	f000 816f 	beq.w	800a522 <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 800a244:	682b      	ldr	r3, [r5, #0]
 800a246:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a24a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a24c:	f7fb fdd2 	bl	8005df4 <HAL_GetTick>
 800a250:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a252:	e005      	b.n	800a260 <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a254:	f7fb fdce 	bl	8005df4 <HAL_GetTick>
 800a258:	1b80      	subs	r0, r0, r6
 800a25a:	2802      	cmp	r0, #2
 800a25c:	f200 8127 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a260:	682b      	ldr	r3, [r5, #0]
 800a262:	05db      	lsls	r3, r3, #23
 800a264:	d5f6      	bpl.n	800a254 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a266:	f7fb fddd 	bl	8005e24 <HAL_GetREVID>
 800a26a:	f241 0303 	movw	r3, #4099	; 0x1003
 800a26e:	4298      	cmp	r0, r3
 800a270:	f200 826d 	bhi.w	800a74e <HAL_RCC_OscConfig+0x5a2>
 800a274:	6a22      	ldr	r2, [r4, #32]
 800a276:	686b      	ldr	r3, [r5, #4]
 800a278:	2a20      	cmp	r2, #32
 800a27a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a27e:	bf0c      	ite	eq
 800a280:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800a284:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800a288:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a28a:	6823      	ldr	r3, [r4, #0]
 800a28c:	071d      	lsls	r5, r3, #28
 800a28e:	d516      	bpl.n	800a2be <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a290:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800a292:	4d6f      	ldr	r5, [pc, #444]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a294:	2b00      	cmp	r3, #0
 800a296:	f000 8122 	beq.w	800a4de <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800a29a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a29c:	f043 0301 	orr.w	r3, r3, #1
 800a2a0:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a2a2:	f7fb fda7 	bl	8005df4 <HAL_GetTick>
 800a2a6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a2a8:	e005      	b.n	800a2b6 <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a2aa:	f7fb fda3 	bl	8005df4 <HAL_GetTick>
 800a2ae:	1b80      	subs	r0, r0, r6
 800a2b0:	2802      	cmp	r0, #2
 800a2b2:	f200 80fc 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a2b6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a2b8:	0798      	lsls	r0, r3, #30
 800a2ba:	d5f6      	bpl.n	800a2aa <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a2bc:	6823      	ldr	r3, [r4, #0]
 800a2be:	069a      	lsls	r2, r3, #26
 800a2c0:	d516      	bpl.n	800a2f0 <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a2c2:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800a2c4:	4d62      	ldr	r5, [pc, #392]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f000 811a 	beq.w	800a500 <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 800a2cc:	682b      	ldr	r3, [r5, #0]
 800a2ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2d2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800a2d4:	f7fb fd8e 	bl	8005df4 <HAL_GetTick>
 800a2d8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2da:	e005      	b.n	800a2e8 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a2dc:	f7fb fd8a 	bl	8005df4 <HAL_GetTick>
 800a2e0:	1b80      	subs	r0, r0, r6
 800a2e2:	2802      	cmp	r0, #2
 800a2e4:	f200 80e3 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a2e8:	682b      	ldr	r3, [r5, #0]
 800a2ea:	049f      	lsls	r7, r3, #18
 800a2ec:	d5f6      	bpl.n	800a2dc <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a2ee:	6823      	ldr	r3, [r4, #0]
 800a2f0:	0759      	lsls	r1, r3, #29
 800a2f2:	f100 80a3 	bmi.w	800a43c <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a2f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a2f8:	b1d0      	cbz	r0, 800a330 <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a2fa:	4d55      	ldr	r5, [pc, #340]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a2fc:	692b      	ldr	r3, [r5, #16]
 800a2fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a302:	2b18      	cmp	r3, #24
 800a304:	f000 81ae 	beq.w	800a664 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 800a308:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a30a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800a30c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a310:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a312:	f000 8142 	beq.w	800a59a <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 800a316:	f7fb fd6d 	bl	8005df4 <HAL_GetTick>
 800a31a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a31c:	e005      	b.n	800a32a <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a31e:	f7fb fd69 	bl	8005df4 <HAL_GetTick>
 800a322:	1b00      	subs	r0, r0, r4
 800a324:	2802      	cmp	r0, #2
 800a326:	f200 80c2 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a32a:	682b      	ldr	r3, [r5, #0]
 800a32c:	019b      	lsls	r3, r3, #6
 800a32e:	d4f6      	bmi.n	800a31e <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 800a330:	2000      	movs	r0, #0
}
 800a332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a334:	4a46      	ldr	r2, [pc, #280]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a336:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a338:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a33a:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800a33e:	d12d      	bne.n	800a39c <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a340:	4b43      	ldr	r3, [pc, #268]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a342:	68e2      	ldr	r2, [r4, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	0759      	lsls	r1, r3, #29
 800a348:	d501      	bpl.n	800a34e <HAL_RCC_OscConfig+0x1a2>
 800a34a:	2a00      	cmp	r2, #0
 800a34c:	d04e      	beq.n	800a3ec <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a34e:	4d40      	ldr	r5, [pc, #256]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a350:	682b      	ldr	r3, [r5, #0]
 800a352:	f023 0319 	bic.w	r3, r3, #25
 800a356:	4313      	orrs	r3, r2
 800a358:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a35a:	f7fb fd4b 	bl	8005df4 <HAL_GetTick>
 800a35e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a360:	e005      	b.n	800a36e <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a362:	f7fb fd47 	bl	8005df4 <HAL_GetTick>
 800a366:	1b80      	subs	r0, r0, r6
 800a368:	2802      	cmp	r0, #2
 800a36a:	f200 80a0 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a36e:	682b      	ldr	r3, [r5, #0]
 800a370:	075b      	lsls	r3, r3, #29
 800a372:	d5f6      	bpl.n	800a362 <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a374:	f7fb fd56 	bl	8005e24 <HAL_GetREVID>
 800a378:	f241 0303 	movw	r3, #4099	; 0x1003
 800a37c:	4298      	cmp	r0, r3
 800a37e:	f200 80f7 	bhi.w	800a570 <HAL_RCC_OscConfig+0x3c4>
 800a382:	6922      	ldr	r2, [r4, #16]
 800a384:	686b      	ldr	r3, [r5, #4]
 800a386:	2a40      	cmp	r2, #64	; 0x40
 800a388:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a38c:	bf0c      	ite	eq
 800a38e:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800a392:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800a396:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a398:	6823      	ldr	r3, [r4, #0]
 800a39a:	e741      	b.n	800a220 <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a39c:	2b18      	cmp	r3, #24
 800a39e:	f000 80e3 	beq.w	800a568 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a3a2:	4d2b      	ldr	r5, [pc, #172]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a3a4:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a3a6:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a3a8:	2a00      	cmp	r2, #0
 800a3aa:	f000 80cc 	beq.w	800a546 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a3ae:	f023 0319 	bic.w	r3, r3, #25
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a3b6:	f7fb fd1d 	bl	8005df4 <HAL_GetTick>
 800a3ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a3bc:	e004      	b.n	800a3c8 <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a3be:	f7fb fd19 	bl	8005df4 <HAL_GetTick>
 800a3c2:	1b80      	subs	r0, r0, r6
 800a3c4:	2802      	cmp	r0, #2
 800a3c6:	d872      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a3c8:	682b      	ldr	r3, [r5, #0]
 800a3ca:	075f      	lsls	r7, r3, #29
 800a3cc:	d5f7      	bpl.n	800a3be <HAL_RCC_OscConfig+0x212>
 800a3ce:	e7d1      	b.n	800a374 <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a3d0:	f001 0103 	and.w	r1, r1, #3
 800a3d4:	2902      	cmp	r1, #2
 800a3d6:	f47f aefc 	bne.w	800a1d2 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3da:	4a1d      	ldr	r2, [pc, #116]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a3dc:	6812      	ldr	r2, [r2, #0]
 800a3de:	0392      	lsls	r2, r2, #14
 800a3e0:	f57f af1b 	bpl.w	800a21a <HAL_RCC_OscConfig+0x6e>
 800a3e4:	6862      	ldr	r2, [r4, #4]
 800a3e6:	2a00      	cmp	r2, #0
 800a3e8:	f47f af17 	bne.w	800a21a <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800a3ec:	2001      	movs	r0, #1
}
 800a3ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a3f0:	f002 0203 	and.w	r2, r2, #3
 800a3f4:	2a01      	cmp	r2, #1
 800a3f6:	f47f af20 	bne.w	800a23a <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a3fa:	4b15      	ldr	r3, [pc, #84]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	05da      	lsls	r2, r3, #23
 800a400:	d502      	bpl.n	800a408 <HAL_RCC_OscConfig+0x25c>
 800a402:	69e3      	ldr	r3, [r4, #28]
 800a404:	2b80      	cmp	r3, #128	; 0x80
 800a406:	d1f1      	bne.n	800a3ec <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a408:	f7fb fd0c 	bl	8005e24 <HAL_GetREVID>
 800a40c:	f241 0303 	movw	r3, #4099	; 0x1003
 800a410:	4298      	cmp	r0, r3
 800a412:	f200 80b8 	bhi.w	800a586 <HAL_RCC_OscConfig+0x3da>
 800a416:	6a22      	ldr	r2, [r4, #32]
 800a418:	2a20      	cmp	r2, #32
 800a41a:	f000 81a7 	beq.w	800a76c <HAL_RCC_OscConfig+0x5c0>
 800a41e:	490c      	ldr	r1, [pc, #48]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a420:	684b      	ldr	r3, [r1, #4]
 800a422:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a426:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800a42a:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a42c:	6823      	ldr	r3, [r4, #0]
 800a42e:	e72d      	b.n	800a28c <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a430:	4a07      	ldr	r2, [pc, #28]	; (800a450 <HAL_RCC_OscConfig+0x2a4>)
 800a432:	6813      	ldr	r3, [r2, #0]
 800a434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a438:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a43a:	e6df      	b.n	800a1fc <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800a43c:	4d05      	ldr	r5, [pc, #20]	; (800a454 <HAL_RCC_OscConfig+0x2a8>)
 800a43e:	682b      	ldr	r3, [r5, #0]
 800a440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a444:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800a446:	f7fb fcd5 	bl	8005df4 <HAL_GetTick>
 800a44a:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a44c:	e009      	b.n	800a462 <HAL_RCC_OscConfig+0x2b6>
 800a44e:	bf00      	nop
 800a450:	58024400 	.word	0x58024400
 800a454:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a458:	f7fb fccc 	bl	8005df4 <HAL_GetTick>
 800a45c:	1b80      	subs	r0, r0, r6
 800a45e:	2864      	cmp	r0, #100	; 0x64
 800a460:	d825      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a462:	682b      	ldr	r3, [r5, #0]
 800a464:	05da      	lsls	r2, r3, #23
 800a466:	d5f7      	bpl.n	800a458 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a468:	68a3      	ldr	r3, [r4, #8]
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	f000 8178 	beq.w	800a760 <HAL_RCC_OscConfig+0x5b4>
 800a470:	2b00      	cmp	r3, #0
 800a472:	f000 8153 	beq.w	800a71c <HAL_RCC_OscConfig+0x570>
 800a476:	2b05      	cmp	r3, #5
 800a478:	4ba5      	ldr	r3, [pc, #660]	; (800a710 <HAL_RCC_OscConfig+0x564>)
 800a47a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a47c:	f000 817f 	beq.w	800a77e <HAL_RCC_OscConfig+0x5d2>
 800a480:	f022 0201 	bic.w	r2, r2, #1
 800a484:	671a      	str	r2, [r3, #112]	; 0x70
 800a486:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a488:	f022 0204 	bic.w	r2, r2, #4
 800a48c:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a48e:	f7fb fcb1 	bl	8005df4 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a492:	4e9f      	ldr	r6, [pc, #636]	; (800a710 <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a494:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800a498:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a49a:	e004      	b.n	800a4a6 <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a49c:	f7fb fcaa 	bl	8005df4 <HAL_GetTick>
 800a4a0:	1b40      	subs	r0, r0, r5
 800a4a2:	42b8      	cmp	r0, r7
 800a4a4:	d803      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a4a6:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a4a8:	079b      	lsls	r3, r3, #30
 800a4aa:	d5f7      	bpl.n	800a49c <HAL_RCC_OscConfig+0x2f0>
 800a4ac:	e723      	b.n	800a2f6 <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800a4ae:	2003      	movs	r0, #3
}
 800a4b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a4b2:	4d97      	ldr	r5, [pc, #604]	; (800a710 <HAL_RCC_OscConfig+0x564>)
 800a4b4:	682b      	ldr	r3, [r5, #0]
 800a4b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a4ba:	602b      	str	r3, [r5, #0]
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a4c2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a4c4:	f7fb fc96 	bl	8005df4 <HAL_GetTick>
 800a4c8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a4ca:	e004      	b.n	800a4d6 <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a4cc:	f7fb fc92 	bl	8005df4 <HAL_GetTick>
 800a4d0:	1b80      	subs	r0, r0, r6
 800a4d2:	2864      	cmp	r0, #100	; 0x64
 800a4d4:	d8eb      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a4d6:	682b      	ldr	r3, [r5, #0]
 800a4d8:	039f      	lsls	r7, r3, #14
 800a4da:	d4f7      	bmi.n	800a4cc <HAL_RCC_OscConfig+0x320>
 800a4dc:	e69c      	b.n	800a218 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800a4de:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a4e0:	f023 0301 	bic.w	r3, r3, #1
 800a4e4:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a4e6:	f7fb fc85 	bl	8005df4 <HAL_GetTick>
 800a4ea:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a4ec:	e004      	b.n	800a4f8 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a4ee:	f7fb fc81 	bl	8005df4 <HAL_GetTick>
 800a4f2:	1b80      	subs	r0, r0, r6
 800a4f4:	2802      	cmp	r0, #2
 800a4f6:	d8da      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a4f8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a4fa:	0799      	lsls	r1, r3, #30
 800a4fc:	d4f7      	bmi.n	800a4ee <HAL_RCC_OscConfig+0x342>
 800a4fe:	e6dd      	b.n	800a2bc <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 800a500:	682b      	ldr	r3, [r5, #0]
 800a502:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a506:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800a508:	f7fb fc74 	bl	8005df4 <HAL_GetTick>
 800a50c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a50e:	e004      	b.n	800a51a <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a510:	f7fb fc70 	bl	8005df4 <HAL_GetTick>
 800a514:	1b80      	subs	r0, r0, r6
 800a516:	2802      	cmp	r0, #2
 800a518:	d8c9      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a51a:	682b      	ldr	r3, [r5, #0]
 800a51c:	0498      	lsls	r0, r3, #18
 800a51e:	d4f7      	bmi.n	800a510 <HAL_RCC_OscConfig+0x364>
 800a520:	e6e5      	b.n	800a2ee <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 800a522:	682b      	ldr	r3, [r5, #0]
 800a524:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a528:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a52a:	f7fb fc63 	bl	8005df4 <HAL_GetTick>
 800a52e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a530:	e004      	b.n	800a53c <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a532:	f7fb fc5f 	bl	8005df4 <HAL_GetTick>
 800a536:	1b80      	subs	r0, r0, r6
 800a538:	2802      	cmp	r0, #2
 800a53a:	d8b8      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a53c:	682b      	ldr	r3, [r5, #0]
 800a53e:	05df      	lsls	r7, r3, #23
 800a540:	d4f7      	bmi.n	800a532 <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a542:	6823      	ldr	r3, [r4, #0]
 800a544:	e6a2      	b.n	800a28c <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 800a546:	f023 0301 	bic.w	r3, r3, #1
 800a54a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a54c:	f7fb fc52 	bl	8005df4 <HAL_GetTick>
 800a550:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a552:	e004      	b.n	800a55e <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a554:	f7fb fc4e 	bl	8005df4 <HAL_GetTick>
 800a558:	1b80      	subs	r0, r0, r6
 800a55a:	2802      	cmp	r0, #2
 800a55c:	d8a7      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a55e:	682b      	ldr	r3, [r5, #0]
 800a560:	0758      	lsls	r0, r3, #29
 800a562:	d4f7      	bmi.n	800a554 <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	e65b      	b.n	800a220 <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a568:	0790      	lsls	r0, r2, #30
 800a56a:	f47f af1a 	bne.w	800a3a2 <HAL_RCC_OscConfig+0x1f6>
 800a56e:	e6e7      	b.n	800a340 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a570:	686b      	ldr	r3, [r5, #4]
 800a572:	6922      	ldr	r2, [r4, #16]
 800a574:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a578:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a57c:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a57e:	6823      	ldr	r3, [r4, #0]
 800a580:	e64e      	b.n	800a220 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800a582:	2001      	movs	r0, #1
}
 800a584:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a586:	4a62      	ldr	r2, [pc, #392]	; (800a710 <HAL_RCC_OscConfig+0x564>)
 800a588:	6a21      	ldr	r1, [r4, #32]
 800a58a:	68d3      	ldr	r3, [r2, #12]
 800a58c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800a590:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a594:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	e678      	b.n	800a28c <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800a59a:	f7fb fc2b 	bl	8005df4 <HAL_GetTick>
 800a59e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5a0:	e004      	b.n	800a5ac <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5a2:	f7fb fc27 	bl	8005df4 <HAL_GetTick>
 800a5a6:	1b80      	subs	r0, r0, r6
 800a5a8:	2802      	cmp	r0, #2
 800a5aa:	d880      	bhi.n	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a5ac:	682b      	ldr	r3, [r5, #0]
 800a5ae:	0199      	lsls	r1, r3, #6
 800a5b0:	d4f7      	bmi.n	800a5a2 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a5b2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800a5b4:	4b57      	ldr	r3, [pc, #348]	; (800a714 <HAL_RCC_OscConfig+0x568>)
 800a5b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a5b8:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a5ba:	4957      	ldr	r1, [pc, #348]	; (800a718 <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a5bc:	4e54      	ldr	r6, [pc, #336]	; (800a710 <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a5c2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800a5c6:	62ab      	str	r3, [r5, #40]	; 0x28
 800a5c8:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 800a5cc:	3b01      	subs	r3, #1
 800a5ce:	3a01      	subs	r2, #1
 800a5d0:	025b      	lsls	r3, r3, #9
 800a5d2:	0412      	lsls	r2, r2, #16
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a5de:	3a01      	subs	r2, #1
 800a5e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a5e8:	3a01      	subs	r2, #1
 800a5ea:	0612      	lsls	r2, r2, #24
 800a5ec:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800a5f4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a5f6:	f023 0301 	bic.w	r3, r3, #1
 800a5fa:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a5fc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800a5fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800a600:	4011      	ands	r1, r2
 800a602:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800a606:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a608:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a60a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a60c:	f023 030c 	bic.w	r3, r3, #12
 800a610:	4313      	orrs	r3, r2
 800a612:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a614:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a616:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800a618:	f023 0302 	bic.w	r3, r3, #2
 800a61c:	4313      	orrs	r3, r2
 800a61e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a620:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a622:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a626:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a628:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a62a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a62e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a630:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a632:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a636:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800a638:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800a63a:	f043 0301 	orr.w	r3, r3, #1
 800a63e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800a640:	682b      	ldr	r3, [r5, #0]
 800a642:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a646:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a648:	f7fb fbd4 	bl	8005df4 <HAL_GetTick>
 800a64c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a64e:	e005      	b.n	800a65c <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a650:	f7fb fbd0 	bl	8005df4 <HAL_GetTick>
 800a654:	1b00      	subs	r0, r0, r4
 800a656:	2802      	cmp	r0, #2
 800a658:	f63f af29 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a65c:	6833      	ldr	r3, [r6, #0]
 800a65e:	019a      	lsls	r2, r3, #6
 800a660:	d5f6      	bpl.n	800a650 <HAL_RCC_OscConfig+0x4a4>
 800a662:	e665      	b.n	800a330 <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a664:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a666:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a668:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a66a:	f43f ae62 	beq.w	800a332 <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a66e:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a672:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800a674:	428b      	cmp	r3, r1
 800a676:	f47f aeb9 	bne.w	800a3ec <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a67a:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a67e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a680:	429a      	cmp	r2, r3
 800a682:	f47f aeb3 	bne.w	800a3ec <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a686:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a688:	f3c6 0208 	ubfx	r2, r6, #0, #9
 800a68c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a68e:	429a      	cmp	r2, r3
 800a690:	f47f aeac 	bne.w	800a3ec <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a694:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a696:	f3c6 2246 	ubfx	r2, r6, #9, #7
 800a69a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a69c:	429a      	cmp	r2, r3
 800a69e:	f47f aea5 	bne.w	800a3ec <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a6a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a6a4:	f3c6 4206 	ubfx	r2, r6, #16, #7
 800a6a8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	f47f ae9e 	bne.w	800a3ec <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a6b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a6b2:	f3c6 6606 	ubfx	r6, r6, #24, #7
 800a6b6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a6b8:	429e      	cmp	r6, r3
 800a6ba:	f47f ae97 	bne.w	800a3ec <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a6be:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a6c0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a6c2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	f43f ae32 	beq.w	800a330 <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 800a6cc:	4a10      	ldr	r2, [pc, #64]	; (800a710 <HAL_RCC_OscConfig+0x564>)
 800a6ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800a6d0:	f023 0301 	bic.w	r3, r3, #1
 800a6d4:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 800a6d6:	f7fb fb8d 	bl	8005df4 <HAL_GetTick>
 800a6da:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a6dc:	f7fb fb8a 	bl	8005df4 <HAL_GetTick>
 800a6e0:	42a8      	cmp	r0, r5
 800a6e2:	d0fb      	beq.n	800a6dc <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a6e4:	4a0a      	ldr	r2, [pc, #40]	; (800a710 <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 800a6e6:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a6e8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a6ea:	4b0b      	ldr	r3, [pc, #44]	; (800a718 <HAL_RCC_OscConfig+0x56c>)
 800a6ec:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800a6ee:	4023      	ands	r3, r4
 800a6f0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a6f4:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800a6f6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800a6f8:	f043 0301 	orr.w	r3, r3, #1
 800a6fc:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800a6fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a700:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a704:	601a      	str	r2, [r3, #0]
 800a706:	681a      	ldr	r2, [r3, #0]
 800a708:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a70c:	601a      	str	r2, [r3, #0]
 800a70e:	e575      	b.n	800a1fc <HAL_RCC_OscConfig+0x50>
 800a710:	58024400 	.word	0x58024400
 800a714:	fffffc0c 	.word	0xfffffc0c
 800a718:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a71c:	4d1c      	ldr	r5, [pc, #112]	; (800a790 <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a71e:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a722:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800a724:	f023 0301 	bic.w	r3, r3, #1
 800a728:	672b      	str	r3, [r5, #112]	; 0x70
 800a72a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800a72c:	f023 0304 	bic.w	r3, r3, #4
 800a730:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a732:	f7fb fb5f 	bl	8005df4 <HAL_GetTick>
 800a736:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a738:	e005      	b.n	800a746 <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a73a:	f7fb fb5b 	bl	8005df4 <HAL_GetTick>
 800a73e:	1b80      	subs	r0, r0, r6
 800a740:	42b8      	cmp	r0, r7
 800a742:	f63f aeb4 	bhi.w	800a4ae <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a746:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800a748:	0798      	lsls	r0, r3, #30
 800a74a:	d4f6      	bmi.n	800a73a <HAL_RCC_OscConfig+0x58e>
 800a74c:	e5d3      	b.n	800a2f6 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a74e:	68eb      	ldr	r3, [r5, #12]
 800a750:	6a22      	ldr	r2, [r4, #32]
 800a752:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800a756:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a75a:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a75c:	6823      	ldr	r3, [r4, #0]
 800a75e:	e595      	b.n	800a28c <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a760:	4a0b      	ldr	r2, [pc, #44]	; (800a790 <HAL_RCC_OscConfig+0x5e4>)
 800a762:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800a764:	f043 0301 	orr.w	r3, r3, #1
 800a768:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a76a:	e690      	b.n	800a48e <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a76c:	4a08      	ldr	r2, [pc, #32]	; (800a790 <HAL_RCC_OscConfig+0x5e4>)
 800a76e:	6853      	ldr	r3, [r2, #4]
 800a770:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a774:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a778:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a77a:	6823      	ldr	r3, [r4, #0]
 800a77c:	e586      	b.n	800a28c <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a77e:	f042 0204 	orr.w	r2, r2, #4
 800a782:	671a      	str	r2, [r3, #112]	; 0x70
 800a784:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a786:	f042 0201 	orr.w	r2, r2, #1
 800a78a:	671a      	str	r2, [r3, #112]	; 0x70
 800a78c:	e67f      	b.n	800a48e <HAL_RCC_OscConfig+0x2e2>
 800a78e:	bf00      	nop
 800a790:	58024400 	.word	0x58024400

0800a794 <HAL_RCC_MCOConfig>:
{
 800a794:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800a796:	4e25      	ldr	r6, [pc, #148]	; (800a82c <HAL_RCC_MCOConfig+0x98>)
{
 800a798:	b088      	sub	sp, #32
 800a79a:	460d      	mov	r5, r1
 800a79c:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 800a79e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if (RCC_MCOx == RCC_MCO1)
 800a7a2:	b9f8      	cbnz	r0, 800a7e4 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 800a7a4:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800a7a8:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a7ac:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 800a7ae:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800a7b2:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a7b6:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800a7b8:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a7bc:	481c      	ldr	r0, [pc, #112]	; (800a830 <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 800a7be:	9300      	str	r3, [sp, #0]
 800a7c0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800a7c2:	2302      	movs	r3, #2
 800a7c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	2303      	movs	r3, #3
 800a7cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a7d0:	f7fe fa7a 	bl	8008cc8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800a7d4:	6932      	ldr	r2, [r6, #16]
 800a7d6:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 800a7da:	432a      	orrs	r2, r5
 800a7dc:	4322      	orrs	r2, r4
 800a7de:	6132      	str	r2, [r6, #16]
}
 800a7e0:	b008      	add	sp, #32
 800a7e2:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800a7e4:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800a7e8:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800a7ec:	4811      	ldr	r0, [pc, #68]	; (800a834 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 800a7ee:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800a7f2:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800a7f6:	f003 0304 	and.w	r3, r3, #4
 800a7fa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800a7fc:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 800a7fe:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800a800:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 800a802:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a806:	2200      	movs	r2, #0
 800a808:	2303      	movs	r3, #3
 800a80a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a80e:	2300      	movs	r3, #0
 800a810:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800a812:	f7fe fa59 	bl	8008cc8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800a816:	6933      	ldr	r3, [r6, #16]
 800a818:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800a81c:	ea43 0105 	orr.w	r1, r3, r5
 800a820:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800a824:	6131      	str	r1, [r6, #16]
}
 800a826:	b008      	add	sp, #32
 800a828:	bd70      	pop	{r4, r5, r6, pc}
 800a82a:	bf00      	nop
 800a82c:	58024400 	.word	0x58024400
 800a830:	58020000 	.word	0x58020000
 800a834:	58020800 	.word	0x58020800

0800a838 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a838:	4a47      	ldr	r2, [pc, #284]	; (800a958 <HAL_RCC_GetSysClockFreq+0x120>)
 800a83a:	6913      	ldr	r3, [r2, #16]
 800a83c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a840:	2b10      	cmp	r3, #16
 800a842:	d004      	beq.n	800a84e <HAL_RCC_GetSysClockFreq+0x16>
 800a844:	2b18      	cmp	r3, #24
 800a846:	d00d      	beq.n	800a864 <HAL_RCC_GetSysClockFreq+0x2c>
 800a848:	b11b      	cbz	r3, 800a852 <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800a84a:	4844      	ldr	r0, [pc, #272]	; (800a95c <HAL_RCC_GetSysClockFreq+0x124>)
 800a84c:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a84e:	4844      	ldr	r0, [pc, #272]	; (800a960 <HAL_RCC_GetSysClockFreq+0x128>)
 800a850:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a852:	6813      	ldr	r3, [r2, #0]
 800a854:	0699      	lsls	r1, r3, #26
 800a856:	d54a      	bpl.n	800a8ee <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a858:	6813      	ldr	r3, [r2, #0]
 800a85a:	4842      	ldr	r0, [pc, #264]	; (800a964 <HAL_RCC_GetSysClockFreq+0x12c>)
 800a85c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a860:	40d8      	lsrs	r0, r3
 800a862:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a864:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800a866:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a868:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a86a:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 800a86c:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a870:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a872:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800a876:	d038      	beq.n	800a8ea <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a878:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a87c:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a880:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a884:	fb05 f101 	mul.w	r1, r5, r1
 800a888:	2b01      	cmp	r3, #1
 800a88a:	ee07 1a90 	vmov	s15, r1
 800a88e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800a892:	d002      	beq.n	800a89a <HAL_RCC_GetSysClockFreq+0x62>
 800a894:	2b02      	cmp	r3, #2
 800a896:	d02c      	beq.n	800a8f2 <HAL_RCC_GetSysClockFreq+0xba>
 800a898:	b393      	cbz	r3, 800a900 <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a89a:	ee07 0a90 	vmov	s15, r0
 800a89e:	eddf 6a32 	vldr	s13, [pc, #200]	; 800a968 <HAL_RCC_GetSysClockFreq+0x130>
 800a8a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800a8a8:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800a8ac:	eddf 5a2f 	vldr	s11, [pc, #188]	; 800a96c <HAL_RCC_GetSysClockFreq+0x134>
 800a8b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8b4:	ee06 3a90 	vmov	s13, r3
 800a8b8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800a8bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a8c0:	ee76 6a85 	vadd.f32	s13, s13, s10
 800a8c4:	eee7 6a25 	vfma.f32	s13, s14, s11
 800a8c8:	ee66 6a26 	vmul.f32	s13, s12, s13
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a8cc:	4b22      	ldr	r3, [pc, #136]	; (800a958 <HAL_RCC_GetSysClockFreq+0x120>)
 800a8ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a8d4:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a8d6:	ee07 3a90 	vmov	s15, r3
 800a8da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a8e6:	ee17 0a90 	vmov	r0, s15
}
 800a8ea:	bc30      	pop	{r4, r5}
 800a8ec:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a8ee:	481d      	ldr	r0, [pc, #116]	; (800a964 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 800a8f0:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a8f2:	ee07 0a90 	vmov	s15, r0
 800a8f6:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800a970 <HAL_RCC_GetSysClockFreq+0x138>
 800a8fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8fe:	e7d2      	b.n	800a8a6 <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a900:	6813      	ldr	r3, [r2, #0]
 800a902:	069b      	lsls	r3, r3, #26
 800a904:	d520      	bpl.n	800a948 <HAL_RCC_GetSysClockFreq+0x110>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a906:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a908:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a90c:	4915      	ldr	r1, [pc, #84]	; (800a964 <HAL_RCC_GetSysClockFreq+0x12c>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a90e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a912:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a914:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a91c:	ed9f 5a13 	vldr	s10, [pc, #76]	; 800a96c <HAL_RCC_GetSysClockFreq+0x134>
 800a920:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a924:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a926:	ee06 3a90 	vmov	s13, r3
 800a92a:	ee05 1a90 	vmov	s11, r1
 800a92e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800a932:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a936:	ee76 6a86 	vadd.f32	s13, s13, s12
 800a93a:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800a93e:	eee7 6a05 	vfma.f32	s13, s14, s10
 800a942:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a946:	e7c1      	b.n	800a8cc <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a948:	ee07 0a90 	vmov	s15, r0
 800a94c:	eddf 6a09 	vldr	s13, [pc, #36]	; 800a974 <HAL_RCC_GetSysClockFreq+0x13c>
 800a950:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a954:	e7a7      	b.n	800a8a6 <HAL_RCC_GetSysClockFreq+0x6e>
 800a956:	bf00      	nop
 800a958:	58024400 	.word	0x58024400
 800a95c:	003d0900 	.word	0x003d0900
 800a960:	017d7840 	.word	0x017d7840
 800a964:	03d09000 	.word	0x03d09000
 800a968:	4a742400 	.word	0x4a742400
 800a96c:	39000000 	.word	0x39000000
 800a970:	4bbebc20 	.word	0x4bbebc20
 800a974:	4c742400 	.word	0x4c742400

0800a978 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800a978:	2800      	cmp	r0, #0
 800a97a:	f000 810c 	beq.w	800ab96 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a97e:	4a8c      	ldr	r2, [pc, #560]	; (800abb0 <HAL_RCC_ClockConfig+0x238>)
 800a980:	6813      	ldr	r3, [r2, #0]
 800a982:	f003 030f 	and.w	r3, r3, #15
 800a986:	428b      	cmp	r3, r1
{
 800a988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a98c:	4604      	mov	r4, r0
 800a98e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a990:	d20c      	bcs.n	800a9ac <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a992:	6813      	ldr	r3, [r2, #0]
 800a994:	f023 030f 	bic.w	r3, r3, #15
 800a998:	430b      	orrs	r3, r1
 800a99a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a99c:	6813      	ldr	r3, [r2, #0]
 800a99e:	f003 030f 	and.w	r3, r3, #15
 800a9a2:	428b      	cmp	r3, r1
 800a9a4:	d002      	beq.n	800a9ac <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800a9a6:	2001      	movs	r0, #1
}
 800a9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a9ac:	6823      	ldr	r3, [r4, #0]
 800a9ae:	075f      	lsls	r7, r3, #29
 800a9b0:	d50b      	bpl.n	800a9ca <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a9b2:	4980      	ldr	r1, [pc, #512]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800a9b4:	6920      	ldr	r0, [r4, #16]
 800a9b6:	698a      	ldr	r2, [r1, #24]
 800a9b8:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a9bc:	4290      	cmp	r0, r2
 800a9be:	d904      	bls.n	800a9ca <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a9c0:	698a      	ldr	r2, [r1, #24]
 800a9c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a9c6:	4302      	orrs	r2, r0
 800a9c8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9ca:	071e      	lsls	r6, r3, #28
 800a9cc:	d50b      	bpl.n	800a9e6 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a9ce:	4979      	ldr	r1, [pc, #484]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800a9d0:	6960      	ldr	r0, [r4, #20]
 800a9d2:	69ca      	ldr	r2, [r1, #28]
 800a9d4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800a9d8:	4290      	cmp	r0, r2
 800a9da:	d904      	bls.n	800a9e6 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a9dc:	69ca      	ldr	r2, [r1, #28]
 800a9de:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a9e2:	4302      	orrs	r2, r0
 800a9e4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a9e6:	06d8      	lsls	r0, r3, #27
 800a9e8:	d50b      	bpl.n	800aa02 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a9ea:	4972      	ldr	r1, [pc, #456]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800a9ec:	69a0      	ldr	r0, [r4, #24]
 800a9ee:	69ca      	ldr	r2, [r1, #28]
 800a9f0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a9f4:	4290      	cmp	r0, r2
 800a9f6:	d904      	bls.n	800aa02 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a9f8:	69ca      	ldr	r2, [r1, #28]
 800a9fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800a9fe:	4302      	orrs	r2, r0
 800aa00:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aa02:	0699      	lsls	r1, r3, #26
 800aa04:	d50b      	bpl.n	800aa1e <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aa06:	496b      	ldr	r1, [pc, #428]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800aa08:	69e0      	ldr	r0, [r4, #28]
 800aa0a:	6a0a      	ldr	r2, [r1, #32]
 800aa0c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800aa10:	4290      	cmp	r0, r2
 800aa12:	d904      	bls.n	800aa1e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800aa14:	6a0a      	ldr	r2, [r1, #32]
 800aa16:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800aa1a:	4302      	orrs	r2, r0
 800aa1c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa1e:	079a      	lsls	r2, r3, #30
 800aa20:	f140 80ab 	bpl.w	800ab7a <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800aa24:	4863      	ldr	r0, [pc, #396]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800aa26:	68e1      	ldr	r1, [r4, #12]
 800aa28:	6982      	ldr	r2, [r0, #24]
 800aa2a:	f002 020f 	and.w	r2, r2, #15
 800aa2e:	4291      	cmp	r1, r2
 800aa30:	d904      	bls.n	800aa3c <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa32:	6982      	ldr	r2, [r0, #24]
 800aa34:	f022 020f 	bic.w	r2, r2, #15
 800aa38:	430a      	orrs	r2, r1
 800aa3a:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aa3c:	07d8      	lsls	r0, r3, #31
 800aa3e:	d530      	bpl.n	800aaa2 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800aa40:	4a5c      	ldr	r2, [pc, #368]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800aa42:	68a1      	ldr	r1, [r4, #8]
 800aa44:	6993      	ldr	r3, [r2, #24]
 800aa46:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800aa4a:	430b      	orrs	r3, r1
 800aa4c:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa4e:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800aa50:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa52:	2902      	cmp	r1, #2
 800aa54:	f000 80a1 	beq.w	800ab9a <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aa58:	2903      	cmp	r1, #3
 800aa5a:	f000 8098 	beq.w	800ab8e <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800aa5e:	2901      	cmp	r1, #1
 800aa60:	f000 80a1 	beq.w	800aba6 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aa64:	0758      	lsls	r0, r3, #29
 800aa66:	d59e      	bpl.n	800a9a6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aa68:	4e52      	ldr	r6, [pc, #328]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa6a:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aa6e:	6933      	ldr	r3, [r6, #16]
 800aa70:	f023 0307 	bic.w	r3, r3, #7
 800aa74:	430b      	orrs	r3, r1
 800aa76:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800aa78:	f7fb f9bc 	bl	8005df4 <HAL_GetTick>
 800aa7c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa7e:	e005      	b.n	800aa8c <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa80:	f7fb f9b8 	bl	8005df4 <HAL_GetTick>
 800aa84:	1bc0      	subs	r0, r0, r7
 800aa86:	4540      	cmp	r0, r8
 800aa88:	f200 808b 	bhi.w	800aba2 <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa8c:	6933      	ldr	r3, [r6, #16]
 800aa8e:	6862      	ldr	r2, [r4, #4]
 800aa90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aa94:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800aa98:	d1f2      	bne.n	800aa80 <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa9a:	6823      	ldr	r3, [r4, #0]
 800aa9c:	0799      	lsls	r1, r3, #30
 800aa9e:	d506      	bpl.n	800aaae <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800aaa0:	68e1      	ldr	r1, [r4, #12]
 800aaa2:	4844      	ldr	r0, [pc, #272]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800aaa4:	6982      	ldr	r2, [r0, #24]
 800aaa6:	f002 020f 	and.w	r2, r2, #15
 800aaaa:	428a      	cmp	r2, r1
 800aaac:	d869      	bhi.n	800ab82 <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aaae:	4940      	ldr	r1, [pc, #256]	; (800abb0 <HAL_RCC_ClockConfig+0x238>)
 800aab0:	680a      	ldr	r2, [r1, #0]
 800aab2:	f002 020f 	and.w	r2, r2, #15
 800aab6:	42aa      	cmp	r2, r5
 800aab8:	d90a      	bls.n	800aad0 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aaba:	680a      	ldr	r2, [r1, #0]
 800aabc:	f022 020f 	bic.w	r2, r2, #15
 800aac0:	432a      	orrs	r2, r5
 800aac2:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aac4:	680a      	ldr	r2, [r1, #0]
 800aac6:	f002 020f 	and.w	r2, r2, #15
 800aaca:	42aa      	cmp	r2, r5
 800aacc:	f47f af6b 	bne.w	800a9a6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800aad0:	075a      	lsls	r2, r3, #29
 800aad2:	d50b      	bpl.n	800aaec <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800aad4:	4937      	ldr	r1, [pc, #220]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800aad6:	6920      	ldr	r0, [r4, #16]
 800aad8:	698a      	ldr	r2, [r1, #24]
 800aada:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800aade:	4290      	cmp	r0, r2
 800aae0:	d204      	bcs.n	800aaec <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800aae2:	698a      	ldr	r2, [r1, #24]
 800aae4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800aae8:	4302      	orrs	r2, r0
 800aaea:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aaec:	071f      	lsls	r7, r3, #28
 800aaee:	d50b      	bpl.n	800ab08 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800aaf0:	4930      	ldr	r1, [pc, #192]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800aaf2:	6960      	ldr	r0, [r4, #20]
 800aaf4:	69ca      	ldr	r2, [r1, #28]
 800aaf6:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800aafa:	4290      	cmp	r0, r2
 800aafc:	d204      	bcs.n	800ab08 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800aafe:	69ca      	ldr	r2, [r1, #28]
 800ab00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ab04:	4302      	orrs	r2, r0
 800ab06:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab08:	06de      	lsls	r6, r3, #27
 800ab0a:	d50b      	bpl.n	800ab24 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ab0c:	4929      	ldr	r1, [pc, #164]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800ab0e:	69a0      	ldr	r0, [r4, #24]
 800ab10:	69ca      	ldr	r2, [r1, #28]
 800ab12:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800ab16:	4290      	cmp	r0, r2
 800ab18:	d204      	bcs.n	800ab24 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ab1a:	69ca      	ldr	r2, [r1, #28]
 800ab1c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800ab20:	4302      	orrs	r2, r0
 800ab22:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ab24:	069d      	lsls	r5, r3, #26
 800ab26:	d50b      	bpl.n	800ab40 <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ab28:	4a22      	ldr	r2, [pc, #136]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800ab2a:	69e1      	ldr	r1, [r4, #28]
 800ab2c:	6a13      	ldr	r3, [r2, #32]
 800ab2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ab32:	4299      	cmp	r1, r3
 800ab34:	d204      	bcs.n	800ab40 <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ab36:	6a13      	ldr	r3, [r2, #32]
 800ab38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab3c:	430b      	orrs	r3, r1
 800ab3e:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ab40:	f7ff fe7a 	bl	800a838 <HAL_RCC_GetSysClockFreq>
 800ab44:	4a1b      	ldr	r2, [pc, #108]	; (800abb4 <HAL_RCC_ClockConfig+0x23c>)
 800ab46:	4603      	mov	r3, r0
 800ab48:	481b      	ldr	r0, [pc, #108]	; (800abb8 <HAL_RCC_ClockConfig+0x240>)
 800ab4a:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab4c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ab4e:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800ab52:	4d1a      	ldr	r5, [pc, #104]	; (800abbc <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab54:	f002 020f 	and.w	r2, r2, #15
 800ab58:	4c19      	ldr	r4, [pc, #100]	; (800abc0 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ab5a:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab5c:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ab5e:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800ab62:	4818      	ldr	r0, [pc, #96]	; (800abc4 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab64:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ab68:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800ab6a:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800ab6c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab6e:	40d3      	lsrs	r3, r2
 800ab70:	6023      	str	r3, [r4, #0]
}
 800ab72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800ab76:	f7fb b8db 	b.w	8005d30 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ab7a:	07da      	lsls	r2, r3, #31
 800ab7c:	f53f af60 	bmi.w	800aa40 <HAL_RCC_ClockConfig+0xc8>
 800ab80:	e795      	b.n	800aaae <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab82:	6982      	ldr	r2, [r0, #24]
 800ab84:	f022 020f 	bic.w	r2, r2, #15
 800ab88:	4311      	orrs	r1, r2
 800ab8a:	6181      	str	r1, [r0, #24]
 800ab8c:	e78f      	b.n	800aaae <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ab8e:	019f      	lsls	r7, r3, #6
 800ab90:	f53f af6a 	bmi.w	800aa68 <HAL_RCC_ClockConfig+0xf0>
 800ab94:	e707      	b.n	800a9a6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800ab96:	2001      	movs	r0, #1
}
 800ab98:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ab9a:	039b      	lsls	r3, r3, #14
 800ab9c:	f53f af64 	bmi.w	800aa68 <HAL_RCC_ClockConfig+0xf0>
 800aba0:	e701      	b.n	800a9a6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800aba2:	2003      	movs	r0, #3
 800aba4:	e700      	b.n	800a9a8 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aba6:	05de      	lsls	r6, r3, #23
 800aba8:	f53f af5e 	bmi.w	800aa68 <HAL_RCC_ClockConfig+0xf0>
 800abac:	e6fb      	b.n	800a9a6 <HAL_RCC_ClockConfig+0x2e>
 800abae:	bf00      	nop
 800abb0:	52002000 	.word	0x52002000
 800abb4:	58024400 	.word	0x58024400
 800abb8:	0801b334 	.word	0x0801b334
 800abbc:	24000310 	.word	0x24000310
 800abc0:	24000314 	.word	0x24000314
 800abc4:	2400031c 	.word	0x2400031c

0800abc8 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800abc8:	4a18      	ldr	r2, [pc, #96]	; (800ac2c <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800abca:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800abcc:	6913      	ldr	r3, [r2, #16]
 800abce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800abd2:	2b10      	cmp	r3, #16
 800abd4:	d01a      	beq.n	800ac0c <HAL_RCC_GetHCLKFreq+0x44>
 800abd6:	2b18      	cmp	r3, #24
 800abd8:	d023      	beq.n	800ac22 <HAL_RCC_GetHCLKFreq+0x5a>
 800abda:	b1cb      	cbz	r3, 800ac10 <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 800abdc:	4814      	ldr	r0, [pc, #80]	; (800ac30 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800abde:	4b13      	ldr	r3, [pc, #76]	; (800ac2c <HAL_RCC_GetHCLKFreq+0x64>)
 800abe0:	4914      	ldr	r1, [pc, #80]	; (800ac34 <HAL_RCC_GetHCLKFreq+0x6c>)
 800abe2:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800abe4:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800abe6:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800abea:	4c13      	ldr	r4, [pc, #76]	; (800ac38 <HAL_RCC_GetHCLKFreq+0x70>)
 800abec:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800abf0:	4d12      	ldr	r5, [pc, #72]	; (800ac3c <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800abf2:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800abf4:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800abf6:	f002 021f 	and.w	r2, r2, #31
 800abfa:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800abfe:	f003 001f 	and.w	r0, r3, #31
 800ac02:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800ac06:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ac08:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800ac0a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ac0c:	480c      	ldr	r0, [pc, #48]	; (800ac40 <HAL_RCC_GetHCLKFreq+0x78>)
 800ac0e:	e7e6      	b.n	800abde <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac10:	6813      	ldr	r3, [r2, #0]
 800ac12:	069b      	lsls	r3, r3, #26
 800ac14:	d508      	bpl.n	800ac28 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac16:	6812      	ldr	r2, [r2, #0]
 800ac18:	480a      	ldr	r0, [pc, #40]	; (800ac44 <HAL_RCC_GetHCLKFreq+0x7c>)
 800ac1a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800ac1e:	40d0      	lsrs	r0, r2
 800ac20:	e7dd      	b.n	800abde <HAL_RCC_GetHCLKFreq+0x16>
 800ac22:	f7ff fa3f 	bl	800a0a4 <HAL_RCC_GetSysClockFreq.part.0>
 800ac26:	e7da      	b.n	800abde <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ac28:	4806      	ldr	r0, [pc, #24]	; (800ac44 <HAL_RCC_GetHCLKFreq+0x7c>)
 800ac2a:	e7d8      	b.n	800abde <HAL_RCC_GetHCLKFreq+0x16>
 800ac2c:	58024400 	.word	0x58024400
 800ac30:	003d0900 	.word	0x003d0900
 800ac34:	0801b334 	.word	0x0801b334
 800ac38:	24000314 	.word	0x24000314
 800ac3c:	24000310 	.word	0x24000310
 800ac40:	017d7840 	.word	0x017d7840
 800ac44:	03d09000 	.word	0x03d09000

0800ac48 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ac48:	4a1c      	ldr	r2, [pc, #112]	; (800acbc <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ac4a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ac4c:	6913      	ldr	r3, [r2, #16]
 800ac4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ac52:	2b10      	cmp	r3, #16
 800ac54:	d021      	beq.n	800ac9a <HAL_RCC_GetPCLK1Freq+0x52>
 800ac56:	2b18      	cmp	r3, #24
 800ac58:	d02b      	beq.n	800acb2 <HAL_RCC_GetPCLK1Freq+0x6a>
 800ac5a:	b303      	cbz	r3, 800ac9e <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800ac5c:	4818      	ldr	r0, [pc, #96]	; (800acc0 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ac5e:	4a17      	ldr	r2, [pc, #92]	; (800acbc <HAL_RCC_GetPCLK1Freq+0x74>)
 800ac60:	4918      	ldr	r1, [pc, #96]	; (800acc4 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800ac62:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800ac64:	4d18      	ldr	r5, [pc, #96]	; (800acc8 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ac66:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ac6a:	4c18      	ldr	r4, [pc, #96]	; (800accc <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ac6c:	5ccb      	ldrb	r3, [r1, r3]
 800ac6e:	f003 031f 	and.w	r3, r3, #31
 800ac72:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ac76:	6990      	ldr	r0, [r2, #24]
 800ac78:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800ac7c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ac7e:	5c08      	ldrb	r0, [r1, r0]
 800ac80:	f000 001f 	and.w	r0, r0, #31
 800ac84:	40c3      	lsrs	r3, r0
 800ac86:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ac88:	69d2      	ldr	r2, [r2, #28]
 800ac8a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800ac8e:	5c88      	ldrb	r0, [r1, r2]
 800ac90:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ac94:	fa23 f000 	lsr.w	r0, r3, r0
 800ac98:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ac9a:	480d      	ldr	r0, [pc, #52]	; (800acd0 <HAL_RCC_GetPCLK1Freq+0x88>)
 800ac9c:	e7df      	b.n	800ac5e <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac9e:	6813      	ldr	r3, [r2, #0]
 800aca0:	069b      	lsls	r3, r3, #26
 800aca2:	d509      	bpl.n	800acb8 <HAL_RCC_GetPCLK1Freq+0x70>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aca4:	6810      	ldr	r0, [r2, #0]
 800aca6:	4b0b      	ldr	r3, [pc, #44]	; (800acd4 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800aca8:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800acac:	fa23 f000 	lsr.w	r0, r3, r0
 800acb0:	e7d5      	b.n	800ac5e <HAL_RCC_GetPCLK1Freq+0x16>
 800acb2:	f7ff f9f7 	bl	800a0a4 <HAL_RCC_GetSysClockFreq.part.0>
 800acb6:	e7d2      	b.n	800ac5e <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800acb8:	4806      	ldr	r0, [pc, #24]	; (800acd4 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800acba:	e7d0      	b.n	800ac5e <HAL_RCC_GetPCLK1Freq+0x16>
 800acbc:	58024400 	.word	0x58024400
 800acc0:	003d0900 	.word	0x003d0900
 800acc4:	0801b334 	.word	0x0801b334
 800acc8:	24000310 	.word	0x24000310
 800accc:	24000314 	.word	0x24000314
 800acd0:	017d7840 	.word	0x017d7840
 800acd4:	03d09000 	.word	0x03d09000

0800acd8 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800acd8:	4a1c      	ldr	r2, [pc, #112]	; (800ad4c <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800acda:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800acdc:	6913      	ldr	r3, [r2, #16]
 800acde:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ace2:	2b10      	cmp	r3, #16
 800ace4:	d021      	beq.n	800ad2a <HAL_RCC_GetPCLK2Freq+0x52>
 800ace6:	2b18      	cmp	r3, #24
 800ace8:	d02b      	beq.n	800ad42 <HAL_RCC_GetPCLK2Freq+0x6a>
 800acea:	b303      	cbz	r3, 800ad2e <HAL_RCC_GetPCLK2Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800acec:	4818      	ldr	r0, [pc, #96]	; (800ad50 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800acee:	4a17      	ldr	r2, [pc, #92]	; (800ad4c <HAL_RCC_GetPCLK2Freq+0x74>)
 800acf0:	4918      	ldr	r1, [pc, #96]	; (800ad54 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800acf2:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 800acf4:	4d18      	ldr	r5, [pc, #96]	; (800ad58 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800acf6:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800acfa:	4c18      	ldr	r4, [pc, #96]	; (800ad5c <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800acfc:	5ccb      	ldrb	r3, [r1, r3]
 800acfe:	f003 031f 	and.w	r3, r3, #31
 800ad02:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ad06:	6990      	ldr	r0, [r2, #24]
 800ad08:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800ad0c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ad0e:	5c08      	ldrb	r0, [r1, r0]
 800ad10:	f000 001f 	and.w	r0, r0, #31
 800ad14:	40c3      	lsrs	r3, r0
 800ad16:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ad18:	69d2      	ldr	r2, [r2, #28]
 800ad1a:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800ad1e:	5c88      	ldrb	r0, [r1, r2]
 800ad20:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800ad24:	fa23 f000 	lsr.w	r0, r3, r0
 800ad28:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ad2a:	480d      	ldr	r0, [pc, #52]	; (800ad60 <HAL_RCC_GetPCLK2Freq+0x88>)
 800ad2c:	e7df      	b.n	800acee <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad2e:	6813      	ldr	r3, [r2, #0]
 800ad30:	069b      	lsls	r3, r3, #26
 800ad32:	d509      	bpl.n	800ad48 <HAL_RCC_GetPCLK2Freq+0x70>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad34:	6810      	ldr	r0, [r2, #0]
 800ad36:	4b0b      	ldr	r3, [pc, #44]	; (800ad64 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800ad38:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800ad3c:	fa23 f000 	lsr.w	r0, r3, r0
 800ad40:	e7d5      	b.n	800acee <HAL_RCC_GetPCLK2Freq+0x16>
 800ad42:	f7ff f9af 	bl	800a0a4 <HAL_RCC_GetSysClockFreq.part.0>
 800ad46:	e7d2      	b.n	800acee <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ad48:	4806      	ldr	r0, [pc, #24]	; (800ad64 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800ad4a:	e7d0      	b.n	800acee <HAL_RCC_GetPCLK2Freq+0x16>
 800ad4c:	58024400 	.word	0x58024400
 800ad50:	003d0900 	.word	0x003d0900
 800ad54:	0801b334 	.word	0x0801b334
 800ad58:	24000310 	.word	0x24000310
 800ad5c:	24000314 	.word	0x24000314
 800ad60:	017d7840 	.word	0x017d7840
 800ad64:	03d09000 	.word	0x03d09000

0800ad68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ad68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ad6a:	4c3a      	ldr	r4, [pc, #232]	; (800ae54 <RCCEx_PLL2_Config+0xec>)
 800ad6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ad6e:	f003 0303 	and.w	r3, r3, #3
 800ad72:	2b03      	cmp	r3, #3
 800ad74:	d067      	beq.n	800ae46 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ad76:	6823      	ldr	r3, [r4, #0]
 800ad78:	4606      	mov	r6, r0
 800ad7a:	460f      	mov	r7, r1
 800ad7c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ad80:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad82:	f7fb f837 	bl	8005df4 <HAL_GetTick>
 800ad86:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ad88:	e004      	b.n	800ad94 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ad8a:	f7fb f833 	bl	8005df4 <HAL_GetTick>
 800ad8e:	1b43      	subs	r3, r0, r5
 800ad90:	2b02      	cmp	r3, #2
 800ad92:	d856      	bhi.n	800ae42 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	011a      	lsls	r2, r3, #4
 800ad98:	d4f7      	bmi.n	800ad8a <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ad9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ad9c:	6832      	ldr	r2, [r6, #0]
 800ad9e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800ada2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800ada6:	62a3      	str	r3, [r4, #40]	; 0x28
 800ada8:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800adac:	3b01      	subs	r3, #1
 800adae:	3a01      	subs	r2, #1
 800adb0:	025b      	lsls	r3, r3, #9
 800adb2:	0412      	lsls	r2, r2, #16
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800adba:	4313      	orrs	r3, r2
 800adbc:	6872      	ldr	r2, [r6, #4]
 800adbe:	3a01      	subs	r2, #1
 800adc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800adc4:	4313      	orrs	r3, r2
 800adc6:	6932      	ldr	r2, [r6, #16]
 800adc8:	3a01      	subs	r2, #1
 800adca:	0612      	lsls	r2, r2, #24
 800adcc:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800add0:	4313      	orrs	r3, r2
 800add2:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800add4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800add6:	6972      	ldr	r2, [r6, #20]
 800add8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800addc:	4313      	orrs	r3, r2
 800adde:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ade0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800ade2:	69b3      	ldr	r3, [r6, #24]
 800ade4:	f022 0220 	bic.w	r2, r2, #32
 800ade8:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800adea:	4b1b      	ldr	r3, [pc, #108]	; (800ae58 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800adec:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800adee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800adf0:	f022 0210 	bic.w	r2, r2, #16
 800adf4:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800adf6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800adf8:	69f2      	ldr	r2, [r6, #28]
 800adfa:	400b      	ands	r3, r1
 800adfc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800ae00:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ae02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ae04:	f043 0310 	orr.w	r3, r3, #16
 800ae08:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ae0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800ae0c:	b1ef      	cbz	r7, 800ae4a <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ae0e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ae10:	bf0c      	ite	eq
 800ae12:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ae16:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800ae1a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ae1c:	4c0d      	ldr	r4, [pc, #52]	; (800ae54 <RCCEx_PLL2_Config+0xec>)
 800ae1e:	6823      	ldr	r3, [r4, #0]
 800ae20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ae24:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae26:	f7fa ffe5 	bl	8005df4 <HAL_GetTick>
 800ae2a:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ae2c:	e004      	b.n	800ae38 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ae2e:	f7fa ffe1 	bl	8005df4 <HAL_GetTick>
 800ae32:	1b40      	subs	r0, r0, r5
 800ae34:	2802      	cmp	r0, #2
 800ae36:	d804      	bhi.n	800ae42 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ae38:	6823      	ldr	r3, [r4, #0]
 800ae3a:	011b      	lsls	r3, r3, #4
 800ae3c:	d5f7      	bpl.n	800ae2e <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800ae3e:	2000      	movs	r0, #0
}
 800ae40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800ae42:	2003      	movs	r0, #3
}
 800ae44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800ae46:	2001      	movs	r0, #1
}
 800ae48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ae4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae4e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae50:	e7e4      	b.n	800ae1c <RCCEx_PLL2_Config+0xb4>
 800ae52:	bf00      	nop
 800ae54:	58024400 	.word	0x58024400
 800ae58:	ffff0007 	.word	0xffff0007

0800ae5c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ae5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ae5e:	4c3a      	ldr	r4, [pc, #232]	; (800af48 <RCCEx_PLL3_Config+0xec>)
 800ae60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ae62:	f003 0303 	and.w	r3, r3, #3
 800ae66:	2b03      	cmp	r3, #3
 800ae68:	d067      	beq.n	800af3a <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ae6a:	6823      	ldr	r3, [r4, #0]
 800ae6c:	4606      	mov	r6, r0
 800ae6e:	460f      	mov	r7, r1
 800ae70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ae74:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae76:	f7fa ffbd 	bl	8005df4 <HAL_GetTick>
 800ae7a:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae7c:	e004      	b.n	800ae88 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ae7e:	f7fa ffb9 	bl	8005df4 <HAL_GetTick>
 800ae82:	1b43      	subs	r3, r0, r5
 800ae84:	2b02      	cmp	r3, #2
 800ae86:	d856      	bhi.n	800af36 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	009a      	lsls	r2, r3, #2
 800ae8c:	d4f7      	bmi.n	800ae7e <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ae8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ae90:	6832      	ldr	r2, [r6, #0]
 800ae92:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800ae96:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800ae9a:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae9c:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800aea0:	3b01      	subs	r3, #1
 800aea2:	3a01      	subs	r2, #1
 800aea4:	025b      	lsls	r3, r3, #9
 800aea6:	0412      	lsls	r2, r2, #16
 800aea8:	b29b      	uxth	r3, r3
 800aeaa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	6872      	ldr	r2, [r6, #4]
 800aeb2:	3a01      	subs	r2, #1
 800aeb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	6932      	ldr	r2, [r6, #16]
 800aebc:	3a01      	subs	r2, #1
 800aebe:	0612      	lsls	r2, r2, #24
 800aec0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800aec4:	4313      	orrs	r3, r2
 800aec6:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800aec8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aeca:	6972      	ldr	r2, [r6, #20]
 800aecc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800aed0:	4313      	orrs	r3, r2
 800aed2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aed4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800aed6:	69b3      	ldr	r3, [r6, #24]
 800aed8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800aedc:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aede:	4b1b      	ldr	r3, [pc, #108]	; (800af4c <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aee0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800aee2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800aee4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aee8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aeea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800aeec:	69f2      	ldr	r2, [r6, #28]
 800aeee:	400b      	ands	r3, r1
 800aef0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800aef4:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800aef6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aefc:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800aefe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800af00:	b1ef      	cbz	r7, 800af3e <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800af02:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800af04:	bf0c      	ite	eq
 800af06:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800af0a:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800af0e:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800af10:	4c0d      	ldr	r4, [pc, #52]	; (800af48 <RCCEx_PLL3_Config+0xec>)
 800af12:	6823      	ldr	r3, [r4, #0]
 800af14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af18:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af1a:	f7fa ff6b 	bl	8005df4 <HAL_GetTick>
 800af1e:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af20:	e004      	b.n	800af2c <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800af22:	f7fa ff67 	bl	8005df4 <HAL_GetTick>
 800af26:	1b40      	subs	r0, r0, r5
 800af28:	2802      	cmp	r0, #2
 800af2a:	d804      	bhi.n	800af36 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800af2c:	6823      	ldr	r3, [r4, #0]
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	d5f7      	bpl.n	800af22 <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800af32:	2000      	movs	r0, #0
}
 800af34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800af36:	2003      	movs	r0, #3
}
 800af38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800af3a:	2001      	movs	r0, #1
}
 800af3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800af3e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800af42:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af44:	e7e4      	b.n	800af10 <RCCEx_PLL3_Config+0xb4>
 800af46:	bf00      	nop
 800af48:	58024400 	.word	0x58024400
 800af4c:	ffff0007 	.word	0xffff0007

0800af50 <HAL_RCCEx_PeriphCLKConfig>:
{
 800af50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800af54:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 800af58:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800af5a:	011d      	lsls	r5, r3, #4
 800af5c:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800af60:	d523      	bpl.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800af62:	6e81      	ldr	r1, [r0, #104]	; 0x68
 800af64:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800af68:	f000 854f 	beq.w	800ba0a <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800af6c:	d812      	bhi.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800af6e:	2900      	cmp	r1, #0
 800af70:	f000 85a5 	beq.w	800babe <HAL_RCCEx_PeriphCLKConfig+0xb6e>
 800af74:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800af78:	f040 859e 	bne.w	800bab8 <HAL_RCCEx_PeriphCLKConfig+0xb68>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800af7c:	2102      	movs	r1, #2
 800af7e:	3008      	adds	r0, #8
 800af80:	f7ff fef2 	bl	800ad68 <RCCEx_PLL2_Config>
 800af84:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800af86:	2e00      	cmp	r6, #0
 800af88:	f040 851e 	bne.w	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0xa78>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800af8c:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800af8e:	e9d4 3200 	ldrd	r3, r2, [r4]
 800af92:	e003      	b.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800af94:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800af98:	f040 858e 	bne.w	800bab8 <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800af9c:	4dae      	ldr	r5, [pc, #696]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800af9e:	2600      	movs	r6, #0
 800afa0:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800afa2:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800afa6:	4301      	orrs	r1, r0
 800afa8:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800afaa:	05d8      	lsls	r0, r3, #23
 800afac:	d50a      	bpl.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    switch (PeriphClkInit->Sai1ClockSelection)
 800afae:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800afb0:	2904      	cmp	r1, #4
 800afb2:	d806      	bhi.n	800afc2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 800afb4:	e8df f011 	tbh	[pc, r1, lsl #1]
 800afb8:	05390532 	.word	0x05390532
 800afbc:	03100516 	.word	0x03100516
 800afc0:	0310      	.short	0x0310
 800afc2:	2601      	movs	r6, #1
 800afc4:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800afc6:	0599      	lsls	r1, r3, #22
 800afc8:	d51d      	bpl.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai23ClockSelection)
 800afca:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800afcc:	2980      	cmp	r1, #128	; 0x80
 800afce:	f000 8512 	beq.w	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
 800afd2:	f200 80f9 	bhi.w	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800afd6:	2900      	cmp	r1, #0
 800afd8:	f000 8420 	beq.w	800b81c <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 800afdc:	2940      	cmp	r1, #64	; 0x40
 800afde:	f040 80fa 	bne.w	800b1d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800afe2:	2100      	movs	r1, #0
 800afe4:	f104 0008 	add.w	r0, r4, #8
 800afe8:	f7ff febe 	bl	800ad68 <RCCEx_PLL2_Config>
 800afec:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800afee:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800aff2:	2d00      	cmp	r5, #0
 800aff4:	f040 83eb 	bne.w	800b7ce <HAL_RCCEx_PeriphCLKConfig+0x87e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800aff8:	4f97      	ldr	r7, [pc, #604]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800affa:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800affc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800affe:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800b002:	4301      	orrs	r1, r0
 800b004:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b006:	055f      	lsls	r7, r3, #21
 800b008:	d521      	bpl.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b00a:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800b00e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800b012:	f000 851d 	beq.w	800ba50 <HAL_RCCEx_PeriphCLKConfig+0xb00>
 800b016:	f200 80e1 	bhi.w	800b1dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800b01a:	2900      	cmp	r1, #0
 800b01c:	f000 8405 	beq.w	800b82a <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800b020:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b024:	f040 80e2 	bne.w	800b1ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b028:	2100      	movs	r1, #0
 800b02a:	f104 0008 	add.w	r0, r4, #8
 800b02e:	f7ff fe9b 	bl	800ad68 <RCCEx_PLL2_Config>
 800b032:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b034:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b038:	2d00      	cmp	r5, #0
 800b03a:	f040 83cf 	bne.w	800b7dc <HAL_RCCEx_PeriphCLKConfig+0x88c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b03e:	4f86      	ldr	r7, [pc, #536]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b040:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800b044:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b046:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800b04a:	4301      	orrs	r1, r0
 800b04c:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b04e:	0518      	lsls	r0, r3, #20
 800b050:	d521      	bpl.n	800b096 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b052:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800b056:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800b05a:	f000 84b9 	beq.w	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0xa80>
 800b05e:	f200 80c8 	bhi.w	800b1f2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800b062:	2900      	cmp	r1, #0
 800b064:	f000 83d4 	beq.w	800b810 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800b068:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800b06c:	f040 80c9 	bne.w	800b202 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b070:	2100      	movs	r1, #0
 800b072:	f104 0008 	add.w	r0, r4, #8
 800b076:	f7ff fe77 	bl	800ad68 <RCCEx_PLL2_Config>
 800b07a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b07c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b080:	2d00      	cmp	r5, #0
 800b082:	f040 83a2 	bne.w	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x87a>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b086:	4f74      	ldr	r7, [pc, #464]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b088:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800b08c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b08e:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800b092:	4301      	orrs	r1, r0
 800b094:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b096:	0199      	lsls	r1, r3, #6
 800b098:	d518      	bpl.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->QspiClockSelection)
 800b09a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b09c:	2920      	cmp	r1, #32
 800b09e:	f000 841e 	beq.w	800b8de <HAL_RCCEx_PeriphCLKConfig+0x98e>
 800b0a2:	f200 80b1 	bhi.w	800b208 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b0a6:	b139      	cbz	r1, 800b0b8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b0a8:	2910      	cmp	r1, #16
 800b0aa:	f040 80b0 	bne.w	800b20e <HAL_RCCEx_PeriphCLKConfig+0x2be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0ae:	486a      	ldr	r0, [pc, #424]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0b0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b0b2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b0b6:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b0b8:	2d00      	cmp	r5, #0
 800b0ba:	f040 83d3 	bne.w	800b864 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b0be:	4f66      	ldr	r7, [pc, #408]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b0c0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800b0c2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b0c4:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800b0c8:	4301      	orrs	r1, r0
 800b0ca:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b0cc:	04df      	lsls	r7, r3, #19
 800b0ce:	d51f      	bpl.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b0d0:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800b0d2:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b0d6:	f000 84b1 	beq.w	800ba3c <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800b0da:	f200 809b 	bhi.w	800b214 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800b0de:	2900      	cmp	r1, #0
 800b0e0:	f000 8390 	beq.w	800b804 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800b0e4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800b0e8:	f040 809c 	bne.w	800b224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	f104 0008 	add.w	r0, r4, #8
 800b0f2:	f7ff fe39 	bl	800ad68 <RCCEx_PLL2_Config>
 800b0f6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b0f8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b0fc:	2d00      	cmp	r5, #0
 800b0fe:	f040 8368 	bne.w	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x882>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b102:	4f55      	ldr	r7, [pc, #340]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b104:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800b106:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b108:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 800b10c:	4301      	orrs	r1, r0
 800b10e:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b110:	0498      	lsls	r0, r3, #18
 800b112:	d51d      	bpl.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b114:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b116:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b11a:	f000 840f 	beq.w	800b93c <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 800b11e:	f200 8084 	bhi.w	800b22a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b122:	b159      	cbz	r1, 800b13c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b124:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b128:	f040 8087 	bne.w	800b23a <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b12c:	2101      	movs	r1, #1
 800b12e:	f104 0008 	add.w	r0, r4, #8
 800b132:	f7ff fe19 	bl	800ad68 <RCCEx_PLL2_Config>
 800b136:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b138:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b13c:	2d00      	cmp	r5, #0
 800b13e:	f040 839b 	bne.w	800b878 <HAL_RCCEx_PeriphCLKConfig+0x928>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b142:	4f45      	ldr	r7, [pc, #276]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b144:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800b146:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b148:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 800b14c:	4301      	orrs	r1, r0
 800b14e:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b150:	0459      	lsls	r1, r3, #17
 800b152:	d51d      	bpl.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b154:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800b158:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b15c:	f000 83fa 	beq.w	800b954 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800b160:	d86e      	bhi.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 800b162:	b151      	cbz	r1, 800b17a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b164:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b168:	d172      	bne.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b16a:	2101      	movs	r1, #1
 800b16c:	f104 0008 	add.w	r0, r4, #8
 800b170:	f7ff fdfa 	bl	800ad68 <RCCEx_PLL2_Config>
 800b174:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b176:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b17a:	2d00      	cmp	r5, #0
 800b17c:	f040 8380 	bne.w	800b880 <HAL_RCCEx_PeriphCLKConfig+0x930>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b180:	4f35      	ldr	r7, [pc, #212]	; (800b258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b182:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800b186:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b188:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b18c:	4301      	orrs	r1, r0
 800b18e:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b190:	041f      	lsls	r7, r3, #16
 800b192:	d50d      	bpl.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch (PeriphClkInit->FdcanClockSelection)
 800b194:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800b196:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b19a:	f000 83c7 	beq.w	800b92c <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 800b19e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b1a2:	f000 8225 	beq.w	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 800b1a6:	2900      	cmp	r1, #0
 800b1a8:	f000 822a 	beq.w	800b600 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 800b1ac:	2601      	movs	r6, #1
 800b1ae:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b1b0:	01d8      	lsls	r0, r3, #7
 800b1b2:	d55f      	bpl.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x324>
    switch (PeriphClkInit->FmcClockSelection)
 800b1b4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b1b6:	2903      	cmp	r1, #3
 800b1b8:	f200 84bb 	bhi.w	800bb32 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800b1bc:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b1c0:	03e10056 	.word	0x03e10056
 800b1c4:	0056004e 	.word	0x0056004e
    switch (PeriphClkInit->Sai23ClockSelection)
 800b1c8:	29c0      	cmp	r1, #192	; 0xc0
 800b1ca:	f43f af12 	beq.w	800aff2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b1ce:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b1d2:	f43f af0e 	beq.w	800aff2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b1d6:	2601      	movs	r6, #1
 800b1d8:	4635      	mov	r5, r6
 800b1da:	e714      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b1dc:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 800b1e0:	f43f af2a 	beq.w	800b038 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b1e4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b1e8:	f43f af26 	beq.w	800b038 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b1ec:	2601      	movs	r6, #1
 800b1ee:	4635      	mov	r5, r6
 800b1f0:	e72d      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b1f2:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800b1f6:	f43f af43 	beq.w	800b080 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800b1fa:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800b1fe:	f43f af3f 	beq.w	800b080 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800b202:	2601      	movs	r6, #1
 800b204:	4635      	mov	r5, r6
 800b206:	e746      	b.n	800b096 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->QspiClockSelection)
 800b208:	2930      	cmp	r1, #48	; 0x30
 800b20a:	f43f af55 	beq.w	800b0b8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b20e:	2601      	movs	r6, #1
 800b210:	4635      	mov	r5, r6
 800b212:	e75b      	b.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b214:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 800b218:	f43f af70 	beq.w	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800b21c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800b220:	f43f af6c 	beq.w	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800b224:	2601      	movs	r6, #1
 800b226:	4635      	mov	r5, r6
 800b228:	e772      	b.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b22a:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 800b22e:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800b232:	d083      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b234:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 800b238:	d080      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b23a:	2601      	movs	r6, #1
 800b23c:	4635      	mov	r5, r6
 800b23e:	e787      	b.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b240:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800b244:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b248:	d097      	beq.n	800b17a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b24a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800b24e:	d094      	beq.n	800b17a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b250:	2601      	movs	r6, #1
 800b252:	4635      	mov	r5, r6
 800b254:	e79c      	b.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b256:	bf00      	nop
 800b258:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b25c:	2102      	movs	r1, #2
 800b25e:	f104 0008 	add.w	r0, r4, #8
 800b262:	f7ff fd81 	bl	800ad68 <RCCEx_PLL2_Config>
 800b266:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b268:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	f000 82fb 	beq.w	800b868 <HAL_RCCEx_PeriphCLKConfig+0x918>
 800b272:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b274:	0259      	lsls	r1, r3, #9
 800b276:	f100 825a 	bmi.w	800b72e <HAL_RCCEx_PeriphCLKConfig+0x7de>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b27a:	07d8      	lsls	r0, r3, #31
 800b27c:	d52f      	bpl.n	800b2de <HAL_RCCEx_PeriphCLKConfig+0x38e>
    switch (PeriphClkInit->Usart16ClockSelection)
 800b27e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800b280:	2928      	cmp	r1, #40	; 0x28
 800b282:	d82a      	bhi.n	800b2da <HAL_RCCEx_PeriphCLKConfig+0x38a>
 800b284:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b288:	002901fa 	.word	0x002901fa
 800b28c:	00290029 	.word	0x00290029
 800b290:	00290029 	.word	0x00290029
 800b294:	00290029 	.word	0x00290029
 800b298:	00290406 	.word	0x00290406
 800b29c:	00290029 	.word	0x00290029
 800b2a0:	00290029 	.word	0x00290029
 800b2a4:	00290029 	.word	0x00290029
 800b2a8:	002901f2 	.word	0x002901f2
 800b2ac:	00290029 	.word	0x00290029
 800b2b0:	00290029 	.word	0x00290029
 800b2b4:	00290029 	.word	0x00290029
 800b2b8:	002901fa 	.word	0x002901fa
 800b2bc:	00290029 	.word	0x00290029
 800b2c0:	00290029 	.word	0x00290029
 800b2c4:	00290029 	.word	0x00290029
 800b2c8:	002901fa 	.word	0x002901fa
 800b2cc:	00290029 	.word	0x00290029
 800b2d0:	00290029 	.word	0x00290029
 800b2d4:	00290029 	.word	0x00290029
 800b2d8:	01fa      	.short	0x01fa
 800b2da:	2601      	movs	r6, #1
 800b2dc:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b2de:	0799      	lsls	r1, r3, #30
 800b2e0:	d517      	bpl.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b2e2:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800b2e4:	2905      	cmp	r1, #5
 800b2e6:	f200 8420 	bhi.w	800bb2a <HAL_RCCEx_PeriphCLKConfig+0xbda>
 800b2ea:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b2ee:	000e      	.short	0x000e
 800b2f0:	000603bb 	.word	0x000603bb
 800b2f4:	000e000e 	.word	0x000e000e
 800b2f8:	000e      	.short	0x000e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b2fa:	2101      	movs	r1, #1
 800b2fc:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b300:	f7ff fdac 	bl	800ae5c <RCCEx_PLL3_Config>
 800b304:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b306:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b30a:	2d00      	cmp	r5, #0
 800b30c:	f000 8299 	beq.w	800b842 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800b310:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b312:	075f      	lsls	r7, r3, #29
 800b314:	d518      	bpl.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b316:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800b31a:	2905      	cmp	r1, #5
 800b31c:	f200 840d 	bhi.w	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xbea>
 800b320:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b324:	03ac000e 	.word	0x03ac000e
 800b328:	000e0006 	.word	0x000e0006
 800b32c:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b330:	2101      	movs	r1, #1
 800b332:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b336:	f7ff fd91 	bl	800ae5c <RCCEx_PLL3_Config>
 800b33a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b33c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b340:	2d00      	cmp	r5, #0
 800b342:	f000 8286 	beq.w	800b852 <HAL_RCCEx_PeriphCLKConfig+0x902>
 800b346:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b348:	0698      	lsls	r0, r3, #26
 800b34a:	d51f      	bpl.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b34c:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800b350:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b354:	f000 8309 	beq.w	800b96a <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 800b358:	f200 810b 	bhi.w	800b572 <HAL_RCCEx_PeriphCLKConfig+0x622>
 800b35c:	b159      	cbz	r1, 800b376 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b35e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b362:	f040 8110 	bne.w	800b586 <HAL_RCCEx_PeriphCLKConfig+0x636>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b366:	2100      	movs	r1, #0
 800b368:	f104 0008 	add.w	r0, r4, #8
 800b36c:	f7ff fcfc 	bl	800ad68 <RCCEx_PLL2_Config>
 800b370:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b372:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b376:	2d00      	cmp	r5, #0
 800b378:	f040 825f 	bne.w	800b83a <HAL_RCCEx_PeriphCLKConfig+0x8ea>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b37c:	4fa6      	ldr	r7, [pc, #664]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b37e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800b382:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b384:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b388:	4301      	orrs	r1, r0
 800b38a:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b38c:	0659      	lsls	r1, r3, #25
 800b38e:	d51f      	bpl.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b390:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800b394:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800b398:	f000 82b2 	beq.w	800b900 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 800b39c:	f200 80f6 	bhi.w	800b58c <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b3a0:	b159      	cbz	r1, 800b3ba <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b3a2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b3a6:	f040 80fb 	bne.w	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x650>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3aa:	2100      	movs	r1, #0
 800b3ac:	f104 0008 	add.w	r0, r4, #8
 800b3b0:	f7ff fcda 	bl	800ad68 <RCCEx_PLL2_Config>
 800b3b4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b3b6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b3ba:	2d00      	cmp	r5, #0
 800b3bc:	f040 8262 	bne.w	800b884 <HAL_RCCEx_PeriphCLKConfig+0x934>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b3c0:	4f95      	ldr	r7, [pc, #596]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b3c2:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800b3c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b3c8:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800b3cc:	4301      	orrs	r1, r0
 800b3ce:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b3d0:	061f      	lsls	r7, r3, #24
 800b3d2:	d51f      	bpl.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b3d4:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800b3d8:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800b3dc:	f000 829b 	beq.w	800b916 <HAL_RCCEx_PeriphCLKConfig+0x9c6>
 800b3e0:	f200 80e1 	bhi.w	800b5a6 <HAL_RCCEx_PeriphCLKConfig+0x656>
 800b3e4:	b159      	cbz	r1, 800b3fe <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b3e6:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b3ea:	f040 80e6 	bne.w	800b5ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	f104 0008 	add.w	r0, r4, #8
 800b3f4:	f7ff fcb8 	bl	800ad68 <RCCEx_PLL2_Config>
 800b3f8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b3fa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b3fe:	2d00      	cmp	r5, #0
 800b400:	f040 823c 	bne.w	800b87c <HAL_RCCEx_PeriphCLKConfig+0x92c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b404:	4f84      	ldr	r7, [pc, #528]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b406:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800b40a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b40c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800b410:	4301      	orrs	r1, r0
 800b412:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b414:	0718      	lsls	r0, r3, #28
 800b416:	d50b      	bpl.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b418:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800b41c:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b420:	f000 82b8 	beq.w	800b994 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b424:	4f7c      	ldr	r7, [pc, #496]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b426:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b428:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800b42c:	4301      	orrs	r1, r0
 800b42e:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b430:	06d9      	lsls	r1, r3, #27
 800b432:	d50b      	bpl.n	800b44c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b434:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800b438:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800b43c:	f000 82b7 	beq.w	800b9ae <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b440:	4f75      	ldr	r7, [pc, #468]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b442:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b444:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800b448:	4301      	orrs	r1, r0
 800b44a:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b44c:	031f      	lsls	r7, r3, #12
 800b44e:	d50e      	bpl.n	800b46e <HAL_RCCEx_PeriphCLKConfig+0x51e>
    switch (PeriphClkInit->AdcClockSelection)
 800b450:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800b454:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b458:	f000 80f4 	beq.w	800b644 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 800b45c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b460:	f000 80f8 	beq.w	800b654 <HAL_RCCEx_PeriphCLKConfig+0x704>
 800b464:	2900      	cmp	r1, #0
 800b466:	f000 822e 	beq.w	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800b46a:	2601      	movs	r6, #1
 800b46c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b46e:	0358      	lsls	r0, r3, #13
 800b470:	d50f      	bpl.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x542>
    switch (PeriphClkInit->UsbClockSelection)
 800b472:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800b476:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b47a:	f000 80cf 	beq.w	800b61c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800b47e:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800b482:	f000 80d3 	beq.w	800b62c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800b486:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b48a:	f000 8214 	beq.w	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x966>
 800b48e:	2601      	movs	r6, #1
 800b490:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b492:	03d9      	lsls	r1, r3, #15
 800b494:	d509      	bpl.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->SdmmcClockSelection)
 800b496:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800b498:	2900      	cmp	r1, #0
 800b49a:	f000 8203 	beq.w	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x954>
 800b49e:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b4a2:	f000 819d 	beq.w	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x890>
 800b4a6:	2601      	movs	r6, #1
 800b4a8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b4aa:	009f      	lsls	r7, r3, #2
 800b4ac:	f100 80f1 	bmi.w	800b692 <HAL_RCCEx_PeriphCLKConfig+0x742>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b4b0:	0398      	lsls	r0, r3, #14
 800b4b2:	d50c      	bpl.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->RngClockSelection)
 800b4b4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800b4b8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800b4bc:	f000 81ea 	beq.w	800b894 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800b4c0:	d97e      	bls.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0x670>
 800b4c2:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800b4c6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b4ca:	d07b      	beq.n	800b5c4 <HAL_RCCEx_PeriphCLKConfig+0x674>
 800b4cc:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b4ce:	02d9      	lsls	r1, r3, #11
 800b4d0:	d506      	bpl.n	800b4e0 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b4d2:	4851      	ldr	r0, [pc, #324]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b4d4:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800b4d6:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b4d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b4dc:	4329      	orrs	r1, r5
 800b4de:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b4e0:	00df      	lsls	r7, r3, #3
 800b4e2:	d507      	bpl.n	800b4f4 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b4e4:	484c      	ldr	r0, [pc, #304]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b4e6:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800b4ea:	6901      	ldr	r1, [r0, #16]
 800b4ec:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800b4f0:	4329      	orrs	r1, r5
 800b4f2:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b4f4:	029d      	lsls	r5, r3, #10
 800b4f6:	d506      	bpl.n	800b506 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b4f8:	4847      	ldr	r0, [pc, #284]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b4fa:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800b4fc:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800b4fe:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800b502:	4329      	orrs	r1, r5
 800b504:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b506:	0058      	lsls	r0, r3, #1
 800b508:	d509      	bpl.n	800b51e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b50a:	4943      	ldr	r1, [pc, #268]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b50c:	6908      	ldr	r0, [r1, #16]
 800b50e:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800b512:	6108      	str	r0, [r1, #16]
 800b514:	6908      	ldr	r0, [r1, #16]
 800b516:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800b51a:	4328      	orrs	r0, r5
 800b51c:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b51e:	2b00      	cmp	r3, #0
 800b520:	da06      	bge.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b522:	483d      	ldr	r0, [pc, #244]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b524:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800b526:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b528:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b52c:	4329      	orrs	r1, r5
 800b52e:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b530:	0219      	lsls	r1, r3, #8
 800b532:	d507      	bpl.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b534:	4938      	ldr	r1, [pc, #224]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b536:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800b53a:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800b53c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800b540:	4303      	orrs	r3, r0
 800b542:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b544:	07d3      	lsls	r3, r2, #31
 800b546:	f100 80b0 	bmi.w	800b6aa <HAL_RCCEx_PeriphCLKConfig+0x75a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b54a:	0797      	lsls	r7, r2, #30
 800b54c:	f100 80ba 	bmi.w	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x774>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b550:	0755      	lsls	r5, r2, #29
 800b552:	f100 80c4 	bmi.w	800b6de <HAL_RCCEx_PeriphCLKConfig+0x78e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b556:	0710      	lsls	r0, r2, #28
 800b558:	f100 80ce 	bmi.w	800b6f8 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b55c:	06d1      	lsls	r1, r2, #27
 800b55e:	f100 80d8 	bmi.w	800b712 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b562:	0692      	lsls	r2, r2, #26
 800b564:	f100 8125 	bmi.w	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x862>
    return HAL_OK;
 800b568:	1e30      	subs	r0, r6, #0
 800b56a:	bf18      	it	ne
 800b56c:	2001      	movne	r0, #1
}
 800b56e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b572:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800b576:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800b57a:	f43f aefc 	beq.w	800b376 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b57e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800b582:	f43f aef8 	beq.w	800b376 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800b586:	2601      	movs	r6, #1
 800b588:	4635      	mov	r5, r6
 800b58a:	e6ff      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b58c:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 800b590:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b594:	f43f af11 	beq.w	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b598:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800b59c:	f43f af0d 	beq.w	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800b5a0:	2601      	movs	r6, #1
 800b5a2:	4635      	mov	r5, r6
 800b5a4:	e714      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b5a6:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800b5aa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b5ae:	f43f af26 	beq.w	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b5b2:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 800b5b6:	f43f af22 	beq.w	800b3fe <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800b5ba:	2601      	movs	r6, #1
 800b5bc:	4635      	mov	r5, r6
 800b5be:	e729      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (PeriphClkInit->RngClockSelection)
 800b5c0:	2900      	cmp	r1, #0
 800b5c2:	d183      	bne.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    if (ret == HAL_OK)
 800b5c4:	2d00      	cmp	r5, #0
 800b5c6:	f040 8163 	bne.w	800b890 <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b5ca:	4d13      	ldr	r5, [pc, #76]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b5cc:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800b5ce:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800b5d2:	4301      	orrs	r1, r0
 800b5d4:	6569      	str	r1, [r5, #84]	; 0x54
 800b5d6:	e77a      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->Sai1ClockSelection)
 800b5d8:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800b5da:	2d00      	cmp	r5, #0
 800b5dc:	f040 80fb 	bne.w	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0x886>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b5e0:	4f0d      	ldr	r7, [pc, #52]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b5e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5e4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b5e6:	f021 0107 	bic.w	r1, r1, #7
 800b5ea:	4301      	orrs	r1, r0
 800b5ec:	6539      	str	r1, [r7, #80]	; 0x50
 800b5ee:	e4ea      	b.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	f104 0008 	add.w	r0, r4, #8
 800b5f6:	f7ff fbb7 	bl	800ad68 <RCCEx_PLL2_Config>
 800b5fa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b5fc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b600:	2d00      	cmp	r5, #0
 800b602:	f040 811c 	bne.w	800b83e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b606:	4f04      	ldr	r7, [pc, #16]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800b608:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800b60a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b60c:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800b610:	4301      	orrs	r1, r0
 800b612:	6539      	str	r1, [r7, #80]	; 0x50
 800b614:	e5cc      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x260>
 800b616:	bf00      	nop
 800b618:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b61c:	2101      	movs	r1, #1
 800b61e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b622:	f7ff fc1b 	bl	800ae5c <RCCEx_PLL3_Config>
 800b626:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b628:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b62c:	2d00      	cmp	r5, #0
 800b62e:	f040 812d 	bne.w	800b88c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b632:	4fb1      	ldr	r7, [pc, #708]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b634:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800b638:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b63a:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800b63e:	4301      	orrs	r1, r0
 800b640:	6579      	str	r1, [r7, #84]	; 0x54
 800b642:	e726      	b.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x542>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b644:	2102      	movs	r1, #2
 800b646:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b64a:	f7ff fc07 	bl	800ae5c <RCCEx_PLL3_Config>
 800b64e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b650:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b654:	2d00      	cmp	r5, #0
 800b656:	f040 8117 	bne.w	800b888 <HAL_RCCEx_PeriphCLKConfig+0x938>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b65a:	4fa7      	ldr	r7, [pc, #668]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b65c:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800b660:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b662:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 800b666:	4301      	orrs	r1, r0
 800b668:	65b9      	str	r1, [r7, #88]	; 0x58
 800b66a:	e700      	b.n	800b46e <HAL_RCCEx_PeriphCLKConfig+0x51e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b66c:	2101      	movs	r1, #1
 800b66e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b672:	f7ff fbf3 	bl	800ae5c <RCCEx_PLL3_Config>
 800b676:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b678:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b67c:	2d00      	cmp	r5, #0
 800b67e:	f040 80da 	bne.w	800b836 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b682:	4f9d      	ldr	r7, [pc, #628]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b684:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800b686:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b688:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800b68c:	4301      	orrs	r1, r0
 800b68e:	6579      	str	r1, [r7, #84]	; 0x54
 800b690:	e625      	b.n	800b2de <HAL_RCCEx_PeriphCLKConfig+0x38e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b692:	2102      	movs	r1, #2
 800b694:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b698:	f7ff fbe0 	bl	800ae5c <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b69c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	f43f af05 	beq.w	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x560>
      status = HAL_ERROR;
 800b6a6:	2601      	movs	r6, #1
 800b6a8:	e702      	b.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x560>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6aa:	2100      	movs	r1, #0
 800b6ac:	f104 0008 	add.w	r0, r4, #8
 800b6b0:	f7ff fb5a 	bl	800ad68 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b6b4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f43f af47 	beq.w	800b54a <HAL_RCCEx_PeriphCLKConfig+0x5fa>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b6bc:	0797      	lsls	r7, r2, #30
 800b6be:	4606      	mov	r6, r0
 800b6c0:	f57f af46 	bpl.w	800b550 <HAL_RCCEx_PeriphCLKConfig+0x600>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	f104 0008 	add.w	r0, r4, #8
 800b6ca:	f7ff fb4d 	bl	800ad68 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b6ce:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f43f af3d 	beq.w	800b550 <HAL_RCCEx_PeriphCLKConfig+0x600>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b6d6:	0755      	lsls	r5, r2, #29
 800b6d8:	4606      	mov	r6, r0
 800b6da:	f57f af3c 	bpl.w	800b556 <HAL_RCCEx_PeriphCLKConfig+0x606>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b6de:	2102      	movs	r1, #2
 800b6e0:	f104 0008 	add.w	r0, r4, #8
 800b6e4:	f7ff fb40 	bl	800ad68 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b6e8:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b6ea:	2800      	cmp	r0, #0
 800b6ec:	f43f af33 	beq.w	800b556 <HAL_RCCEx_PeriphCLKConfig+0x606>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b6f0:	4606      	mov	r6, r0
 800b6f2:	0710      	lsls	r0, r2, #28
 800b6f4:	f57f af32 	bpl.w	800b55c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b6fe:	f7ff fbad 	bl	800ae5c <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b702:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800b704:	2800      	cmp	r0, #0
 800b706:	f43f af29 	beq.w	800b55c <HAL_RCCEx_PeriphCLKConfig+0x60c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b70a:	06d1      	lsls	r1, r2, #27
 800b70c:	4606      	mov	r6, r0
 800b70e:	f57f af28 	bpl.w	800b562 <HAL_RCCEx_PeriphCLKConfig+0x612>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b712:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800b716:	2101      	movs	r1, #1
 800b718:	4628      	mov	r0, r5
 800b71a:	f7ff fb9f 	bl	800ae5c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800b71e:	2800      	cmp	r0, #0
 800b720:	f000 80db 	beq.w	800b8da <HAL_RCCEx_PeriphCLKConfig+0x98a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b724:	6863      	ldr	r3, [r4, #4]
 800b726:	069b      	lsls	r3, r3, #26
 800b728:	d54c      	bpl.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x874>
 800b72a:	4606      	mov	r6, r0
 800b72c:	e043      	b.n	800b7b6 <HAL_RCCEx_PeriphCLKConfig+0x866>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b72e:	4f73      	ldr	r7, [pc, #460]	; (800b8fc <HAL_RCCEx_PeriphCLKConfig+0x9ac>)
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b736:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800b738:	f7fa fb5c 	bl	8005df4 <HAL_GetTick>
 800b73c:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b73e:	e006      	b.n	800b74e <HAL_RCCEx_PeriphCLKConfig+0x7fe>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b740:	f7fa fb58 	bl	8005df4 <HAL_GetTick>
 800b744:	eba0 0008 	sub.w	r0, r0, r8
 800b748:	2864      	cmp	r0, #100	; 0x64
 800b74a:	f200 81af 	bhi.w	800baac <HAL_RCCEx_PeriphCLKConfig+0xb5c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	05da      	lsls	r2, r3, #23
 800b752:	d5f5      	bpl.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
    if (ret == HAL_OK)
 800b754:	2d00      	cmp	r5, #0
 800b756:	f040 81e3 	bne.w	800bb20 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b75a:	4a67      	ldr	r2, [pc, #412]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b75c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800b760:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800b762:	4059      	eors	r1, r3
 800b764:	f411 7f40 	tst.w	r1, #768	; 0x300
 800b768:	d00b      	beq.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x832>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b76a:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800b76c:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b76e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800b772:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800b776:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b778:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800b77a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800b77e:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800b780:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b782:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b786:	f000 81ad 	beq.w	800bae4 <HAL_RCCEx_PeriphCLKConfig+0xb94>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b78a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800b78e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800b792:	f000 81bb 	beq.w	800bb0c <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 800b796:	4958      	ldr	r1, [pc, #352]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b798:	690a      	ldr	r2, [r1, #16]
 800b79a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800b79e:	610a      	str	r2, [r1, #16]
 800b7a0:	4855      	ldr	r0, [pc, #340]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b7a2:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800b7a6:	6f07      	ldr	r7, [r0, #112]	; 0x70
 800b7a8:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b7aa:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b7ae:	6701      	str	r1, [r0, #112]	; 0x70
 800b7b0:	e563      	b.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x32a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b7b2:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b7b6:	2102      	movs	r1, #2
 800b7b8:	4628      	mov	r0, r5
 800b7ba:	f7ff fb4f 	bl	800ae5c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800b7be:	2800      	cmp	r0, #0
 800b7c0:	f43f aed2 	beq.w	800b568 <HAL_RCCEx_PeriphCLKConfig+0x618>
  return HAL_ERROR;
 800b7c4:	2001      	movs	r0, #1
}
 800b7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7ca:	462e      	mov	r6, r5
 800b7cc:	e463      	b.n	800b096 <HAL_RCCEx_PeriphCLKConfig+0x146>
 800b7ce:	462e      	mov	r6, r5
 800b7d0:	e419      	b.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800b7d2:	462e      	mov	r6, r5
 800b7d4:	e49c      	b.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800b7d6:	462e      	mov	r6, r5
 800b7d8:	f7ff bbf5 	b.w	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b7dc:	462e      	mov	r6, r5
 800b7de:	e436      	b.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b7e0:	2102      	movs	r1, #2
 800b7e2:	f104 0008 	add.w	r0, r4, #8
 800b7e6:	f7ff fabf 	bl	800ad68 <RCCEx_PLL2_Config>
 800b7ea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b7ec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b7f0:	2d00      	cmp	r5, #0
 800b7f2:	d15e      	bne.n	800b8b2 <HAL_RCCEx_PeriphCLKConfig+0x962>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b7f4:	4f40      	ldr	r7, [pc, #256]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b7f6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b7f8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b7fa:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800b7fe:	4301      	orrs	r1, r0
 800b800:	64f9      	str	r1, [r7, #76]	; 0x4c
 800b802:	e652      	b.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x55a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b804:	483c      	ldr	r0, [pc, #240]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b806:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b808:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b80c:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800b80e:	e475      	b.n	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b810:	4839      	ldr	r0, [pc, #228]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b812:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b814:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b818:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800b81a:	e431      	b.n	800b080 <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b81c:	4836      	ldr	r0, [pc, #216]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b81e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b820:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b824:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800b826:	f7ff bbe4 	b.w	800aff2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b82a:	4833      	ldr	r0, [pc, #204]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b82c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b82e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b832:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800b834:	e400      	b.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b836:	462e      	mov	r6, r5
 800b838:	e551      	b.n	800b2de <HAL_RCCEx_PeriphCLKConfig+0x38e>
 800b83a:	462e      	mov	r6, r5
 800b83c:	e5a6      	b.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x43c>
 800b83e:	462e      	mov	r6, r5
 800b840:	e4b6      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x260>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b842:	4f2d      	ldr	r7, [pc, #180]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b844:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800b846:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b848:	f021 0107 	bic.w	r1, r1, #7
 800b84c:	4301      	orrs	r1, r0
 800b84e:	6579      	str	r1, [r7, #84]	; 0x54
 800b850:	e55f      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b852:	4f29      	ldr	r7, [pc, #164]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b854:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 800b858:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b85a:	f021 0107 	bic.w	r1, r1, #7
 800b85e:	4301      	orrs	r1, r0
 800b860:	65b9      	str	r1, [r7, #88]	; 0x58
 800b862:	e571      	b.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b864:	462e      	mov	r6, r5
 800b866:	e431      	b.n	800b0cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b868:	4f23      	ldr	r7, [pc, #140]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b86a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800b86c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b86e:	f021 0103 	bic.w	r1, r1, #3
 800b872:	4301      	orrs	r1, r0
 800b874:	64f9      	str	r1, [r7, #76]	; 0x4c
 800b876:	e4fd      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800b878:	462e      	mov	r6, r5
 800b87a:	e469      	b.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800b87c:	462e      	mov	r6, r5
 800b87e:	e5c9      	b.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 800b880:	462e      	mov	r6, r5
 800b882:	e485      	b.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b884:	462e      	mov	r6, r5
 800b886:	e5a3      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800b888:	462e      	mov	r6, r5
 800b88a:	e5f0      	b.n	800b46e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800b88c:	462e      	mov	r6, r5
 800b88e:	e600      	b.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x542>
 800b890:	462e      	mov	r6, r5
 800b892:	e61c      	b.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x57e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b894:	4f18      	ldr	r7, [pc, #96]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b896:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b898:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800b89c:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800b89e:	2d00      	cmp	r5, #0
 800b8a0:	d1f6      	bne.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0x940>
 800b8a2:	e692      	b.n	800b5ca <HAL_RCCEx_PeriphCLKConfig+0x67a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8a4:	4814      	ldr	r0, [pc, #80]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b8a6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b8a8:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b8ac:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b8ae:	2d00      	cmp	r5, #0
 800b8b0:	d0a0      	beq.n	800b7f4 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800b8b2:	462e      	mov	r6, r5
 800b8b4:	e5f9      	b.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x55a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8b6:	4810      	ldr	r0, [pc, #64]	; (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x9a8>)
 800b8b8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b8ba:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b8be:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b8c0:	2d00      	cmp	r5, #0
 800b8c2:	d1e3      	bne.n	800b88c <HAL_RCCEx_PeriphCLKConfig+0x93c>
 800b8c4:	e6b5      	b.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8c6:	f104 0008 	add.w	r0, r4, #8
 800b8ca:	f7ff fa4d 	bl	800ad68 <RCCEx_PLL2_Config>
 800b8ce:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b8d0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b8d4:	2d00      	cmp	r5, #0
 800b8d6:	d1d7      	bne.n	800b888 <HAL_RCCEx_PeriphCLKConfig+0x938>
 800b8d8:	e6bf      	b.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0x70a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b8da:	6862      	ldr	r2, [r4, #4]
 800b8dc:	e641      	b.n	800b562 <HAL_RCCEx_PeriphCLKConfig+0x612>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b8de:	2102      	movs	r1, #2
 800b8e0:	f104 0008 	add.w	r0, r4, #8
 800b8e4:	f7ff fa40 	bl	800ad68 <RCCEx_PLL2_Config>
 800b8e8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b8ea:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b8ee:	2d00      	cmp	r5, #0
 800b8f0:	d1b8      	bne.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x914>
 800b8f2:	f7ff bbe4 	b.w	800b0be <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800b8f6:	bf00      	nop
 800b8f8:	58024400 	.word	0x58024400
 800b8fc:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b900:	2102      	movs	r1, #2
 800b902:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b906:	f7ff faa9 	bl	800ae5c <RCCEx_PLL3_Config>
 800b90a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b90c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b910:	2d00      	cmp	r5, #0
 800b912:	d1b7      	bne.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800b914:	e554      	b.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x470>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b916:	2102      	movs	r1, #2
 800b918:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b91c:	f7ff fa9e 	bl	800ae5c <RCCEx_PLL3_Config>
 800b920:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b922:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b926:	2d00      	cmp	r5, #0
 800b928:	d1a8      	bne.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x92c>
 800b92a:	e56b      	b.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b92c:	4884      	ldr	r0, [pc, #528]	; (800bb40 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800b92e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b930:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b934:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b936:	2d00      	cmp	r5, #0
 800b938:	d181      	bne.n	800b83e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b93a:	e664      	b.n	800b606 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b93c:	2101      	movs	r1, #1
 800b93e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b942:	f7ff fa8b 	bl	800ae5c <RCCEx_PLL3_Config>
 800b946:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b948:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b94c:	2d00      	cmp	r5, #0
 800b94e:	d193      	bne.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x928>
 800b950:	f7ff bbf7 	b.w	800b142 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b954:	2101      	movs	r1, #1
 800b956:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b95a:	f7ff fa7f 	bl	800ae5c <RCCEx_PLL3_Config>
 800b95e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b960:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b964:	2d00      	cmp	r5, #0
 800b966:	d18b      	bne.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0x930>
 800b968:	e40a      	b.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b96a:	2102      	movs	r1, #2
 800b96c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b970:	f7ff fa74 	bl	800ae5c <RCCEx_PLL3_Config>
 800b974:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b976:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b97a:	2d00      	cmp	r5, #0
 800b97c:	f47f af5d 	bne.w	800b83a <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 800b980:	e4fc      	b.n	800b37c <HAL_RCCEx_PeriphCLKConfig+0x42c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b982:	486f      	ldr	r0, [pc, #444]	; (800bb40 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800b984:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b986:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b98a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b98c:	2d00      	cmp	r5, #0
 800b98e:	f47f ac70 	bne.w	800b272 <HAL_RCCEx_PeriphCLKConfig+0x322>
 800b992:	e769      	b.n	800b868 <HAL_RCCEx_PeriphCLKConfig+0x918>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b994:	2102      	movs	r1, #2
 800b996:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b99a:	f7ff fa5f 	bl	800ae5c <RCCEx_PLL3_Config>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	f040 8094 	bne.w	800bacc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b9a4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b9a8:	e9d4 3200 	ldrd	r3, r2, [r4]
 800b9ac:	e53a      	b.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b9ae:	2102      	movs	r1, #2
 800b9b0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9b4:	f7ff fa52 	bl	800ae5c <RCCEx_PLL3_Config>
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	f040 808d 	bne.w	800bad8 <HAL_RCCEx_PeriphCLKConfig+0xb88>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b9be:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b9c2:	e9d4 3200 	ldrd	r3, r2, [r4]
 800b9c6:	e53b      	b.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b9c8:	e9d4 3200 	ldrd	r3, r2, [r4]
 800b9cc:	f7ff baed 	b.w	800afaa <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9d0:	2100      	movs	r1, #0
 800b9d2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9d6:	f7ff fa41 	bl	800ae5c <RCCEx_PLL3_Config>
 800b9da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b9dc:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800b9e0:	f7ff bb4e 	b.w	800b080 <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9e4:	2100      	movs	r1, #0
 800b9e6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9ea:	f7ff fa37 	bl	800ae5c <RCCEx_PLL3_Config>
 800b9ee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b9f0:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800b9f4:	e5f1      	b.n	800b5da <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9f6:	2100      	movs	r1, #0
 800b9f8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800b9fc:	f7ff fa2e 	bl	800ae5c <RCCEx_PLL3_Config>
 800ba00:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ba02:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800ba06:	f7ff baf4 	b.w	800aff2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ba0a:	2102      	movs	r1, #2
 800ba0c:	3028      	adds	r0, #40	; 0x28
 800ba0e:	f7ff fa25 	bl	800ae5c <RCCEx_PLL3_Config>
 800ba12:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800ba14:	2e00      	cmp	r6, #0
 800ba16:	f43f aab9 	beq.w	800af8c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800ba1a:	e7d5      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0xa78>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba1c:	4848      	ldr	r0, [pc, #288]	; (800bb40 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
        break;
 800ba1e:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba20:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800ba22:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800ba26:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800ba28:	e5d7      	b.n	800b5da <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba2a:	2100      	movs	r1, #0
 800ba2c:	f104 0008 	add.w	r0, r4, #8
 800ba30:	f7ff f99a 	bl	800ad68 <RCCEx_PLL2_Config>
 800ba34:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ba36:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800ba3a:	e5ce      	b.n	800b5da <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba3c:	2100      	movs	r1, #0
 800ba3e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ba42:	f7ff fa0b 	bl	800ae5c <RCCEx_PLL3_Config>
 800ba46:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ba48:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800ba4c:	f7ff bb56 	b.w	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba50:	2100      	movs	r1, #0
 800ba52:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ba56:	f7ff fa01 	bl	800ae5c <RCCEx_PLL3_Config>
 800ba5a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ba5c:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800ba60:	f7ff baea 	b.w	800b038 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba64:	2101      	movs	r1, #1
 800ba66:	f104 0008 	add.w	r0, r4, #8
 800ba6a:	f7ff f97d 	bl	800ad68 <RCCEx_PLL2_Config>
 800ba6e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ba70:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ba74:	2d00      	cmp	r5, #0
 800ba76:	f47f ac4b 	bne.w	800b310 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800ba7a:	e6e2      	b.n	800b842 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba7c:	2101      	movs	r1, #1
 800ba7e:	f104 0008 	add.w	r0, r4, #8
 800ba82:	f7ff f971 	bl	800ad68 <RCCEx_PLL2_Config>
 800ba86:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ba88:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ba8c:	2d00      	cmp	r5, #0
 800ba8e:	f47f ac5a 	bne.w	800b346 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 800ba92:	e6de      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x902>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba94:	2101      	movs	r1, #1
 800ba96:	f104 0008 	add.w	r0, r4, #8
 800ba9a:	f7ff f965 	bl	800ad68 <RCCEx_PLL2_Config>
 800ba9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800baa0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800baa4:	2d00      	cmp	r5, #0
 800baa6:	f47f aec6 	bne.w	800b836 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800baaa:	e5ea      	b.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0x732>
            ret = HAL_TIMEOUT;
 800baac:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800baae:	e9d4 3200 	ldrd	r3, r2, [r4]
            ret = HAL_TIMEOUT;
 800bab2:	4635      	mov	r5, r6
 800bab4:	f7ff bbe1 	b.w	800b27a <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800bab8:	2601      	movs	r6, #1
 800baba:	f7ff ba76 	b.w	800afaa <HAL_RCCEx_PeriphCLKConfig+0x5a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800babe:	4d20      	ldr	r5, [pc, #128]	; (800bb40 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bac0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800bac2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800bac6:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800bac8:	f7ff ba68 	b.w	800af9c <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bacc:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status = HAL_ERROR;
 800bad0:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bad2:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bad6:	e4a5      	b.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bad8:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
        status = HAL_ERROR;
 800badc:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bade:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bae2:	e4ad      	b.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
        tickstart = HAL_GetTick();
 800bae4:	f7fa f986 	bl	8005df4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bae8:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800bb40 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
        tickstart = HAL_GetTick();
 800baec:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800baee:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800baf2:	e004      	b.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0xbae>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800baf4:	f7fa f97e 	bl	8005df4 <HAL_GetTick>
 800baf8:	1bc0      	subs	r0, r0, r7
 800bafa:	4548      	cmp	r0, r9
 800bafc:	d8d6      	bhi.n	800baac <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bafe:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800bb02:	079b      	lsls	r3, r3, #30
 800bb04:	d5f6      	bpl.n	800baf4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb06:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800bb0a:	e63e      	b.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x83a>
 800bb0c:	480c      	ldr	r0, [pc, #48]	; (800bb40 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 800bb0e:	4a0d      	ldr	r2, [pc, #52]	; (800bb44 <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 800bb10:	6901      	ldr	r1, [r0, #16]
 800bb12:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800bb16:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800bb1a:	430a      	orrs	r2, r1
 800bb1c:	6102      	str	r2, [r0, #16]
 800bb1e:	e63f      	b.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x850>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bb20:	e9d4 3200 	ldrd	r3, r2, [r4]
 800bb24:	462e      	mov	r6, r5
 800bb26:	f7ff bba8 	b.w	800b27a <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bb2a:	2601      	movs	r6, #1
 800bb2c:	4635      	mov	r5, r6
 800bb2e:	f7ff bbf0 	b.w	800b312 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    switch (PeriphClkInit->FmcClockSelection)
 800bb32:	2601      	movs	r6, #1
 800bb34:	4635      	mov	r5, r6
 800bb36:	f7ff bb9d 	b.w	800b274 <HAL_RCCEx_PeriphCLKConfig+0x324>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bb3a:	2601      	movs	r6, #1
 800bb3c:	4635      	mov	r5, r6
 800bb3e:	e403      	b.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800bb40:	58024400 	.word	0x58024400
 800bb44:	00ffffcf 	.word	0x00ffffcf

0800bb48 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800bb48:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bb4a:	f7ff f83d 	bl	800abc8 <HAL_RCC_GetHCLKFreq>
 800bb4e:	4b05      	ldr	r3, [pc, #20]	; (800bb64 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800bb50:	4a05      	ldr	r2, [pc, #20]	; (800bb68 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800bb52:	6a1b      	ldr	r3, [r3, #32]
 800bb54:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bb58:	5cd3      	ldrb	r3, [r2, r3]
 800bb5a:	f003 031f 	and.w	r3, r3, #31
}
 800bb5e:	40d8      	lsrs	r0, r3
 800bb60:	bd08      	pop	{r3, pc}
 800bb62:	bf00      	nop
 800bb64:	58024400 	.word	0x58024400
 800bb68:	0801b334 	.word	0x0801b334

0800bb6c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bb6c:	4b4f      	ldr	r3, [pc, #316]	; (800bcac <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800bb6e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bb70:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800bb72:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bb74:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 800bb76:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800bb7a:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bb7e:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 800bb80:	d05c      	beq.n	800bc3c <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bb82:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bb86:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bb8a:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bb8e:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800bb92:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800bb94:	ee07 4a90 	vmov	s15, r4
 800bb98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800bb9c:	d003      	beq.n	800bba6 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800bb9e:	2902      	cmp	r1, #2
 800bba0:	d075      	beq.n	800bc8e <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800bba2:	2900      	cmp	r1, #0
 800bba4:	d04f      	beq.n	800bc46 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bba6:	ee07 2a90 	vmov	s15, r2
 800bbaa:	eddf 6a41 	vldr	s13, [pc, #260]	; 800bcb0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800bbae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bbb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbb4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800bbb8:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800bcb4 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800bbbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbc0:	ee06 3a90 	vmov	s13, r3
 800bbc4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800bbc8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bbcc:	ee76 6a85 	vadd.f32	s13, s13, s10
 800bbd0:	eee7 6a25 	vfma.f32	s13, s14, s11
 800bbd4:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800bbd8:	4a34      	ldr	r2, [pc, #208]	; (800bcac <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800bbda:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bbde:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bbe0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800bbe4:	ee07 3a10 	vmov	s14, r3
 800bbe8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800bbec:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800bbee:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bbf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bbf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bbfa:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800bbfe:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bc00:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800bc04:	ee07 3a10 	vmov	s14, r3
 800bc08:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bc0c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bc10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bc14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc18:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800bc1c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800bc1e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800bc22:	ee07 3a90 	vmov	s15, r3
 800bc26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc2a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800bc2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc32:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800bc36:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800bc3a:	4770      	bx	lr
 800bc3c:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800bc3e:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800bc42:	6082      	str	r2, [r0, #8]
}
 800bc44:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc46:	6819      	ldr	r1, [r3, #0]
 800bc48:	0689      	lsls	r1, r1, #26
 800bc4a:	d527      	bpl.n	800bc9c <HAL_RCCEx_GetPLL2ClockFreq+0x130>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc4c:	681c      	ldr	r4, [r3, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bc4e:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc52:	4919      	ldr	r1, [pc, #100]	; (800bcb8 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bc54:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bc58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc5a:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bc5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc62:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800bcb4 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800bc66:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc6a:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bc6c:	ee06 3a90 	vmov	s13, r3
 800bc70:	ee05 1a90 	vmov	s11, r1
 800bc74:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bc78:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800bc7c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800bc80:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800bc84:	eee7 6a05 	vfma.f32	s13, s14, s10
 800bc88:	ee66 6a26 	vmul.f32	s13, s12, s13
 800bc8c:	e7a4      	b.n	800bbd8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bc8e:	ee07 2a90 	vmov	s15, r2
 800bc92:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800bcbc <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800bc96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc9a:	e78a      	b.n	800bbb2 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800bc9c:	ee07 2a90 	vmov	s15, r2
 800bca0:	eddf 6a07 	vldr	s13, [pc, #28]	; 800bcc0 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800bca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bca8:	e783      	b.n	800bbb2 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800bcaa:	bf00      	nop
 800bcac:	58024400 	.word	0x58024400
 800bcb0:	4a742400 	.word	0x4a742400
 800bcb4:	39000000 	.word	0x39000000
 800bcb8:	03d09000 	.word	0x03d09000
 800bcbc:	4bbebc20 	.word	0x4bbebc20
 800bcc0:	4c742400 	.word	0x4c742400

0800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bcc4:	4b4f      	ldr	r3, [pc, #316]	; (800be04 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800bcc6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bcc8:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800bcca:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bccc:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800bcce:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800bcd2:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bcd6:	6c5c      	ldr	r4, [r3, #68]	; 0x44
  if (pll3m != 0U)
 800bcd8:	d05c      	beq.n	800bd94 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bcda:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800bcde:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bce2:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bce6:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800bcea:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800bcec:	ee07 4a90 	vmov	s15, r4
 800bcf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800bcf4:	d003      	beq.n	800bcfe <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800bcf6:	2902      	cmp	r1, #2
 800bcf8:	d075      	beq.n	800bde6 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 800bcfa:	2900      	cmp	r1, #0
 800bcfc:	d04f      	beq.n	800bd9e <HAL_RCCEx_GetPLL3ClockFreq+0xda>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bcfe:	ee07 2a90 	vmov	s15, r2
 800bd02:	eddf 6a41 	vldr	s13, [pc, #260]	; 800be08 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800bd06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd0c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800bd10:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800be0c <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800bd14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd18:	ee06 3a90 	vmov	s13, r3
 800bd1c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800bd20:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bd24:	ee76 6a85 	vadd.f32	s13, s13, s10
 800bd28:	eee7 6a25 	vfma.f32	s13, s14, s11
 800bd2c:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800bd30:	4a34      	ldr	r2, [pc, #208]	; (800be04 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800bd32:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bd36:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bd38:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800bd3c:	ee07 3a10 	vmov	s14, r3
 800bd40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800bd44:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800bd46:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bd4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd52:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800bd56:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bd58:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800bd5c:	ee07 3a10 	vmov	s14, r3
 800bd60:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bd64:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bd68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd70:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800bd74:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800bd76:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800bd7a:	ee07 3a90 	vmov	s15, r3
 800bd7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd82:	ee77 7a86 	vadd.f32	s15, s15, s12
 800bd86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd8a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800bd8e:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800bd92:	4770      	bx	lr
 800bd94:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800bd96:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800bd9a:	6082      	str	r2, [r0, #8]
}
 800bd9c:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd9e:	6819      	ldr	r1, [r3, #0]
 800bda0:	0689      	lsls	r1, r1, #26
 800bda2:	d527      	bpl.n	800bdf4 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bda4:	681c      	ldr	r4, [r3, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bda6:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bdaa:	4919      	ldr	r1, [pc, #100]	; (800be10 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bdac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bdb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bdb2:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bdb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdba:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800be0c <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800bdbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bdc2:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bdc4:	ee06 3a90 	vmov	s13, r3
 800bdc8:	ee05 1a90 	vmov	s11, r1
 800bdcc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bdd0:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800bdd4:	ee76 6a86 	vadd.f32	s13, s13, s12
 800bdd8:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800bddc:	eee7 6a05 	vfma.f32	s13, s14, s10
 800bde0:	ee66 6a26 	vmul.f32	s13, s12, s13
 800bde4:	e7a4      	b.n	800bd30 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bde6:	ee07 2a90 	vmov	s15, r2
 800bdea:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800be14 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800bdee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdf2:	e78a      	b.n	800bd0a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bdf4:	ee07 2a90 	vmov	s15, r2
 800bdf8:	eddf 6a07 	vldr	s13, [pc, #28]	; 800be18 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800bdfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be00:	e783      	b.n	800bd0a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800be02:	bf00      	nop
 800be04:	58024400 	.word	0x58024400
 800be08:	4a742400 	.word	0x4a742400
 800be0c:	39000000 	.word	0x39000000
 800be10:	03d09000 	.word	0x03d09000
 800be14:	4bbebc20 	.word	0x4bbebc20
 800be18:	4c742400 	.word	0x4c742400

0800be1c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be1c:	4b4f      	ldr	r3, [pc, #316]	; (800bf5c <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 800be1e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be20:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800be22:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800be24:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 800be26:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800be2a:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800be2e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  if (pll1m != 0U)
 800be30:	d05c      	beq.n	800beec <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800be32:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800be36:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be3a:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800be3e:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800be42:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800be44:	ee07 4a90 	vmov	s15, r4
 800be48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800be4c:	d07e      	beq.n	800bf4c <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800be4e:	2902      	cmp	r1, #2
 800be50:	d075      	beq.n	800bf3e <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 800be52:	2900      	cmp	r1, #0
 800be54:	d04f      	beq.n	800bef6 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be56:	ee07 2a90 	vmov	s15, r2
 800be5a:	eddf 6a41 	vldr	s13, [pc, #260]	; 800bf60 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800be5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be64:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800be68:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800bf64 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800be6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be70:	ee06 3a90 	vmov	s13, r3
 800be74:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800be78:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800be7c:	ee76 6a85 	vadd.f32	s13, s13, s10
 800be80:	eee7 6a25 	vfma.f32	s13, s14, s11
 800be84:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800be88:	4a34      	ldr	r2, [pc, #208]	; (800bf5c <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 800be8a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800be8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800be90:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800be94:	ee07 3a10 	vmov	s14, r3
 800be98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 800be9c:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800be9e:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bea2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800beaa:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800beae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800beb0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800beb4:	ee07 3a10 	vmov	s14, r3
 800beb8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bebc:	ee37 7a06 	vadd.f32	s14, s14, s12
 800bec0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bec4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bec8:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800becc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800bece:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800bed2:	ee07 3a90 	vmov	s15, r3
 800bed6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800beda:	ee77 7a86 	vadd.f32	s15, s15, s12
 800bede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bee2:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800bee6:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800beea:	4770      	bx	lr
 800beec:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800beee:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800bef2:	6082      	str	r2, [r0, #8]
}
 800bef4:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bef6:	6819      	ldr	r1, [r3, #0]
 800bef8:	0689      	lsls	r1, r1, #26
 800befa:	d5ac      	bpl.n	800be56 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800befc:	681c      	ldr	r4, [r3, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800befe:	ee07 2a90 	vmov	s15, r2
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf02:	4919      	ldr	r1, [pc, #100]	; (800bf68 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bf04:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bf08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf0a:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bf0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf12:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800bf64 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 800bf16:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf1a:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bf1c:	ee06 3a90 	vmov	s13, r3
 800bf20:	ee05 1a90 	vmov	s11, r1
 800bf24:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800bf28:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800bf2c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800bf30:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800bf34:	eee7 6a05 	vfma.f32	s13, s14, s10
 800bf38:	ee66 6a26 	vmul.f32	s13, s12, s13
 800bf3c:	e7a4      	b.n	800be88 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bf3e:	ee07 2a90 	vmov	s15, r2
 800bf42:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800bf6c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800bf46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf4a:	e78a      	b.n	800be62 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bf4c:	ee07 2a90 	vmov	s15, r2
 800bf50:	eddf 6a07 	vldr	s13, [pc, #28]	; 800bf70 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 800bf54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf58:	e783      	b.n	800be62 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800bf5a:	bf00      	nop
 800bf5c:	58024400 	.word	0x58024400
 800bf60:	4c742400 	.word	0x4c742400
 800bf64:	39000000 	.word	0x39000000
 800bf68:	03d09000 	.word	0x03d09000
 800bf6c:	4bbebc20 	.word	0x4bbebc20
 800bf70:	4a742400 	.word	0x4a742400

0800bf74 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bf74:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800bf78:	430b      	orrs	r3, r1
{
 800bf7a:	b500      	push	{lr}
 800bf7c:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bf7e:	f000 8084 	beq.w	800c08a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800bf82:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 800bf86:	430b      	orrs	r3, r1
 800bf88:	d039      	beq.n	800bffe <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bf8a:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800bf8e:	430b      	orrs	r3, r1
 800bf90:	f000 80e6 	beq.w	800c160 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bf94:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800bf98:	430b      	orrs	r3, r1
 800bf9a:	f000 8089 	beq.w	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800bf9e:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 800bfa2:	430b      	orrs	r3, r1
 800bfa4:	d061      	beq.n	800c06a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800bfa6:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800bfaa:	430b      	orrs	r3, r1
 800bfac:	f000 8112 	beq.w	800c1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bfb0:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 800bfb4:	430b      	orrs	r3, r1
 800bfb6:	f000 80a3 	beq.w	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800bfba:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800bfbe:	430b      	orrs	r3, r1
 800bfc0:	f000 80fa 	beq.w	800c1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800bfc4:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 800bfc8:	430b      	orrs	r3, r1
 800bfca:	f000 8143 	beq.w	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800bfce:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 800bfd2:	ea50 0301 	orrs.w	r3, r0, r1
 800bfd6:	d137      	bne.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bfd8:	4a99      	ldr	r2, [pc, #612]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800bfda:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800bfdc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800bfe0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bfe4:	f000 8083 	beq.w	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800bfe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bfec:	f000 8156 	beq.w	800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800bff0:	bb53      	cbnz	r3, 800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bff2:	6810      	ldr	r0, [r2, #0]
 800bff4:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800bff8:	d044      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = HSE_VALUE;
 800bffa:	4892      	ldr	r0, [pc, #584]	; (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800bffc:	e042      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800bffe:	4a90      	ldr	r2, [pc, #576]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c000:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c002:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 800c006:	2b80      	cmp	r3, #128	; 0x80
 800c008:	f000 80a5 	beq.w	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c00c:	d920      	bls.n	800c050 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800c00e:	2bc0      	cmp	r3, #192	; 0xc0
 800c010:	d037      	beq.n	800c082 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c012:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c016:	d117      	bne.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c018:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c01a:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c01c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c020:	0749      	lsls	r1, r1, #29
 800c022:	d502      	bpl.n	800c02a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c024:	2b00      	cmp	r3, #0
 800c026:	f000 80c1 	beq.w	800c1ac <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c02a:	4a85      	ldr	r2, [pc, #532]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c02c:	6812      	ldr	r2, [r2, #0]
 800c02e:	05d0      	lsls	r0, r2, #23
 800c030:	d503      	bpl.n	800c03a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800c032:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c036:	f000 8101 	beq.w	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c03a:	4a81      	ldr	r2, [pc, #516]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c03c:	6812      	ldr	r2, [r2, #0]
 800c03e:	0391      	lsls	r1, r2, #14
 800c040:	d502      	bpl.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c042:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c046:	d0d8      	beq.n	800bffa <HAL_RCCEx_GetPeriphCLKFreq+0x86>
    switch (srcclk)
 800c048:	2000      	movs	r0, #0
}
 800c04a:	b005      	add	sp, #20
 800c04c:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800c050:	2b00      	cmp	r3, #0
 800c052:	d04c      	beq.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c054:	2b40      	cmp	r3, #64	; 0x40
 800c056:	d1f7      	bne.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c058:	6810      	ldr	r0, [r2, #0]
 800c05a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c05e:	d011      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c060:	a801      	add	r0, sp, #4
 800c062:	f7ff fd83 	bl	800bb6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c066:	9801      	ldr	r0, [sp, #4]
 800c068:	e00c      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c06a:	4a75      	ldr	r2, [pc, #468]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c06c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c06e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 800c072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c076:	d06e      	beq.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c078:	d937      	bls.n	800c0ea <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c07a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c07e:	f040 8087 	bne.w	800c190 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c082:	4871      	ldr	r0, [pc, #452]	; (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 800c084:	b005      	add	sp, #20
 800c086:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c08a:	4b6d      	ldr	r3, [pc, #436]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c08c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c08e:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800c092:	2b04      	cmp	r3, #4
 800c094:	d8d8      	bhi.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c096:	a201      	add	r2, pc, #4	; (adr r2, 800c09c <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800c098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c09c:	0800c13f 	.word	0x0800c13f
 800c0a0:	0800c11b 	.word	0x0800c11b
 800c0a4:	0800c12b 	.word	0x0800c12b
 800c0a8:	0800c083 	.word	0x0800c083
 800c0ac:	0800c127 	.word	0x0800c127
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c0b0:	4a63      	ldr	r2, [pc, #396]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c0b2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c0b4:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 800c0b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c0bc:	d04b      	beq.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c0be:	d944      	bls.n	800c14a <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800c0c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c0c4:	d0dd      	beq.n	800c082 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c0c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c0ca:	d1bd      	bne.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c0cc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c0ce:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c0d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c0d4:	0752      	lsls	r2, r2, #29
 800c0d6:	d5a8      	bpl.n	800c02a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d1a6      	bne.n	800c02a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0dc:	4b58      	ldr	r3, [pc, #352]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c0de:	485b      	ldr	r0, [pc, #364]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c0e6:	40d8      	lsrs	r0, r3
 800c0e8:	e7cc      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d154      	bne.n	800c198 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c0ee:	6810      	ldr	r0, [r2, #0]
 800c0f0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c0f4:	d0c6      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0f6:	a801      	add	r0, sp, #4
 800c0f8:	f7ff fe90 	bl	800be1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0fc:	9802      	ldr	r0, [sp, #8]
 800c0fe:	e7c1      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c100:	4a4f      	ldr	r2, [pc, #316]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c102:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c104:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 800c108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c10c:	f000 80d0 	beq.w	800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 800c110:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c114:	d0da      	beq.n	800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c116:	2b00      	cmp	r3, #0
 800c118:	d196      	bne.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c11a:	4b49      	ldr	r3, [pc, #292]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c11c:	6818      	ldr	r0, [r3, #0]
 800c11e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c122:	d0af      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c124:	e79c      	b.n	800c060 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c126:	4a46      	ldr	r2, [pc, #280]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c128:	e776      	b.n	800c018 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c12a:	4b45      	ldr	r3, [pc, #276]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c12c:	6818      	ldr	r0, [r3, #0]
 800c12e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c132:	d0a7      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c134:	a801      	add	r0, sp, #4
 800c136:	f7ff fdc5 	bl	800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c13a:	9801      	ldr	r0, [sp, #4]
 800c13c:	e7a2      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c13e:	4b40      	ldr	r3, [pc, #256]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c140:	6818      	ldr	r0, [r3, #0]
 800c142:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c146:	d09d      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c148:	e7d5      	b.n	800c0f6 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d0cf      	beq.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c14e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c152:	d081      	beq.n	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c154:	e778      	b.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c156:	6810      	ldr	r0, [r2, #0]
 800c158:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c15c:	d092      	beq.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c15e:	e7e9      	b.n	800c134 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c160:	4a37      	ldr	r2, [pc, #220]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c162:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c164:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 800c168:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c16c:	d0f3      	beq.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c16e:	d806      	bhi.n	800c17e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800c170:	2b00      	cmp	r3, #0
 800c172:	d0bc      	beq.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c174:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c178:	f43f af6e 	beq.w	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c17c:	e764      	b.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c17e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c182:	f43f af7e 	beq.w	800c082 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c186:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c18a:	f43f af45 	beq.w	800c018 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
 800c18e:	e75b      	b.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
    switch (srcclk)
 800c190:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c194:	d09a      	beq.n	800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c196:	e757      	b.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
 800c198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c19c:	f43f af5c 	beq.w	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800c1a0:	e752      	b.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c1a2:	6810      	ldr	r0, [r2, #0]
 800c1a4:	f010 0004 	ands.w	r0, r0, #4
 800c1a8:	f43f af6c 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1ac:	6813      	ldr	r3, [r2, #0]
 800c1ae:	4827      	ldr	r0, [pc, #156]	; (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c1b0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c1b4:	40d8      	lsrs	r0, r3
 800c1b6:	e765      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c1b8:	4b21      	ldr	r3, [pc, #132]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c1ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 800c1bc:	03d2      	lsls	r2, r2, #15
 800c1be:	d5bf      	bpl.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1c0:	6818      	ldr	r0, [r3, #0]
 800c1c2:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c1c6:	f43f af5d 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1ca:	a801      	add	r0, sp, #4
 800c1cc:	f7ff fcce 	bl	800bb6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c1d0:	9803      	ldr	r0, [sp, #12]
 800c1d2:	e757      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c1d4:	4a1a      	ldr	r2, [pc, #104]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c1d6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c1d8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 800c1dc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c1e0:	d0df      	beq.n	800c1a2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800c1e2:	d810      	bhi.n	800c206 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800c1e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1e8:	d058      	beq.n	800c29c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800c1ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c1ee:	d118      	bne.n	800c222 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c1f0:	4b13      	ldr	r3, [pc, #76]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c1f2:	6818      	ldr	r0, [r3, #0]
 800c1f4:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c1f8:	f43f af44 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c1fc:	a801      	add	r0, sp, #4
 800c1fe:	f7ff fd61 	bl	800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c202:	9802      	ldr	r0, [sp, #8]
 800c204:	e73e      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c206:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c20a:	d012      	beq.n	800c232 <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 800c20c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c210:	f47f af1a 	bne.w	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c214:	4b0a      	ldr	r3, [pc, #40]	; (800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c216:	6818      	ldr	r0, [r3, #0]
 800c218:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800c21c:	f43f af32 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c220:	e6eb      	b.n	800bffa <HAL_RCCEx_GetPeriphCLKFreq+0x86>
    switch (srcclk)
 800c222:	2b00      	cmp	r3, #0
 800c224:	f47f af10 	bne.w	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
}
 800c228:	b005      	add	sp, #20
 800c22a:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800c22e:	f7fe bd0b 	b.w	800ac48 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c232:	6810      	ldr	r0, [r2, #0]
 800c234:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800c238:	f43f af24 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = CSI_VALUE;
 800c23c:	4804      	ldr	r0, [pc, #16]	; (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800c23e:	e721      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c240:	58024400 	.word	0x58024400
 800c244:	017d7840 	.word	0x017d7840
 800c248:	00bb8000 	.word	0x00bb8000
 800c24c:	03d09000 	.word	0x03d09000
 800c250:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c254:	4b28      	ldr	r3, [pc, #160]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c258:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800c25c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c260:	d037      	beq.n	800c2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800c262:	d814      	bhi.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800c264:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c268:	d03f      	beq.n	800c2ea <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800c26a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c26e:	d0bf      	beq.n	800c1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800c270:	2b00      	cmp	r3, #0
 800c272:	f47f aee9 	bne.w	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c276:	f7fe fca7 	bl	800abc8 <HAL_RCC_GetHCLKFreq>
 800c27a:	4b1f      	ldr	r3, [pc, #124]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c27c:	4a1f      	ldr	r2, [pc, #124]	; (800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800c27e:	6a1b      	ldr	r3, [r3, #32]
 800c280:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c284:	5cd3      	ldrb	r3, [r2, r3]
 800c286:	f003 031f 	and.w	r3, r3, #31
 800c28a:	40d8      	lsrs	r0, r3
        break;
 800c28c:	e6fa      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    switch (srcclk)
 800c28e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c292:	d017      	beq.n	800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 800c294:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c298:	d0bc      	beq.n	800c214 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800c29a:	e6d5      	b.n	800c048 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c29c:	6810      	ldr	r0, [r2, #0]
 800c29e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c2a2:	f43f aeef 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2a6:	a801      	add	r0, sp, #4
 800c2a8:	f7ff fc60 	bl	800bb6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c2ac:	9802      	ldr	r0, [sp, #8]
 800c2ae:	e6e9      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c2b0:	6810      	ldr	r0, [r2, #0]
 800c2b2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c2b6:	f43f aee5 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c2ba:	a801      	add	r0, sp, #4
 800c2bc:	f7ff fd02 	bl	800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c2c0:	9803      	ldr	r0, [sp, #12]
 800c2c2:	e6df      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c2c4:	4b0c      	ldr	r3, [pc, #48]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c2c6:	6818      	ldr	r0, [r3, #0]
 800c2c8:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800c2cc:	f43f aeda 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c2d0:	e7b4      	b.n	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c2d2:	4b09      	ldr	r3, [pc, #36]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c2d4:	6818      	ldr	r0, [r3, #0]
 800c2d6:	f010 0004 	ands.w	r0, r0, #4
 800c2da:	f43f aed3 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	4807      	ldr	r0, [pc, #28]	; (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800c2e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c2e6:	40d8      	lsrs	r0, r3
 800c2e8:	e6cc      	b.n	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2ea:	4b03      	ldr	r3, [pc, #12]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800c2ec:	6818      	ldr	r0, [r3, #0]
 800c2ee:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c2f2:	f43f aec7 	beq.w	800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800c2f6:	e7d6      	b.n	800c2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800c2f8:	58024400 	.word	0x58024400
 800c2fc:	0801b334 	.word	0x0801b334
 800c300:	03d09000 	.word	0x03d09000

0800c304 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c304:	2800      	cmp	r0, #0
 800c306:	f000 80a5 	beq.w	800c454 <HAL_TIM_Base_Init+0x150>
{
 800c30a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c30c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c310:	4604      	mov	r4, r0
 800c312:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c316:	2b00      	cmp	r3, #0
 800c318:	d076      	beq.n	800c408 <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c31a:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c31c:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c31e:	494e      	ldr	r1, [pc, #312]	; (800c458 <HAL_TIM_Base_Init+0x154>)
 800c320:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800c324:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c328:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800c32c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c32e:	fab1 f181 	clz	r1, r1
 800c332:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800c336:	d027      	beq.n	800c388 <HAL_TIM_Base_Init+0x84>
 800c338:	bb31      	cbnz	r1, 800c388 <HAL_TIM_Base_Init+0x84>
 800c33a:	4848      	ldr	r0, [pc, #288]	; (800c45c <HAL_TIM_Base_Init+0x158>)
 800c33c:	4d48      	ldr	r5, [pc, #288]	; (800c460 <HAL_TIM_Base_Init+0x15c>)
 800c33e:	4282      	cmp	r2, r0
 800c340:	d067      	beq.n	800c412 <HAL_TIM_Base_Init+0x10e>
 800c342:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c346:	4282      	cmp	r2, r0
 800c348:	d063      	beq.n	800c412 <HAL_TIM_Base_Init+0x10e>
 800c34a:	1b55      	subs	r5, r2, r5
 800c34c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c350:	fab5 f585 	clz	r5, r5
 800c354:	4282      	cmp	r2, r0
 800c356:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800c35a:	d063      	beq.n	800c424 <HAL_TIM_Base_Init+0x120>
 800c35c:	2d00      	cmp	r5, #0
 800c35e:	d161      	bne.n	800c424 <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c360:	4840      	ldr	r0, [pc, #256]	; (800c464 <HAL_TIM_Base_Init+0x160>)
 800c362:	4941      	ldr	r1, [pc, #260]	; (800c468 <HAL_TIM_Base_Init+0x164>)
 800c364:	428a      	cmp	r2, r1
 800c366:	bf18      	it	ne
 800c368:	4282      	cmpne	r2, r0
 800c36a:	d065      	beq.n	800c438 <HAL_TIM_Base_Init+0x134>
 800c36c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c370:	428a      	cmp	r2, r1
 800c372:	d061      	beq.n	800c438 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c374:	69a0      	ldr	r0, [r4, #24]
 800c376:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c37a:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c37c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c37e:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c380:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c382:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c384:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c386:	e023      	b.n	800c3d0 <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c388:	4d35      	ldr	r5, [pc, #212]	; (800c460 <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c38a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c38e:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c390:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800c392:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c394:	fab5 f585 	clz	r5, r5
 800c398:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c39a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c39c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c3a0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c3a2:	69a0      	ldr	r0, [r4, #24]
 800c3a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3a8:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800c3aa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c3ac:	68e3      	ldr	r3, [r4, #12]
 800c3ae:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c3b0:	6863      	ldr	r3, [r4, #4]
 800c3b2:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c3b4:	b951      	cbnz	r1, 800c3cc <HAL_TIM_Base_Init+0xc8>
 800c3b6:	b94d      	cbnz	r5, 800c3cc <HAL_TIM_Base_Init+0xc8>
 800c3b8:	492a      	ldr	r1, [pc, #168]	; (800c464 <HAL_TIM_Base_Init+0x160>)
 800c3ba:	4b2b      	ldr	r3, [pc, #172]	; (800c468 <HAL_TIM_Base_Init+0x164>)
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	bf18      	it	ne
 800c3c0:	428a      	cmpne	r2, r1
 800c3c2:	d003      	beq.n	800c3cc <HAL_TIM_Base_Init+0xc8>
 800c3c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	d101      	bne.n	800c3d0 <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c3cc:	6963      	ldr	r3, [r4, #20]
 800c3ce:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c3d0:	2301      	movs	r3, #1
  return HAL_OK;
 800c3d2:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800c3d4:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c3d6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3da:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800c3de:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800c3e2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800c3e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800c3ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c3ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3f2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800c3f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c3fa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800c3fe:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c402:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c406:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c408:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c40c:	f7f9 fa0a 	bl	8005824 <HAL_TIM_Base_MspInit>
 800c410:	e783      	b.n	800c31a <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c412:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c414:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c418:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c41a:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800c41e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c420:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c422:	e7ba      	b.n	800c39a <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800c424:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c42a:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c42c:	480f      	ldr	r0, [pc, #60]	; (800c46c <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c42e:	4282      	cmp	r2, r0
 800c430:	d0b3      	beq.n	800c39a <HAL_TIM_Base_Init+0x96>
 800c432:	2d00      	cmp	r5, #0
 800c434:	d1b1      	bne.n	800c39a <HAL_TIM_Base_Init+0x96>
 800c436:	e793      	b.n	800c360 <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c438:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c43a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c43e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c440:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c442:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c444:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c448:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800c44a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800c44c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c44e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c450:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c452:	e7b1      	b.n	800c3b8 <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800c454:	2001      	movs	r0, #1
}
 800c456:	4770      	bx	lr
 800c458:	40010000 	.word	0x40010000
 800c45c:	40000400 	.word	0x40000400
 800c460:	40010400 	.word	0x40010400
 800c464:	40014000 	.word	0x40014000
 800c468:	40014400 	.word	0x40014400
 800c46c:	40000c00 	.word	0x40000c00

0800c470 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800c470:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c474:	2b01      	cmp	r3, #1
 800c476:	d13d      	bne.n	800c4f4 <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c478:	6802      	ldr	r2, [r0, #0]
 800c47a:	4b23      	ldr	r3, [pc, #140]	; (800c508 <HAL_TIM_Base_Start+0x98>)
 800c47c:	4923      	ldr	r1, [pc, #140]	; (800c50c <HAL_TIM_Base_Start+0x9c>)
 800c47e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800c482:	bf18      	it	ne
 800c484:	429a      	cmpne	r2, r3
{
 800c486:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c488:	bf0c      	ite	eq
 800c48a:	2301      	moveq	r3, #1
 800c48c:	2300      	movne	r3, #0
 800c48e:	4d20      	ldr	r5, [pc, #128]	; (800c510 <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800c490:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c492:	42aa      	cmp	r2, r5
 800c494:	bf08      	it	eq
 800c496:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c49a:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c49e:	4c1d      	ldr	r4, [pc, #116]	; (800c514 <HAL_TIM_Base_Start+0xa4>)
 800c4a0:	428a      	cmp	r2, r1
 800c4a2:	bf08      	it	eq
 800c4a4:	f043 0301 	orreq.w	r3, r3, #1
 800c4a8:	481b      	ldr	r0, [pc, #108]	; (800c518 <HAL_TIM_Base_Start+0xa8>)
 800c4aa:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800c4ae:	42a2      	cmp	r2, r4
 800c4b0:	bf08      	it	eq
 800c4b2:	f043 0301 	orreq.w	r3, r3, #1
 800c4b6:	4282      	cmp	r2, r0
 800c4b8:	bf08      	it	eq
 800c4ba:	f043 0301 	orreq.w	r3, r3, #1
 800c4be:	428a      	cmp	r2, r1
 800c4c0:	bf08      	it	eq
 800c4c2:	f043 0301 	orreq.w	r3, r3, #1
 800c4c6:	b933      	cbnz	r3, 800c4d6 <HAL_TIM_Base_Start+0x66>
 800c4c8:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800c4cc:	1a10      	subs	r0, r2, r0
 800c4ce:	fab0 f080 	clz	r0, r0
 800c4d2:	0940      	lsrs	r0, r0, #5
 800c4d4:	b198      	cbz	r0, 800c4fe <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4d6:	6891      	ldr	r1, [r2, #8]
 800c4d8:	4b10      	ldr	r3, [pc, #64]	; (800c51c <HAL_TIM_Base_Start+0xac>)
 800c4da:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4dc:	2b06      	cmp	r3, #6
 800c4de:	d00b      	beq.n	800c4f8 <HAL_TIM_Base_Start+0x88>
 800c4e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4e4:	d008      	beq.n	800c4f8 <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800c4e6:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c4e8:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800c4ea:	f043 0301 	orr.w	r3, r3, #1
 800c4ee:	6013      	str	r3, [r2, #0]
}
 800c4f0:	bc30      	pop	{r4, r5}
 800c4f2:	4770      	bx	lr
    return HAL_ERROR;
 800c4f4:	2001      	movs	r0, #1
}
 800c4f6:	4770      	bx	lr
  return HAL_OK;
 800c4f8:	2000      	movs	r0, #0
}
 800c4fa:	bc30      	pop	{r4, r5}
 800c4fc:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800c4fe:	6813      	ldr	r3, [r2, #0]
 800c500:	f043 0301 	orr.w	r3, r3, #1
 800c504:	6013      	str	r3, [r2, #0]
 800c506:	e7f3      	b.n	800c4f0 <HAL_TIM_Base_Start+0x80>
 800c508:	40010000 	.word	0x40010000
 800c50c:	40000800 	.word	0x40000800
 800c510:	40000400 	.word	0x40000400
 800c514:	40000c00 	.word	0x40000c00
 800c518:	40010400 	.word	0x40010400
 800c51c:	00010007 	.word	0x00010007

0800c520 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800c520:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c524:	2b01      	cmp	r3, #1
 800c526:	d141      	bne.n	800c5ac <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c528:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c52a:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c52c:	4b24      	ldr	r3, [pc, #144]	; (800c5c0 <HAL_TIM_Base_Start_IT+0xa0>)
 800c52e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800c532:	bf18      	it	ne
 800c534:	429a      	cmpne	r2, r3
{
 800c536:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c538:	bf0c      	ite	eq
 800c53a:	2301      	moveq	r3, #1
 800c53c:	2300      	movne	r3, #0
 800c53e:	4d21      	ldr	r5, [pc, #132]	; (800c5c4 <HAL_TIM_Base_Start_IT+0xa4>)
 800c540:	4c21      	ldr	r4, [pc, #132]	; (800c5c8 <HAL_TIM_Base_Start_IT+0xa8>)
 800c542:	42aa      	cmp	r2, r5
 800c544:	bf08      	it	eq
 800c546:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c54a:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c54e:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c550:	42a2      	cmp	r2, r4
 800c552:	bf08      	it	eq
 800c554:	f043 0301 	orreq.w	r3, r3, #1
 800c558:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c55c:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c560:	481a      	ldr	r0, [pc, #104]	; (800c5cc <HAL_TIM_Base_Start_IT+0xac>)
 800c562:	42a2      	cmp	r2, r4
 800c564:	bf08      	it	eq
 800c566:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c56a:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c56c:	4282      	cmp	r2, r0
 800c56e:	bf08      	it	eq
 800c570:	f043 0301 	orreq.w	r3, r3, #1
 800c574:	4916      	ldr	r1, [pc, #88]	; (800c5d0 <HAL_TIM_Base_Start_IT+0xb0>)
 800c576:	428a      	cmp	r2, r1
 800c578:	bf08      	it	eq
 800c57a:	f043 0301 	orreq.w	r3, r3, #1
 800c57e:	b933      	cbnz	r3, 800c58e <HAL_TIM_Base_Start_IT+0x6e>
 800c580:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800c584:	1a10      	subs	r0, r2, r0
 800c586:	fab0 f080 	clz	r0, r0
 800c58a:	0940      	lsrs	r0, r0, #5
 800c58c:	b198      	cbz	r0, 800c5b6 <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c58e:	6891      	ldr	r1, [r2, #8]
 800c590:	4b10      	ldr	r3, [pc, #64]	; (800c5d4 <HAL_TIM_Base_Start_IT+0xb4>)
 800c592:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c594:	2b06      	cmp	r3, #6
 800c596:	d00b      	beq.n	800c5b0 <HAL_TIM_Base_Start_IT+0x90>
 800c598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c59c:	d008      	beq.n	800c5b0 <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800c59e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c5a0:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800c5a2:	f043 0301 	orr.w	r3, r3, #1
 800c5a6:	6013      	str	r3, [r2, #0]
}
 800c5a8:	bc30      	pop	{r4, r5}
 800c5aa:	4770      	bx	lr
    return HAL_ERROR;
 800c5ac:	2001      	movs	r0, #1
}
 800c5ae:	4770      	bx	lr
  return HAL_OK;
 800c5b0:	2000      	movs	r0, #0
}
 800c5b2:	bc30      	pop	{r4, r5}
 800c5b4:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800c5b6:	6813      	ldr	r3, [r2, #0]
 800c5b8:	f043 0301 	orr.w	r3, r3, #1
 800c5bc:	6013      	str	r3, [r2, #0]
 800c5be:	e7f3      	b.n	800c5a8 <HAL_TIM_Base_Start_IT+0x88>
 800c5c0:	40010000 	.word	0x40010000
 800c5c4:	40000400 	.word	0x40000400
 800c5c8:	40000800 	.word	0x40000800
 800c5cc:	40010400 	.word	0x40010400
 800c5d0:	40001800 	.word	0x40001800
 800c5d4:	00010007 	.word	0x00010007

0800c5d8 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	f000 80cc 	beq.w	800c776 <HAL_TIM_Encoder_Init+0x19e>
{
 800c5de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800c5e0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	460d      	mov	r5, r1
 800c5e8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	f000 809b 	beq.w	800c728 <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c5f2:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800c5f4:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c5f6:	4a61      	ldr	r2, [pc, #388]	; (800c77c <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800c5f8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c600:	6899      	ldr	r1, [r3, #8]
 800c602:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c606:	495e      	ldr	r1, [pc, #376]	; (800c780 <HAL_TIM_Encoder_Init+0x1a8>)
 800c608:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c60c:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800c60e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c610:	fab1 f181 	clz	r1, r1
 800c614:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800c618:	d02b      	beq.n	800c672 <HAL_TIM_Encoder_Init+0x9a>
 800c61a:	bb51      	cbnz	r1, 800c672 <HAL_TIM_Encoder_Init+0x9a>
 800c61c:	4859      	ldr	r0, [pc, #356]	; (800c784 <HAL_TIM_Encoder_Init+0x1ac>)
 800c61e:	4283      	cmp	r3, r0
 800c620:	f000 8087 	beq.w	800c732 <HAL_TIM_Encoder_Init+0x15a>
 800c624:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c628:	4283      	cmp	r3, r0
 800c62a:	f000 8082 	beq.w	800c732 <HAL_TIM_Encoder_Init+0x15a>
 800c62e:	4e56      	ldr	r6, [pc, #344]	; (800c788 <HAL_TIM_Encoder_Init+0x1b0>)
 800c630:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800c634:	1b9e      	subs	r6, r3, r6
 800c636:	4283      	cmp	r3, r0
 800c638:	fab6 f686 	clz	r6, r6
 800c63c:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800c640:	f000 8081 	beq.w	800c746 <HAL_TIM_Encoder_Init+0x16e>
 800c644:	2e00      	cmp	r6, #0
 800c646:	d17e      	bne.n	800c746 <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c648:	4850      	ldr	r0, [pc, #320]	; (800c78c <HAL_TIM_Encoder_Init+0x1b4>)
 800c64a:	4951      	ldr	r1, [pc, #324]	; (800c790 <HAL_TIM_Encoder_Init+0x1b8>)
 800c64c:	428b      	cmp	r3, r1
 800c64e:	bf18      	it	ne
 800c650:	4283      	cmpne	r3, r0
 800c652:	f000 8082 	beq.w	800c75a <HAL_TIM_Encoder_Init+0x182>
 800c656:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c65a:	428b      	cmp	r3, r1
 800c65c:	d07d      	beq.n	800c75a <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c65e:	69a1      	ldr	r1, [r4, #24]
 800c660:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c664:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c666:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800c668:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800c66a:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c66c:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c66e:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c670:	e023      	b.n	800c6ba <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c672:	4e45      	ldr	r6, [pc, #276]	; (800c788 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c674:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c678:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c67a:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800c67c:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c67e:	fab6 f686 	clz	r6, r6
 800c682:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c684:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c686:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c68a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c68c:	69a0      	ldr	r0, [r4, #24]
 800c68e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c692:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800c694:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c696:	68e2      	ldr	r2, [r4, #12]
 800c698:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c69a:	6862      	ldr	r2, [r4, #4]
 800c69c:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c69e:	b951      	cbnz	r1, 800c6b6 <HAL_TIM_Encoder_Init+0xde>
 800c6a0:	b94e      	cbnz	r6, 800c6b6 <HAL_TIM_Encoder_Init+0xde>
 800c6a2:	493a      	ldr	r1, [pc, #232]	; (800c78c <HAL_TIM_Encoder_Init+0x1b4>)
 800c6a4:	4a3a      	ldr	r2, [pc, #232]	; (800c790 <HAL_TIM_Encoder_Init+0x1b8>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	bf18      	it	ne
 800c6aa:	428b      	cmpne	r3, r1
 800c6ac:	d003      	beq.n	800c6b6 <HAL_TIM_Encoder_Init+0xde>
 800c6ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d101      	bne.n	800c6ba <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800c6b6:	6962      	ldr	r2, [r4, #20]
 800c6b8:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c6ba:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800c6bc:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c6be:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c6c0:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c6c4:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800c6c6:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c6c8:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c6cc:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800c6ce:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c6d0:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800c6d4:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c6d6:	492f      	ldr	r1, [pc, #188]	; (800c794 <HAL_TIM_Encoder_Init+0x1bc>)
 800c6d8:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c6da:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c6dc:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c6e0:	68e9      	ldr	r1, [r5, #12]
 800c6e2:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800c6e4:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c6e6:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c6ea:	6a29      	ldr	r1, [r5, #32]
 800c6ec:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c6f0:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800c6f2:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c6f4:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800c6f8:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c6fa:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800c6fe:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c700:	4825      	ldr	r0, [pc, #148]	; (800c798 <HAL_TIM_Encoder_Init+0x1c0>)
 800c702:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c706:	4302      	orrs	r2, r0
  return HAL_OK;
 800c708:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800c70a:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800c70c:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c70e:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c712:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c716:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c71a:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c71e:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800c722:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800c726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800c728:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800c72c:	f7f9 f8d8 	bl	80058e0 <HAL_TIM_Encoder_MspInit>
 800c730:	e75f      	b.n	800c5f2 <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c732:	4e15      	ldr	r6, [pc, #84]	; (800c788 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c734:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c738:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c73a:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800c73c:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c73e:	fab6 f686 	clz	r6, r6
 800c742:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c744:	e79e      	b.n	800c684 <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800c746:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c748:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c74c:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c74e:	4813      	ldr	r0, [pc, #76]	; (800c79c <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c750:	4283      	cmp	r3, r0
 800c752:	d097      	beq.n	800c684 <HAL_TIM_Encoder_Init+0xac>
 800c754:	2e00      	cmp	r6, #0
 800c756:	d195      	bne.n	800c684 <HAL_TIM_Encoder_Init+0xac>
 800c758:	e776      	b.n	800c648 <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c75a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800c75c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c760:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c762:	69a1      	ldr	r1, [r4, #24]
 800c764:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c768:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c76a:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800c76c:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800c76e:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c770:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c772:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c774:	e795      	b.n	800c6a2 <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800c776:	2001      	movs	r0, #1
}
 800c778:	4770      	bx	lr
 800c77a:	bf00      	nop
 800c77c:	fffebff8 	.word	0xfffebff8
 800c780:	40010000 	.word	0x40010000
 800c784:	40000400 	.word	0x40000400
 800c788:	40010400 	.word	0x40010400
 800c78c:	40014000 	.word	0x40014000
 800c790:	40014400 	.word	0x40014400
 800c794:	fffffcfc 	.word	0xfffffcfc
 800c798:	ffff0303 	.word	0xffff0303
 800c79c:	40000c00 	.word	0x40000c00

0800c7a0 <HAL_TIM_Encoder_Start>:
{
 800c7a0:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c7a2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c7a6:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c7aa:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c7ae:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c7b0:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c7b4:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800c7b6:	b9c1      	cbnz	r1, 800c7ea <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c7b8:	2b01      	cmp	r3, #1
 800c7ba:	d123      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
 800c7bc:	2a01      	cmp	r2, #1
 800c7be:	d121      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c7c0:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7c2:	2302      	movs	r3, #2
 800c7c4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7c8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c7cc:	6a13      	ldr	r3, [r2, #32]
 800c7ce:	f023 0301 	bic.w	r3, r3, #1
 800c7d2:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c7d4:	6a13      	ldr	r3, [r2, #32]
 800c7d6:	f043 0301 	orr.w	r3, r3, #1
 800c7da:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800c7dc:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800c7de:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800c7e0:	f043 0301 	orr.w	r3, r3, #1
 800c7e4:	6013      	str	r3, [r2, #0]
}
 800c7e6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800c7ea:	2904      	cmp	r1, #4
 800c7ec:	fa5f fc8c 	uxtb.w	ip, ip
 800c7f0:	fa5f fe8e 	uxtb.w	lr, lr
 800c7f4:	d027      	beq.n	800c846 <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c7f6:	2b01      	cmp	r3, #1
 800c7f8:	d104      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
 800c7fa:	f1bc 0f01 	cmp.w	ip, #1
 800c7fe:	d101      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c800:	2a01      	cmp	r2, #1
 800c802:	d002      	beq.n	800c80a <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800c804:	2001      	movs	r0, #1
}
 800c806:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c80a:	f1be 0f01 	cmp.w	lr, #1
 800c80e:	d1f9      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c810:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c812:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c814:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c818:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c81c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c820:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800c824:	6a13      	ldr	r3, [r2, #32]
 800c826:	f023 0301 	bic.w	r3, r3, #1
 800c82a:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c82c:	6a13      	ldr	r3, [r2, #32]
 800c82e:	f043 0301 	orr.w	r3, r3, #1
 800c832:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800c834:	6a13      	ldr	r3, [r2, #32]
 800c836:	f023 0310 	bic.w	r3, r3, #16
 800c83a:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c83c:	6a13      	ldr	r3, [r2, #32]
 800c83e:	f043 0310 	orr.w	r3, r3, #16
 800c842:	6213      	str	r3, [r2, #32]
}
 800c844:	e7ca      	b.n	800c7dc <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c846:	f1bc 0f01 	cmp.w	ip, #1
 800c84a:	d1db      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
 800c84c:	f1be 0f01 	cmp.w	lr, #1
 800c850:	d1d8      	bne.n	800c804 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c852:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c854:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c856:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c85a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800c85e:	e7e9      	b.n	800c834 <HAL_TIM_Encoder_Start+0x94>

0800c860 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800c860:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800c864:	2b01      	cmp	r3, #1
 800c866:	f000 8081 	beq.w	800c96c <HAL_TIM_ConfigClockSource+0x10c>
 800c86a:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800c86c:	2302      	movs	r3, #2
{
 800c86e:	b470      	push	{r4, r5, r6}
  tmpsmcr = htim->Instance->SMCR;
 800c870:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800c872:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c874:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800c878:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c87c:	4b5a      	ldr	r3, [pc, #360]	; (800c9e8 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800c87e:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c880:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800c882:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800c884:	680b      	ldr	r3, [r1, #0]
 800c886:	2b70      	cmp	r3, #112	; 0x70
 800c888:	f000 809c 	beq.w	800c9c4 <HAL_TIM_ConfigClockSource+0x164>
 800c88c:	d825      	bhi.n	800c8da <HAL_TIM_ConfigClockSource+0x7a>
 800c88e:	2b50      	cmp	r3, #80	; 0x50
 800c890:	d06e      	beq.n	800c970 <HAL_TIM_ConfigClockSource+0x110>
 800c892:	d939      	bls.n	800c908 <HAL_TIM_ConfigClockSource+0xa8>
 800c894:	2b60      	cmp	r3, #96	; 0x60
 800c896:	d118      	bne.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c898:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c89a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c89c:	f020 0010 	bic.w	r0, r0, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c8a0:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c8a2:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800c8a4:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800c8a6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c8a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c8ac:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800c8b0:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c8b2:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800c8b6:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8b8:	4b4c      	ldr	r3, [pc, #304]	; (800c9ec <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800c8ba:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCER = tmpccer;
 800c8be:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800c8c0:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8c2:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c8c4:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800c8c8:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800c8ca:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800c8cc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800c8ce:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c8d2:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800c8d6:	bc70      	pop	{r4, r5, r6}
 800c8d8:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800c8da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8de:	d060      	beq.n	800c9a2 <HAL_TIM_ConfigClockSource+0x142>
 800c8e0:	d933      	bls.n	800c94a <HAL_TIM_ConfigClockSource+0xea>
 800c8e2:	4943      	ldr	r1, [pc, #268]	; (800c9f0 <HAL_TIM_ConfigClockSource+0x190>)
 800c8e4:	428b      	cmp	r3, r1
 800c8e6:	d006      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x96>
 800c8e8:	d929      	bls.n	800c93e <HAL_TIM_ConfigClockSource+0xde>
 800c8ea:	4942      	ldr	r1, [pc, #264]	; (800c9f4 <HAL_TIM_ConfigClockSource+0x194>)
 800c8ec:	428b      	cmp	r3, r1
 800c8ee:	d002      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x96>
 800c8f0:	3110      	adds	r1, #16
 800c8f2:	428b      	cmp	r3, r1
 800c8f4:	d1e9      	bne.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800c8f6:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c8f8:	493c      	ldr	r1, [pc, #240]	; (800c9ec <HAL_TIM_ConfigClockSource+0x18c>)
 800c8fa:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800c8fc:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c8fe:	430b      	orrs	r3, r1
 800c900:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800c904:	60a3      	str	r3, [r4, #8]
}
 800c906:	e7e0      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800c908:	2b40      	cmp	r3, #64	; 0x40
 800c90a:	d123      	bne.n	800c954 <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800c90c:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c90e:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c910:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c912:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c916:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c91a:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800c91c:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800c91e:	4b33      	ldr	r3, [pc, #204]	; (800c9ec <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c920:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c922:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c924:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c928:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800c92c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800c92e:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800c930:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800c932:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c934:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c936:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800c93a:	60a3      	str	r3, [r4, #8]
}
 800c93c:	e7c5      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800c93e:	f023 0110 	bic.w	r1, r3, #16
 800c942:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c946:	d1c0      	bne.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
 800c948:	e7d5      	b.n	800c8f6 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800c94a:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800c94e:	bf18      	it	ne
 800c950:	2001      	movne	r0, #1
 800c952:	e7ba      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800c954:	d8b9      	bhi.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
 800c956:	2b20      	cmp	r3, #32
 800c958:	d0cd      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x96>
 800c95a:	d903      	bls.n	800c964 <HAL_TIM_ConfigClockSource+0x104>
 800c95c:	2b30      	cmp	r3, #48	; 0x30
 800c95e:	d0ca      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0x96>
 800c960:	2001      	movs	r0, #1
 800c962:	e7b2      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
 800c964:	f033 0110 	bics.w	r1, r3, #16
 800c968:	d1af      	bne.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
 800c96a:	e7c4      	b.n	800c8f6 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800c96c:	2002      	movs	r0, #2
}
 800c96e:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800c970:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c972:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c974:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c976:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c97a:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c97e:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800c980:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800c982:	4b1a      	ldr	r3, [pc, #104]	; (800c9ec <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c984:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c986:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c988:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c98c:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800c990:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800c992:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800c994:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800c996:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c998:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c99a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800c99e:	60a3      	str	r3, [r4, #8]
}
 800c9a0:	e793      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9a2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800c9a6:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9a8:	432b      	orrs	r3, r5
 800c9aa:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c9ac:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800c9b0:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800c9b6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800c9b8:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c9ba:	68a3      	ldr	r3, [r4, #8]
 800c9bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c9c0:	60a3      	str	r3, [r4, #8]
      break;
 800c9c2:	e782      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9c4:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800c9c8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9ca:	432b      	orrs	r3, r5
 800c9cc:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c9ce:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800c9d2:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c9d4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800c9d8:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800c9da:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800c9dc:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c9de:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800c9e2:	60a3      	str	r3, [r4, #8]
      break;
 800c9e4:	e771      	b.n	800c8ca <HAL_TIM_ConfigClockSource+0x6a>
 800c9e6:	bf00      	nop
 800c9e8:	ffce0088 	.word	0xffce0088
 800c9ec:	ffcfff8f 	.word	0xffcfff8f
 800c9f0:	00100020 	.word	0x00100020
 800c9f4:	00100030 	.word	0x00100030

0800c9f8 <HAL_TIM_OC_DelayElapsedCallback>:
 800c9f8:	4770      	bx	lr
 800c9fa:	bf00      	nop

0800c9fc <HAL_TIM_IC_CaptureCallback>:
 800c9fc:	4770      	bx	lr
 800c9fe:	bf00      	nop

0800ca00 <HAL_TIM_PWM_PulseFinishedCallback>:
 800ca00:	4770      	bx	lr
 800ca02:	bf00      	nop

0800ca04 <HAL_TIM_TriggerCallback>:
 800ca04:	4770      	bx	lr
 800ca06:	bf00      	nop

0800ca08 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ca08:	6803      	ldr	r3, [r0, #0]
 800ca0a:	691a      	ldr	r2, [r3, #16]
 800ca0c:	0791      	lsls	r1, r2, #30
{
 800ca0e:	b510      	push	{r4, lr}
 800ca10:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ca12:	d502      	bpl.n	800ca1a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ca14:	68da      	ldr	r2, [r3, #12]
 800ca16:	0792      	lsls	r2, r2, #30
 800ca18:	d468      	bmi.n	800caec <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ca1a:	691a      	ldr	r2, [r3, #16]
 800ca1c:	0752      	lsls	r2, r2, #29
 800ca1e:	d502      	bpl.n	800ca26 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ca20:	68da      	ldr	r2, [r3, #12]
 800ca22:	0750      	lsls	r0, r2, #29
 800ca24:	d44f      	bmi.n	800cac6 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ca26:	691a      	ldr	r2, [r3, #16]
 800ca28:	0711      	lsls	r1, r2, #28
 800ca2a:	d502      	bpl.n	800ca32 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ca2c:	68da      	ldr	r2, [r3, #12]
 800ca2e:	0712      	lsls	r2, r2, #28
 800ca30:	d437      	bmi.n	800caa2 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ca32:	691a      	ldr	r2, [r3, #16]
 800ca34:	06d0      	lsls	r0, r2, #27
 800ca36:	d502      	bpl.n	800ca3e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ca38:	68da      	ldr	r2, [r3, #12]
 800ca3a:	06d1      	lsls	r1, r2, #27
 800ca3c:	d41e      	bmi.n	800ca7c <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ca3e:	691a      	ldr	r2, [r3, #16]
 800ca40:	07d2      	lsls	r2, r2, #31
 800ca42:	d502      	bpl.n	800ca4a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ca44:	68da      	ldr	r2, [r3, #12]
 800ca46:	07d0      	lsls	r0, r2, #31
 800ca48:	d469      	bmi.n	800cb1e <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ca4a:	691a      	ldr	r2, [r3, #16]
 800ca4c:	0611      	lsls	r1, r2, #24
 800ca4e:	d502      	bpl.n	800ca56 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ca50:	68da      	ldr	r2, [r3, #12]
 800ca52:	0612      	lsls	r2, r2, #24
 800ca54:	d46b      	bmi.n	800cb2e <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ca56:	691a      	ldr	r2, [r3, #16]
 800ca58:	05d0      	lsls	r0, r2, #23
 800ca5a:	d502      	bpl.n	800ca62 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ca5c:	68da      	ldr	r2, [r3, #12]
 800ca5e:	0611      	lsls	r1, r2, #24
 800ca60:	d46d      	bmi.n	800cb3e <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ca62:	691a      	ldr	r2, [r3, #16]
 800ca64:	0652      	lsls	r2, r2, #25
 800ca66:	d502      	bpl.n	800ca6e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ca68:	68da      	ldr	r2, [r3, #12]
 800ca6a:	0650      	lsls	r0, r2, #25
 800ca6c:	d46f      	bmi.n	800cb4e <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ca6e:	691a      	ldr	r2, [r3, #16]
 800ca70:	0691      	lsls	r1, r2, #26
 800ca72:	d502      	bpl.n	800ca7a <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ca74:	68da      	ldr	r2, [r3, #12]
 800ca76:	0692      	lsls	r2, r2, #26
 800ca78:	d449      	bmi.n	800cb0e <HAL_TIM_IRQHandler+0x106>
}
 800ca7a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ca7c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ca80:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800ca82:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ca84:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ca86:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ca88:	69db      	ldr	r3, [r3, #28]
 800ca8a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800ca8e:	d16f      	bne.n	800cb70 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca90:	f7ff ffb2 	bl	800c9f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca94:	4620      	mov	r0, r4
 800ca96:	f7ff ffb3 	bl	800ca00 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca9a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ca9c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca9e:	7722      	strb	r2, [r4, #28]
 800caa0:	e7cd      	b.n	800ca3e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800caa2:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800caa6:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800caa8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800caaa:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800caac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800caae:	69db      	ldr	r3, [r3, #28]
 800cab0:	079b      	lsls	r3, r3, #30
 800cab2:	d15a      	bne.n	800cb6a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cab4:	f7ff ffa0 	bl	800c9f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cab8:	4620      	mov	r0, r4
 800caba:	f7ff ffa1 	bl	800ca00 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cabe:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cac0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cac2:	7722      	strb	r2, [r4, #28]
 800cac4:	e7b5      	b.n	800ca32 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cac6:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800caca:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800cacc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cace:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cad0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cad2:	699b      	ldr	r3, [r3, #24]
 800cad4:	f413 7f40 	tst.w	r3, #768	; 0x300
 800cad8:	d144      	bne.n	800cb64 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cada:	f7ff ff8d 	bl	800c9f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cade:	4620      	mov	r0, r4
 800cae0:	f7ff ff8e 	bl	800ca00 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cae4:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cae6:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cae8:	7722      	strb	r2, [r4, #28]
 800caea:	e79c      	b.n	800ca26 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800caec:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800caf0:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800caf2:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800caf4:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800caf6:	699b      	ldr	r3, [r3, #24]
 800caf8:	0799      	lsls	r1, r3, #30
 800cafa:	d130      	bne.n	800cb5e <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cafc:	f7ff ff7c 	bl	800c9f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb00:	4620      	mov	r0, r4
 800cb02:	f7ff ff7d 	bl	800ca00 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb06:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cb08:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb0a:	7722      	strb	r2, [r4, #28]
 800cb0c:	e785      	b.n	800ca1a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cb0e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800cb12:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cb14:	611a      	str	r2, [r3, #16]
}
 800cb16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800cb1a:	f000 b887 	b.w	800cc2c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cb1e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800cb22:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cb24:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800cb26:	f7f3 fdc3 	bl	80006b0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cb2a:	6823      	ldr	r3, [r4, #0]
 800cb2c:	e78d      	b.n	800ca4a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cb2e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800cb32:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cb34:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800cb36:	f000 f87b 	bl	800cc30 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cb3a:	6823      	ldr	r3, [r4, #0]
 800cb3c:	e78b      	b.n	800ca56 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cb3e:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800cb42:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cb44:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800cb46:	f000 f875 	bl	800cc34 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cb4a:	6823      	ldr	r3, [r4, #0]
 800cb4c:	e789      	b.n	800ca62 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cb4e:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800cb52:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cb54:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800cb56:	f7ff ff55 	bl	800ca04 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cb5a:	6823      	ldr	r3, [r4, #0]
 800cb5c:	e787      	b.n	800ca6e <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800cb5e:	f7ff ff4d 	bl	800c9fc <HAL_TIM_IC_CaptureCallback>
 800cb62:	e7d0      	b.n	800cb06 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800cb64:	f7ff ff4a 	bl	800c9fc <HAL_TIM_IC_CaptureCallback>
 800cb68:	e7bc      	b.n	800cae4 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800cb6a:	f7ff ff47 	bl	800c9fc <HAL_TIM_IC_CaptureCallback>
 800cb6e:	e7a6      	b.n	800cabe <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800cb70:	f7ff ff44 	bl	800c9fc <HAL_TIM_IC_CaptureCallback>
 800cb74:	e791      	b.n	800ca9a <HAL_TIM_IRQHandler+0x92>
 800cb76:	bf00      	nop

0800cb78 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cb78:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800cb7c:	2b01      	cmp	r3, #1
 800cb7e:	d04b      	beq.n	800cc18 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cb80:	6803      	ldr	r3, [r0, #0]
 800cb82:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800cb84:	2002      	movs	r0, #2
{
 800cb86:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cb88:	4d24      	ldr	r5, [pc, #144]	; (800cc1c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800cb8a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cb8e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800cb90:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800cb92:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cb94:	d029      	beq.n	800cbea <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800cb96:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800cb9a:	42ab      	cmp	r3, r5
 800cb9c:	d025      	beq.n	800cbea <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb9e:	4d20      	ldr	r5, [pc, #128]	; (800cc20 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800cba0:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cba4:	42ab      	cmp	r3, r5
 800cba6:	bf18      	it	ne
 800cba8:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800cbac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800cbb0:	bf0c      	ite	eq
 800cbb2:	f04f 0c01 	moveq.w	ip, #1
 800cbb6:	f04f 0c00 	movne.w	ip, #0
 800cbba:	42ab      	cmp	r3, r5
 800cbbc:	bf08      	it	eq
 800cbbe:	f04c 0c01 	orreq.w	ip, ip, #1
 800cbc2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800cbc6:	42ab      	cmp	r3, r5
 800cbc8:	bf08      	it	eq
 800cbca:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cbce:	680d      	ldr	r5, [r1, #0]
 800cbd0:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbd2:	4d14      	ldr	r5, [pc, #80]	; (800cc24 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800cbd4:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbd6:	42ab      	cmp	r3, r5
 800cbd8:	bf14      	ite	ne
 800cbda:	4660      	movne	r0, ip
 800cbdc:	f04c 0001 	orreq.w	r0, ip, #1
 800cbe0:	b960      	cbnz	r0, 800cbfc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800cbe2:	4811      	ldr	r0, [pc, #68]	; (800cc28 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800cbe4:	4283      	cmp	r3, r0
 800cbe6:	d009      	beq.n	800cbfc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800cbe8:	e00d      	b.n	800cc06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cbea:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cbec:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cbf0:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cbf2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800cbf4:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cbf8:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800cbfa:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cbfc:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cbfe:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cc02:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cc04:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800cc06:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800cc08:	2101      	movs	r1, #1

  return HAL_OK;
 800cc0a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800cc0c:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800cc10:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800cc14:	bc30      	pop	{r4, r5}
 800cc16:	4770      	bx	lr
  __HAL_LOCK(htim);
 800cc18:	2002      	movs	r0, #2
}
 800cc1a:	4770      	bx	lr
 800cc1c:	40010000 	.word	0x40010000
 800cc20:	40000400 	.word	0x40000400
 800cc24:	40001800 	.word	0x40001800
 800cc28:	40014000 	.word	0x40014000

0800cc2c <HAL_TIMEx_CommutCallback>:
 800cc2c:	4770      	bx	lr
 800cc2e:	bf00      	nop

0800cc30 <HAL_TIMEx_BreakCallback>:
 800cc30:	4770      	bx	lr
 800cc32:	bf00      	nop

0800cc34 <HAL_TIMEx_Break2Callback>:
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop

0800cc38 <HAL_UART_TxCpltCallback>:
 800cc38:	4770      	bx	lr
 800cc3a:	bf00      	nop

0800cc3c <HAL_UART_ErrorCallback>:
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop

0800cc40 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cc40:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cc42:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800cc44:	2300      	movs	r3, #0
 800cc46:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800cc4a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cc4e:	f7ff fff5 	bl	800cc3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cc52:	bd08      	pop	{r3, pc}

0800cc54 <HAL_UARTEx_RxEventCallback>:
}
 800cc54:	4770      	bx	lr
 800cc56:	bf00      	nop

0800cc58 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cc58:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cc5a:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cc5e:	69da      	ldr	r2, [r3, #28]
  if (errorflags == 0U)
 800cc60:	ea12 0f0c 	tst.w	r2, ip
{
 800cc64:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cc66:	681d      	ldr	r5, [r3, #0]
{
 800cc68:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cc6a:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800cc6c:	f000 8121 	beq.w	800ceb2 <HAL_UART_IRQHandler+0x25a>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cc70:	4eb1      	ldr	r6, [pc, #708]	; (800cf38 <HAL_UART_IRQHandler+0x2e0>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cc72:	48b2      	ldr	r0, [pc, #712]	; (800cf3c <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cc74:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cc78:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cc7a:	ea5c 0600 	orrs.w	r6, ip, r0
 800cc7e:	f040 8089 	bne.w	800cd94 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc82:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800cc84:	2801      	cmp	r0, #1
 800cc86:	d022      	beq.n	800ccce <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cc88:	02d0      	lsls	r0, r2, #11
 800cc8a:	d502      	bpl.n	800cc92 <HAL_UART_IRQHandler+0x3a>
 800cc8c:	024e      	lsls	r6, r1, #9
 800cc8e:	f100 8139 	bmi.w	800cf04 <HAL_UART_IRQHandler+0x2ac>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cc92:	0610      	lsls	r0, r2, #24
 800cc94:	d506      	bpl.n	800cca4 <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc96:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cc9a:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc9e:	4301      	orrs	r1, r0
 800cca0:	f040 8128 	bne.w	800cef4 <HAL_UART_IRQHandler+0x29c>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cca4:	0651      	lsls	r1, r2, #25
 800cca6:	d567      	bpl.n	800cd78 <HAL_UART_IRQHandler+0x120>
 800cca8:	066e      	lsls	r6, r5, #25
 800ccaa:	d565      	bpl.n	800cd78 <HAL_UART_IRQHandler+0x120>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccac:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ccb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccb4:	e843 2100 	strex	r1, r2, [r3]
 800ccb8:	2900      	cmp	r1, #0
 800ccba:	d1f7      	bne.n	800ccac <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ccbc:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ccbe:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ccc0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800ccc2:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->TxISR = NULL;
 800ccc6:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800ccc8:	f7ff ffb6 	bl	800cc38 <HAL_UART_TxCpltCallback>
}
 800cccc:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ccce:	06d0      	lsls	r0, r2, #27
 800ccd0:	d5da      	bpl.n	800cc88 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ccd2:	06ee      	lsls	r6, r5, #27
 800ccd4:	d5d8      	bpl.n	800cc88 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ccd6:	2210      	movs	r2, #16
 800ccd8:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ccda:	689a      	ldr	r2, [r3, #8]
 800ccdc:	0655      	lsls	r5, r2, #25
 800ccde:	f140 813c 	bpl.w	800cf5a <HAL_UART_IRQHandler+0x302>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cce2:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800cce6:	6801      	ldr	r1, [r0, #0]
 800cce8:	684a      	ldr	r2, [r1, #4]
 800ccea:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800ccec:	2a00      	cmp	r2, #0
 800ccee:	d0ed      	beq.n	800cccc <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ccf0:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800ccf4:	4291      	cmp	r1, r2
 800ccf6:	d9e9      	bls.n	800cccc <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800ccf8:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ccfc:	69c2      	ldr	r2, [r0, #28]
 800ccfe:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800cd02:	d02f      	beq.n	800cd64 <HAL_UART_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd04:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd0c:	e843 2100 	strex	r1, r2, [r3]
 800cd10:	2900      	cmp	r1, #0
 800cd12:	d1f7      	bne.n	800cd04 <HAL_UART_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd14:	f103 0208 	add.w	r2, r3, #8
 800cd18:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd1c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd20:	f103 0508 	add.w	r5, r3, #8
 800cd24:	e845 2100 	strex	r1, r2, [r5]
 800cd28:	2900      	cmp	r1, #0
 800cd2a:	d1f3      	bne.n	800cd14 <HAL_UART_IRQHandler+0xbc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd2c:	f103 0208 	add.w	r2, r3, #8
 800cd30:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd38:	f103 0508 	add.w	r5, r3, #8
 800cd3c:	e845 2100 	strex	r1, r2, [r5]
 800cd40:	2900      	cmp	r1, #0
 800cd42:	d1f3      	bne.n	800cd2c <HAL_UART_IRQHandler+0xd4>
          huart->RxState = HAL_UART_STATE_READY;
 800cd44:	2220      	movs	r2, #32
 800cd46:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd4a:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd4c:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd50:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd54:	e843 2100 	strex	r1, r2, [r3]
 800cd58:	2900      	cmp	r1, #0
 800cd5a:	d1f7      	bne.n	800cd4c <HAL_UART_IRQHandler+0xf4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cd5c:	f7fb fa22 	bl	80081a4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd60:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd64:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd66:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd68:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd6a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800cd6e:	1ac9      	subs	r1, r1, r3
 800cd70:	b289      	uxth	r1, r1
 800cd72:	f7ff ff6f 	bl	800cc54 <HAL_UARTEx_RxEventCallback>
}
 800cd76:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cd78:	0210      	lsls	r0, r2, #8
 800cd7a:	d502      	bpl.n	800cd82 <HAL_UART_IRQHandler+0x12a>
 800cd7c:	0069      	lsls	r1, r5, #1
 800cd7e:	f100 80e7 	bmi.w	800cf50 <HAL_UART_IRQHandler+0x2f8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cd82:	01d3      	lsls	r3, r2, #7
 800cd84:	d5a2      	bpl.n	800cccc <HAL_UART_IRQHandler+0x74>
 800cd86:	2d00      	cmp	r5, #0
 800cd88:	daa0      	bge.n	800cccc <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cd8a:	4620      	mov	r0, r4
}
 800cd8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cd90:	f000 bd7a 	b.w	800d888 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cd94:	07d6      	lsls	r6, r2, #31
 800cd96:	d509      	bpl.n	800cdac <HAL_UART_IRQHandler+0x154>
 800cd98:	05ee      	lsls	r6, r5, #23
 800cd9a:	d507      	bpl.n	800cdac <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cd9c:	2601      	movs	r6, #1
 800cd9e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cda0:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800cda4:	f046 0601 	orr.w	r6, r6, #1
 800cda8:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cdac:	0796      	lsls	r6, r2, #30
 800cdae:	f140 8092 	bpl.w	800ced6 <HAL_UART_IRQHandler+0x27e>
 800cdb2:	07ce      	lsls	r6, r1, #31
 800cdb4:	d50a      	bpl.n	800cdcc <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cdb6:	2602      	movs	r6, #2
 800cdb8:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cdba:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800cdbe:	f046 0604 	orr.w	r6, r6, #4
 800cdc2:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cdc6:	0756      	lsls	r6, r2, #29
 800cdc8:	f100 808b 	bmi.w	800cee2 <HAL_UART_IRQHandler+0x28a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cdcc:	0716      	lsls	r6, r2, #28
 800cdce:	d50b      	bpl.n	800cde8 <HAL_UART_IRQHandler+0x190>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cdd0:	f005 0620 	and.w	r6, r5, #32
 800cdd4:	4330      	orrs	r0, r6
 800cdd6:	d007      	beq.n	800cde8 <HAL_UART_IRQHandler+0x190>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cdd8:	2008      	movs	r0, #8
 800cdda:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cddc:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800cde0:	f040 0008 	orr.w	r0, r0, #8
 800cde4:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cde8:	0516      	lsls	r6, r2, #20
 800cdea:	d50a      	bpl.n	800ce02 <HAL_UART_IRQHandler+0x1aa>
 800cdec:	0168      	lsls	r0, r5, #5
 800cdee:	d508      	bpl.n	800ce02 <HAL_UART_IRQHandler+0x1aa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cdf0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cdf4:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cdf6:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800cdfa:	f040 0020 	orr.w	r0, r0, #32
 800cdfe:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ce02:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800ce06:	2800      	cmp	r0, #0
 800ce08:	f43f af60 	beq.w	800cccc <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ce0c:	0696      	lsls	r6, r2, #26
 800ce0e:	d50b      	bpl.n	800ce28 <HAL_UART_IRQHandler+0x1d0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ce10:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ce14:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800ce18:	ea55 0201 	orrs.w	r2, r5, r1
 800ce1c:	d004      	beq.n	800ce28 <HAL_UART_IRQHandler+0x1d0>
        if (huart->RxISR != NULL)
 800ce1e:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800ce20:	b112      	cbz	r2, 800ce28 <HAL_UART_IRQHandler+0x1d0>
          huart->RxISR(huart);
 800ce22:	4620      	mov	r0, r4
 800ce24:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ce26:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800ce28:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ce2c:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ce2e:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ce32:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800ce36:	4315      	orrs	r5, r2
 800ce38:	f000 80c5 	beq.w	800cfc6 <HAL_UART_IRQHandler+0x36e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce3c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ce40:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce44:	e843 2100 	strex	r1, r2, [r3]
 800ce48:	2900      	cmp	r1, #0
 800ce4a:	d1f7      	bne.n	800ce3c <HAL_UART_IRQHandler+0x1e4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ce4c:	483c      	ldr	r0, [pc, #240]	; (800cf40 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce4e:	f103 0208 	add.w	r2, r3, #8
 800ce52:	e852 2f00 	ldrex	r2, [r2]
 800ce56:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce58:	f103 0508 	add.w	r5, r3, #8
 800ce5c:	e845 2100 	strex	r1, r2, [r5]
 800ce60:	2900      	cmp	r1, #0
 800ce62:	d1f4      	bne.n	800ce4e <HAL_UART_IRQHandler+0x1f6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce64:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ce66:	2a01      	cmp	r2, #1
 800ce68:	d054      	beq.n	800cf14 <HAL_UART_IRQHandler+0x2bc>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce6a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ce6c:	2120      	movs	r1, #32
 800ce6e:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce72:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce74:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800ce76:	6762      	str	r2, [r4, #116]	; 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce78:	064d      	lsls	r5, r1, #25
 800ce7a:	d565      	bpl.n	800cf48 <HAL_UART_IRQHandler+0x2f0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce7c:	f103 0208 	add.w	r2, r3, #8
 800ce80:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce88:	f103 0008 	add.w	r0, r3, #8
 800ce8c:	e840 2100 	strex	r1, r2, [r0]
 800ce90:	2900      	cmp	r1, #0
 800ce92:	d1f3      	bne.n	800ce7c <HAL_UART_IRQHandler+0x224>
          if (huart->hdmarx != NULL)
 800ce94:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	d055      	beq.n	800cf48 <HAL_UART_IRQHandler+0x2f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ce9c:	4b29      	ldr	r3, [pc, #164]	; (800cf44 <HAL_UART_IRQHandler+0x2ec>)
 800ce9e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cea0:	f7fb faf8 	bl	8008494 <HAL_DMA_Abort_IT>
 800cea4:	2800      	cmp	r0, #0
 800cea6:	f43f af11 	beq.w	800cccc <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ceaa:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800ceae:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ceb0:	e00e      	b.n	800ced0 <HAL_UART_IRQHandler+0x278>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ceb2:	0696      	lsls	r6, r2, #26
 800ceb4:	f57f aee5 	bpl.w	800cc82 <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ceb8:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cebc:	f001 5c80 	and.w	ip, r1, #268435456	; 0x10000000
 800cec0:	ea56 060c 	orrs.w	r6, r6, ip
 800cec4:	f43f aedd 	beq.w	800cc82 <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800cec8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	f43f aefe 	beq.w	800cccc <HAL_UART_IRQHandler+0x74>
}
 800ced0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ced4:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ced6:	0756      	lsls	r6, r2, #29
 800ced8:	f57f af78 	bpl.w	800cdcc <HAL_UART_IRQHandler+0x174>
 800cedc:	07ce      	lsls	r6, r1, #31
 800cede:	f57f af75 	bpl.w	800cdcc <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cee2:	2604      	movs	r6, #4
 800cee4:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cee6:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
 800ceea:	f046 0602 	orr.w	r6, r6, #2
 800ceee:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
 800cef2:	e76b      	b.n	800cdcc <HAL_UART_IRQHandler+0x174>
    if (huart->TxISR != NULL)
 800cef4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	f43f aee8 	beq.w	800cccc <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800cefc:	4620      	mov	r0, r4
}
 800cefe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800cf02:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cf04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800cf08:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cf0a:	621a      	str	r2, [r3, #32]
}
 800cf0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800cf10:	f000 bcb8 	b.w	800d884 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf14:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf18:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf1c:	e843 2100 	strex	r1, r2, [r3]
 800cf20:	2900      	cmp	r1, #0
 800cf22:	d0a2      	beq.n	800ce6a <HAL_UART_IRQHandler+0x212>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf24:	e853 2f00 	ldrex	r2, [r3]
 800cf28:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf2c:	e843 2100 	strex	r1, r2, [r3]
 800cf30:	2900      	cmp	r1, #0
 800cf32:	d1ef      	bne.n	800cf14 <HAL_UART_IRQHandler+0x2bc>
 800cf34:	e799      	b.n	800ce6a <HAL_UART_IRQHandler+0x212>
 800cf36:	bf00      	nop
 800cf38:	04000120 	.word	0x04000120
 800cf3c:	10000001 	.word	0x10000001
 800cf40:	effffffe 	.word	0xeffffffe
 800cf44:	0800cc41 	.word	0x0800cc41
            HAL_UART_ErrorCallback(huart);
 800cf48:	4620      	mov	r0, r4
 800cf4a:	f7ff fe77 	bl	800cc3c <HAL_UART_ErrorCallback>
}
 800cf4e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cf50:	4620      	mov	r0, r4
}
 800cf52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cf56:	f000 bc99 	b.w	800d88c <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cf5a:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800cf5e:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800cf62:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cf66:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800cf68:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cf6a:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800cf6c:	2a00      	cmp	r2, #0
 800cf6e:	f43f aead 	beq.w	800cccc <HAL_UART_IRQHandler+0x74>
 800cf72:	2900      	cmp	r1, #0
 800cf74:	f43f aeaa 	beq.w	800cccc <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf78:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cf7c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf80:	e843 2000 	strex	r0, r2, [r3]
 800cf84:	2800      	cmp	r0, #0
 800cf86:	d1f7      	bne.n	800cf78 <HAL_UART_IRQHandler+0x320>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf88:	4d12      	ldr	r5, [pc, #72]	; (800cfd4 <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf8a:	f103 0208 	add.w	r2, r3, #8
 800cf8e:	e852 2f00 	ldrex	r2, [r2]
 800cf92:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf94:	f103 0608 	add.w	r6, r3, #8
 800cf98:	e846 2000 	strex	r0, r2, [r6]
 800cf9c:	2800      	cmp	r0, #0
 800cf9e:	d1f4      	bne.n	800cf8a <HAL_UART_IRQHandler+0x332>
        huart->RxState = HAL_UART_STATE_READY;
 800cfa0:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800cfa2:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800cfa4:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfa8:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfaa:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfae:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfb2:	e843 2000 	strex	r0, r2, [r3]
 800cfb6:	2800      	cmp	r0, #0
 800cfb8:	d1f7      	bne.n	800cfaa <HAL_UART_IRQHandler+0x352>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cfba:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cfbc:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cfbe:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cfc0:	f7ff fe48 	bl	800cc54 <HAL_UARTEx_RxEventCallback>
}
 800cfc4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	f7ff fe38 	bl	800cc3c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfcc:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800cfd0:	bd70      	pop	{r4, r5, r6, pc}
 800cfd2:	bf00      	nop
 800cfd4:	effffffe 	.word	0xeffffffe

0800cfd8 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cfd8:	6901      	ldr	r1, [r0, #16]
 800cfda:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800cfdc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cfde:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cfe0:	49c0      	ldr	r1, [pc, #768]	; (800d2e4 <UART_SetConfig+0x30c>)
{
 800cfe2:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cfe4:	6945      	ldr	r5, [r0, #20]
{
 800cfe6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cfe8:	69c0      	ldr	r0, [r0, #28]
{
 800cfea:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cfec:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cfee:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cff0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cff2:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cff4:	4dbc      	ldr	r5, [pc, #752]	; (800d2e8 <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cff6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cff8:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cffa:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cffc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cffe:	685a      	ldr	r2, [r3, #4]
 800d000:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800d004:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d008:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d00a:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d00c:	f000 80e0 	beq.w	800d1d0 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800d010:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d012:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800d014:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d016:	4ab5      	ldr	r2, [pc, #724]	; (800d2ec <UART_SetConfig+0x314>)
 800d018:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d01a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d01c:	4311      	orrs	r1, r2
 800d01e:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d022:	f022 020f 	bic.w	r2, r2, #15
 800d026:	432a      	orrs	r2, r5
 800d028:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d02a:	4ab1      	ldr	r2, [pc, #708]	; (800d2f0 <UART_SetConfig+0x318>)
 800d02c:	4293      	cmp	r3, r2
 800d02e:	d023      	beq.n	800d078 <UART_SetConfig+0xa0>
 800d030:	4ab0      	ldr	r2, [pc, #704]	; (800d2f4 <UART_SetConfig+0x31c>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d076      	beq.n	800d124 <UART_SetConfig+0x14c>
 800d036:	4ab0      	ldr	r2, [pc, #704]	; (800d2f8 <UART_SetConfig+0x320>)
 800d038:	4293      	cmp	r3, r2
 800d03a:	f000 818f 	beq.w	800d35c <UART_SetConfig+0x384>
 800d03e:	4aaf      	ldr	r2, [pc, #700]	; (800d2fc <UART_SetConfig+0x324>)
 800d040:	4293      	cmp	r3, r2
 800d042:	f000 81e1 	beq.w	800d408 <UART_SetConfig+0x430>
 800d046:	4aae      	ldr	r2, [pc, #696]	; (800d300 <UART_SetConfig+0x328>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	f000 8121 	beq.w	800d290 <UART_SetConfig+0x2b8>
 800d04e:	4aad      	ldr	r2, [pc, #692]	; (800d304 <UART_SetConfig+0x32c>)
 800d050:	4293      	cmp	r3, r2
 800d052:	f000 81e3 	beq.w	800d41c <UART_SetConfig+0x444>
 800d056:	4aac      	ldr	r2, [pc, #688]	; (800d308 <UART_SetConfig+0x330>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	f000 8234 	beq.w	800d4c6 <UART_SetConfig+0x4ee>
 800d05e:	4aab      	ldr	r2, [pc, #684]	; (800d30c <UART_SetConfig+0x334>)
 800d060:	4293      	cmp	r3, r2
 800d062:	f000 81e7 	beq.w	800d434 <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800d066:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800d068:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800d06a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800d06e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800d070:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800d072:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d074:	b007      	add	sp, #28
 800d076:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d078:	4ba5      	ldr	r3, [pc, #660]	; (800d310 <UART_SetConfig+0x338>)
 800d07a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d07c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d080:	2b28      	cmp	r3, #40	; 0x28
 800d082:	d8f0      	bhi.n	800d066 <UART_SetConfig+0x8e>
 800d084:	4aa3      	ldr	r2, [pc, #652]	; (800d314 <UART_SetConfig+0x33c>)
 800d086:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d088:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d08c:	d055      	beq.n	800d13a <UART_SetConfig+0x162>
    switch (clocksource)
 800d08e:	2b20      	cmp	r3, #32
 800d090:	f200 814a 	bhi.w	800d328 <UART_SetConfig+0x350>
 800d094:	2b20      	cmp	r3, #32
 800d096:	d8e6      	bhi.n	800d066 <UART_SetConfig+0x8e>
 800d098:	a201      	add	r2, pc, #4	; (adr r2, 800d0a0 <UART_SetConfig+0xc8>)
 800d09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d09e:	bf00      	nop
 800d0a0:	0800d2df 	.word	0x0800d2df
 800d0a4:	0800d2d9 	.word	0x0800d2d9
 800d0a8:	0800d067 	.word	0x0800d067
 800d0ac:	0800d067 	.word	0x0800d067
 800d0b0:	0800d2c9 	.word	0x0800d2c9
 800d0b4:	0800d067 	.word	0x0800d067
 800d0b8:	0800d067 	.word	0x0800d067
 800d0bc:	0800d067 	.word	0x0800d067
 800d0c0:	0800d2bb 	.word	0x0800d2bb
 800d0c4:	0800d067 	.word	0x0800d067
 800d0c8:	0800d067 	.word	0x0800d067
 800d0cc:	0800d067 	.word	0x0800d067
 800d0d0:	0800d067 	.word	0x0800d067
 800d0d4:	0800d067 	.word	0x0800d067
 800d0d8:	0800d067 	.word	0x0800d067
 800d0dc:	0800d067 	.word	0x0800d067
 800d0e0:	0800d2a5 	.word	0x0800d2a5
 800d0e4:	0800d067 	.word	0x0800d067
 800d0e8:	0800d067 	.word	0x0800d067
 800d0ec:	0800d067 	.word	0x0800d067
 800d0f0:	0800d067 	.word	0x0800d067
 800d0f4:	0800d067 	.word	0x0800d067
 800d0f8:	0800d067 	.word	0x0800d067
 800d0fc:	0800d067 	.word	0x0800d067
 800d100:	0800d067 	.word	0x0800d067
 800d104:	0800d067 	.word	0x0800d067
 800d108:	0800d067 	.word	0x0800d067
 800d10c:	0800d067 	.word	0x0800d067
 800d110:	0800d067 	.word	0x0800d067
 800d114:	0800d067 	.word	0x0800d067
 800d118:	0800d067 	.word	0x0800d067
 800d11c:	0800d067 	.word	0x0800d067
 800d120:	0800d449 	.word	0x0800d449
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d124:	4b7a      	ldr	r3, [pc, #488]	; (800d310 <UART_SetConfig+0x338>)
 800d126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d128:	f003 0307 	and.w	r3, r3, #7
 800d12c:	2b05      	cmp	r3, #5
 800d12e:	d89a      	bhi.n	800d066 <UART_SetConfig+0x8e>
 800d130:	4a79      	ldr	r2, [pc, #484]	; (800d318 <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d132:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800d136:	5cd3      	ldrb	r3, [r2, r3]
 800d138:	d1a9      	bne.n	800d08e <UART_SetConfig+0xb6>
    switch (clocksource)
 800d13a:	2b20      	cmp	r3, #32
 800d13c:	f200 8145 	bhi.w	800d3ca <UART_SetConfig+0x3f2>
 800d140:	2b20      	cmp	r3, #32
 800d142:	d890      	bhi.n	800d066 <UART_SetConfig+0x8e>
 800d144:	a201      	add	r2, pc, #4	; (adr r2, 800d14c <UART_SetConfig+0x174>)
 800d146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d14a:	bf00      	nop
 800d14c:	0800d4b3 	.word	0x0800d4b3
 800d150:	0800d4ad 	.word	0x0800d4ad
 800d154:	0800d067 	.word	0x0800d067
 800d158:	0800d067 	.word	0x0800d067
 800d15c:	0800d4b9 	.word	0x0800d4b9
 800d160:	0800d067 	.word	0x0800d067
 800d164:	0800d067 	.word	0x0800d067
 800d168:	0800d067 	.word	0x0800d067
 800d16c:	0800d49b 	.word	0x0800d49b
 800d170:	0800d067 	.word	0x0800d067
 800d174:	0800d067 	.word	0x0800d067
 800d178:	0800d067 	.word	0x0800d067
 800d17c:	0800d067 	.word	0x0800d067
 800d180:	0800d067 	.word	0x0800d067
 800d184:	0800d067 	.word	0x0800d067
 800d188:	0800d067 	.word	0x0800d067
 800d18c:	0800d487 	.word	0x0800d487
 800d190:	0800d067 	.word	0x0800d067
 800d194:	0800d067 	.word	0x0800d067
 800d198:	0800d067 	.word	0x0800d067
 800d19c:	0800d067 	.word	0x0800d067
 800d1a0:	0800d067 	.word	0x0800d067
 800d1a4:	0800d067 	.word	0x0800d067
 800d1a8:	0800d067 	.word	0x0800d067
 800d1ac:	0800d067 	.word	0x0800d067
 800d1b0:	0800d067 	.word	0x0800d067
 800d1b4:	0800d067 	.word	0x0800d067
 800d1b8:	0800d067 	.word	0x0800d067
 800d1bc:	0800d067 	.word	0x0800d067
 800d1c0:	0800d067 	.word	0x0800d067
 800d1c4:	0800d067 	.word	0x0800d067
 800d1c8:	0800d067 	.word	0x0800d067
 800d1cc:	0800d4c3 	.word	0x0800d4c3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d1d0:	6898      	ldr	r0, [r3, #8]
 800d1d2:	4a46      	ldr	r2, [pc, #280]	; (800d2ec <UART_SetConfig+0x314>)
 800d1d4:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d1d6:	484e      	ldr	r0, [pc, #312]	; (800d310 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d1d8:	430a      	orrs	r2, r1
 800d1da:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d1dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d1e0:	f022 020f 	bic.w	r2, r2, #15
 800d1e4:	430a      	orrs	r2, r1
 800d1e6:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d1e8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800d1ea:	f003 0307 	and.w	r3, r3, #7
 800d1ee:	2b05      	cmp	r3, #5
 800d1f0:	f63f af39 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d1f4:	4a49      	ldr	r2, [pc, #292]	; (800d31c <UART_SetConfig+0x344>)
 800d1f6:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800d1f8:	2b20      	cmp	r3, #32
 800d1fa:	f200 80b9 	bhi.w	800d370 <UART_SetConfig+0x398>
 800d1fe:	2b01      	cmp	r3, #1
 800d200:	f67f af31 	bls.w	800d066 <UART_SetConfig+0x8e>
 800d204:	3b02      	subs	r3, #2
 800d206:	2b1e      	cmp	r3, #30
 800d208:	f63f af2d 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d20c:	a201      	add	r2, pc, #4	; (adr r2, 800d214 <UART_SetConfig+0x23c>)
 800d20e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d212:	bf00      	nop
 800d214:	0800d47d 	.word	0x0800d47d
 800d218:	0800d067 	.word	0x0800d067
 800d21c:	0800d473 	.word	0x0800d473
 800d220:	0800d067 	.word	0x0800d067
 800d224:	0800d067 	.word	0x0800d067
 800d228:	0800d067 	.word	0x0800d067
 800d22c:	0800d461 	.word	0x0800d461
 800d230:	0800d067 	.word	0x0800d067
 800d234:	0800d067 	.word	0x0800d067
 800d238:	0800d067 	.word	0x0800d067
 800d23c:	0800d067 	.word	0x0800d067
 800d240:	0800d067 	.word	0x0800d067
 800d244:	0800d067 	.word	0x0800d067
 800d248:	0800d067 	.word	0x0800d067
 800d24c:	0800d44d 	.word	0x0800d44d
 800d250:	0800d067 	.word	0x0800d067
 800d254:	0800d067 	.word	0x0800d067
 800d258:	0800d067 	.word	0x0800d067
 800d25c:	0800d067 	.word	0x0800d067
 800d260:	0800d067 	.word	0x0800d067
 800d264:	0800d067 	.word	0x0800d067
 800d268:	0800d067 	.word	0x0800d067
 800d26c:	0800d067 	.word	0x0800d067
 800d270:	0800d067 	.word	0x0800d067
 800d274:	0800d067 	.word	0x0800d067
 800d278:	0800d067 	.word	0x0800d067
 800d27c:	0800d067 	.word	0x0800d067
 800d280:	0800d067 	.word	0x0800d067
 800d284:	0800d067 	.word	0x0800d067
 800d288:	0800d067 	.word	0x0800d067
 800d28c:	0800d483 	.word	0x0800d483
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d290:	4b1f      	ldr	r3, [pc, #124]	; (800d310 <UART_SetConfig+0x338>)
 800d292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d294:	f003 0307 	and.w	r3, r3, #7
 800d298:	2b05      	cmp	r3, #5
 800d29a:	f63f aee4 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d29e:	4a20      	ldr	r2, [pc, #128]	; (800d320 <UART_SetConfig+0x348>)
 800d2a0:	5cd3      	ldrb	r3, [r2, r3]
 800d2a2:	e6f1      	b.n	800d088 <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d2a4:	4b1a      	ldr	r3, [pc, #104]	; (800d310 <UART_SetConfig+0x338>)
 800d2a6:	681a      	ldr	r2, [r3, #0]
 800d2a8:	0692      	lsls	r2, r2, #26
 800d2aa:	f140 80c1 	bpl.w	800d430 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	481c      	ldr	r0, [pc, #112]	; (800d324 <UART_SetConfig+0x34c>)
 800d2b2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d2b6:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800d2b8:	e03b      	b.n	800d332 <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d2ba:	a803      	add	r0, sp, #12
 800d2bc:	f7fe fd02 	bl	800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d2c0:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800d2c2:	b938      	cbnz	r0, 800d2d4 <UART_SetConfig+0x2fc>
          pclk = (uint32_t) HSI_VALUE;
 800d2c4:	2000      	movs	r0, #0
 800d2c6:	e6cf      	b.n	800d068 <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d2c8:	4668      	mov	r0, sp
 800d2ca:	f7fe fc4f 	bl	800bb6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d2ce:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800d2d0:	2800      	cmp	r0, #0
 800d2d2:	d0f7      	beq.n	800d2c4 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d2d4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d2d6:	e02c      	b.n	800d332 <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2d8:	f7fd fcfe 	bl	800acd8 <HAL_RCC_GetPCLK2Freq>
        break;
 800d2dc:	e7f1      	b.n	800d2c2 <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2de:	f7fd fcb3 	bl	800ac48 <HAL_RCC_GetPCLK1Freq>
        break;
 800d2e2:	e7ee      	b.n	800d2c2 <UART_SetConfig+0x2ea>
 800d2e4:	cfff69f3 	.word	0xcfff69f3
 800d2e8:	58000c00 	.word	0x58000c00
 800d2ec:	11fff4ff 	.word	0x11fff4ff
 800d2f0:	40011000 	.word	0x40011000
 800d2f4:	40004400 	.word	0x40004400
 800d2f8:	40004800 	.word	0x40004800
 800d2fc:	40004c00 	.word	0x40004c00
 800d300:	40005000 	.word	0x40005000
 800d304:	40011400 	.word	0x40011400
 800d308:	40007800 	.word	0x40007800
 800d30c:	40007c00 	.word	0x40007c00
 800d310:	58024400 	.word	0x58024400
 800d314:	0801b34c 	.word	0x0801b34c
 800d318:	0801b378 	.word	0x0801b378
 800d31c:	0801b380 	.word	0x0801b380
 800d320:	0801b378 	.word	0x0801b378
 800d324:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800d328:	2b40      	cmp	r3, #64	; 0x40
 800d32a:	f47f ae9c 	bne.w	800d066 <UART_SetConfig+0x8e>
 800d32e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d332:	4b6c      	ldr	r3, [pc, #432]	; (800d4e4 <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d334:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d338:	6862      	ldr	r2, [r4, #4]
 800d33a:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800d33e:	fbb0 f3f3 	udiv	r3, r0, r3
 800d342:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800d346:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d34a:	f1a3 0210 	sub.w	r2, r3, #16
 800d34e:	428a      	cmp	r2, r1
 800d350:	f63f ae89 	bhi.w	800d066 <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d354:	6822      	ldr	r2, [r4, #0]
 800d356:	2000      	movs	r0, #0
 800d358:	60d3      	str	r3, [r2, #12]
 800d35a:	e685      	b.n	800d068 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d35c:	4b62      	ldr	r3, [pc, #392]	; (800d4e8 <UART_SetConfig+0x510>)
 800d35e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d360:	f003 0307 	and.w	r3, r3, #7
 800d364:	2b05      	cmp	r3, #5
 800d366:	f63f ae7e 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d36a:	4a60      	ldr	r2, [pc, #384]	; (800d4ec <UART_SetConfig+0x514>)
 800d36c:	5cd3      	ldrb	r3, [r2, r3]
 800d36e:	e68b      	b.n	800d088 <UART_SetConfig+0xb0>
    switch (clocksource)
 800d370:	2b40      	cmp	r3, #64	; 0x40
 800d372:	f47f ae78 	bne.w	800d066 <UART_SetConfig+0x8e>
 800d376:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d37a:	4b5a      	ldr	r3, [pc, #360]	; (800d4e4 <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d37c:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d37e:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d382:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d386:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d38a:	4299      	cmp	r1, r3
 800d38c:	f63f ae6b 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d390:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800d394:	f63f ae67 	bhi.w	800d066 <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d398:	2300      	movs	r3, #0
 800d39a:	4619      	mov	r1, r3
 800d39c:	f7f2 fff8 	bl	8000390 <__aeabi_uldivmod>
 800d3a0:	462a      	mov	r2, r5
 800d3a2:	0209      	lsls	r1, r1, #8
 800d3a4:	0203      	lsls	r3, r0, #8
 800d3a6:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800d3aa:	0868      	lsrs	r0, r5, #1
 800d3ac:	1818      	adds	r0, r3, r0
 800d3ae:	f04f 0300 	mov.w	r3, #0
 800d3b2:	f141 0100 	adc.w	r1, r1, #0
 800d3b6:	f7f2 ffeb 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d3ba:	4a4d      	ldr	r2, [pc, #308]	; (800d4f0 <UART_SetConfig+0x518>)
 800d3bc:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3c0:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d3c2:	4291      	cmp	r1, r2
 800d3c4:	f63f ae4f 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d3c8:	e7c4      	b.n	800d354 <UART_SetConfig+0x37c>
    switch (clocksource)
 800d3ca:	2b40      	cmp	r3, #64	; 0x40
 800d3cc:	f47f ae4b 	bne.w	800d066 <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3d0:	4b44      	ldr	r3, [pc, #272]	; (800d4e4 <UART_SetConfig+0x50c>)
 800d3d2:	6862      	ldr	r2, [r4, #4]
 800d3d4:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800d3d8:	0853      	lsrs	r3, r2, #1
 800d3da:	fbb0 f0f1 	udiv	r0, r0, r1
 800d3de:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3e2:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3e6:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3ea:	f1a0 0210 	sub.w	r2, r0, #16
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	f63f ae39 	bhi.w	800d066 <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d3f4:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d3f8:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800d3fc:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d3fe:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800d400:	4303      	orrs	r3, r0
 800d402:	2000      	movs	r0, #0
 800d404:	60d3      	str	r3, [r2, #12]
 800d406:	e62f      	b.n	800d068 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d408:	4b37      	ldr	r3, [pc, #220]	; (800d4e8 <UART_SetConfig+0x510>)
 800d40a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d40c:	f003 0307 	and.w	r3, r3, #7
 800d410:	2b05      	cmp	r3, #5
 800d412:	f63f ae28 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d416:	4a37      	ldr	r2, [pc, #220]	; (800d4f4 <UART_SetConfig+0x51c>)
 800d418:	5cd3      	ldrb	r3, [r2, r3]
 800d41a:	e635      	b.n	800d088 <UART_SetConfig+0xb0>
 800d41c:	4b32      	ldr	r3, [pc, #200]	; (800d4e8 <UART_SetConfig+0x510>)
 800d41e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d420:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d424:	2b28      	cmp	r3, #40	; 0x28
 800d426:	f63f ae1e 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d42a:	4a33      	ldr	r2, [pc, #204]	; (800d4f8 <UART_SetConfig+0x520>)
 800d42c:	5cd3      	ldrb	r3, [r2, r3]
 800d42e:	e62b      	b.n	800d088 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800d430:	4832      	ldr	r0, [pc, #200]	; (800d4fc <UART_SetConfig+0x524>)
 800d432:	e77e      	b.n	800d332 <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d434:	4b2c      	ldr	r3, [pc, #176]	; (800d4e8 <UART_SetConfig+0x510>)
 800d436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d438:	f003 0307 	and.w	r3, r3, #7
 800d43c:	2b05      	cmp	r3, #5
 800d43e:	f63f ae12 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d442:	4a2f      	ldr	r2, [pc, #188]	; (800d500 <UART_SetConfig+0x528>)
 800d444:	5cd3      	ldrb	r3, [r2, r3]
 800d446:	e61f      	b.n	800d088 <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800d448:	482e      	ldr	r0, [pc, #184]	; (800d504 <UART_SetConfig+0x52c>)
 800d44a:	e772      	b.n	800d332 <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d44c:	4b26      	ldr	r3, [pc, #152]	; (800d4e8 <UART_SetConfig+0x510>)
 800d44e:	681a      	ldr	r2, [r3, #0]
 800d450:	0690      	lsls	r0, r2, #26
 800d452:	d542      	bpl.n	800d4da <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4829      	ldr	r0, [pc, #164]	; (800d4fc <UART_SetConfig+0x524>)
 800d458:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d45c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800d45e:	e78c      	b.n	800d37a <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d460:	a803      	add	r0, sp, #12
 800d462:	f7fe fc2f 	bl	800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d466:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800d468:	2800      	cmp	r0, #0
 800d46a:	f43f af2b 	beq.w	800d2c4 <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d46e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d470:	e783      	b.n	800d37a <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d472:	4668      	mov	r0, sp
 800d474:	f7fe fb7a 	bl	800bb6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d478:	9801      	ldr	r0, [sp, #4]
        break;
 800d47a:	e7f5      	b.n	800d468 <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d47c:	f7fe fb64 	bl	800bb48 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800d480:	e7f2      	b.n	800d468 <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800d482:	4820      	ldr	r0, [pc, #128]	; (800d504 <UART_SetConfig+0x52c>)
 800d484:	e779      	b.n	800d37a <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d486:	4b18      	ldr	r3, [pc, #96]	; (800d4e8 <UART_SetConfig+0x510>)
 800d488:	681a      	ldr	r2, [r3, #0]
 800d48a:	0691      	lsls	r1, r2, #26
 800d48c:	d527      	bpl.n	800d4de <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	481a      	ldr	r0, [pc, #104]	; (800d4fc <UART_SetConfig+0x524>)
 800d492:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d496:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800d498:	e79a      	b.n	800d3d0 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d49a:	a803      	add	r0, sp, #12
 800d49c:	f7fe fc12 	bl	800bcc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d4a0:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800d4a2:	2800      	cmp	r0, #0
 800d4a4:	f43f af0e 	beq.w	800d2c4 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d4a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d4aa:	e791      	b.n	800d3d0 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800d4ac:	f7fd fc14 	bl	800acd8 <HAL_RCC_GetPCLK2Freq>
        break;
 800d4b0:	e7f7      	b.n	800d4a2 <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800d4b2:	f7fd fbc9 	bl	800ac48 <HAL_RCC_GetPCLK1Freq>
        break;
 800d4b6:	e7f4      	b.n	800d4a2 <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d4b8:	4668      	mov	r0, sp
 800d4ba:	f7fe fb57 	bl	800bb6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d4be:	9801      	ldr	r0, [sp, #4]
        break;
 800d4c0:	e7ef      	b.n	800d4a2 <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800d4c2:	4810      	ldr	r0, [pc, #64]	; (800d504 <UART_SetConfig+0x52c>)
 800d4c4:	e784      	b.n	800d3d0 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d4c6:	4b08      	ldr	r3, [pc, #32]	; (800d4e8 <UART_SetConfig+0x510>)
 800d4c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d4ca:	f003 0307 	and.w	r3, r3, #7
 800d4ce:	2b05      	cmp	r3, #5
 800d4d0:	f63f adc9 	bhi.w	800d066 <UART_SetConfig+0x8e>
 800d4d4:	4a0c      	ldr	r2, [pc, #48]	; (800d508 <UART_SetConfig+0x530>)
 800d4d6:	5cd3      	ldrb	r3, [r2, r3]
 800d4d8:	e5d6      	b.n	800d088 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800d4da:	4808      	ldr	r0, [pc, #32]	; (800d4fc <UART_SetConfig+0x524>)
 800d4dc:	e74d      	b.n	800d37a <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800d4de:	4807      	ldr	r0, [pc, #28]	; (800d4fc <UART_SetConfig+0x524>)
 800d4e0:	e776      	b.n	800d3d0 <UART_SetConfig+0x3f8>
 800d4e2:	bf00      	nop
 800d4e4:	0801b388 	.word	0x0801b388
 800d4e8:	58024400 	.word	0x58024400
 800d4ec:	0801b378 	.word	0x0801b378
 800d4f0:	000ffcff 	.word	0x000ffcff
 800d4f4:	0801b378 	.word	0x0801b378
 800d4f8:	0801b34c 	.word	0x0801b34c
 800d4fc:	03d09000 	.word	0x03d09000
 800d500:	0801b378 	.word	0x0801b378
 800d504:	003d0900 	.word	0x003d0900
 800d508:	0801b378 	.word	0x0801b378

0800d50c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d50c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800d50e:	07da      	lsls	r2, r3, #31
{
 800d510:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d512:	d506      	bpl.n	800d522 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d514:	6801      	ldr	r1, [r0, #0]
 800d516:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800d518:	684a      	ldr	r2, [r1, #4]
 800d51a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800d51e:	4322      	orrs	r2, r4
 800d520:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d522:	079c      	lsls	r4, r3, #30
 800d524:	d506      	bpl.n	800d534 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d526:	6801      	ldr	r1, [r0, #0]
 800d528:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800d52a:	684a      	ldr	r2, [r1, #4]
 800d52c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d530:	4322      	orrs	r2, r4
 800d532:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d534:	0759      	lsls	r1, r3, #29
 800d536:	d506      	bpl.n	800d546 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d538:	6801      	ldr	r1, [r0, #0]
 800d53a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800d53c:	684a      	ldr	r2, [r1, #4]
 800d53e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d542:	4322      	orrs	r2, r4
 800d544:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d546:	071a      	lsls	r2, r3, #28
 800d548:	d506      	bpl.n	800d558 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d54a:	6801      	ldr	r1, [r0, #0]
 800d54c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800d54e:	684a      	ldr	r2, [r1, #4]
 800d550:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d554:	4322      	orrs	r2, r4
 800d556:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d558:	06dc      	lsls	r4, r3, #27
 800d55a:	d506      	bpl.n	800d56a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d55c:	6801      	ldr	r1, [r0, #0]
 800d55e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800d560:	688a      	ldr	r2, [r1, #8]
 800d562:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d566:	4322      	orrs	r2, r4
 800d568:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d56a:	0699      	lsls	r1, r3, #26
 800d56c:	d506      	bpl.n	800d57c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d56e:	6801      	ldr	r1, [r0, #0]
 800d570:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800d572:	688a      	ldr	r2, [r1, #8]
 800d574:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d578:	4322      	orrs	r2, r4
 800d57a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d57c:	065a      	lsls	r2, r3, #25
 800d57e:	d50a      	bpl.n	800d596 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d580:	6801      	ldr	r1, [r0, #0]
 800d582:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800d584:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d586:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d58a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800d58e:	ea42 0204 	orr.w	r2, r2, r4
 800d592:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d594:	d00b      	beq.n	800d5ae <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d596:	061b      	lsls	r3, r3, #24
 800d598:	d506      	bpl.n	800d5a8 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d59a:	6802      	ldr	r2, [r0, #0]
 800d59c:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800d59e:	6853      	ldr	r3, [r2, #4]
 800d5a0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800d5a4:	430b      	orrs	r3, r1
 800d5a6:	6053      	str	r3, [r2, #4]
}
 800d5a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5ac:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d5ae:	684a      	ldr	r2, [r1, #4]
 800d5b0:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800d5b2:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800d5b6:	4322      	orrs	r2, r4
 800d5b8:	604a      	str	r2, [r1, #4]
 800d5ba:	e7ec      	b.n	800d596 <UART_AdvFeatureConfig+0x8a>

0800d5bc <UART_CheckIdleState>:
{
 800d5bc:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5be:	2300      	movs	r3, #0
{
 800d5c0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5c2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800d5c6:	f7f8 fc15 	bl	8005df4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d5ca:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800d5cc:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d5ce:	6813      	ldr	r3, [r2, #0]
 800d5d0:	071b      	lsls	r3, r3, #28
 800d5d2:	d40e      	bmi.n	800d5f2 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d5d4:	6813      	ldr	r3, [r2, #0]
 800d5d6:	0759      	lsls	r1, r3, #29
 800d5d8:	d432      	bmi.n	800d640 <UART_CheckIdleState+0x84>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5da:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800d5dc:	2220      	movs	r2, #32
  return HAL_OK;
 800d5de:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800d5e0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800d5e4:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800d5e8:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5ec:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5ee:	6723      	str	r3, [r4, #112]	; 0x70
}
 800d5f0:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d5f2:	69d3      	ldr	r3, [r2, #28]
 800d5f4:	0298      	lsls	r0, r3, #10
 800d5f6:	d4ed      	bmi.n	800d5d4 <UART_CheckIdleState+0x18>
 800d5f8:	e00c      	b.n	800d614 <UART_CheckIdleState+0x58>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d5fa:	6819      	ldr	r1, [r3, #0]
 800d5fc:	461a      	mov	r2, r3
 800d5fe:	0749      	lsls	r1, r1, #29
 800d600:	d505      	bpl.n	800d60e <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d602:	69d9      	ldr	r1, [r3, #28]
 800d604:	0708      	lsls	r0, r1, #28
 800d606:	d44f      	bmi.n	800d6a8 <UART_CheckIdleState+0xec>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d608:	69d9      	ldr	r1, [r3, #28]
 800d60a:	0509      	lsls	r1, r1, #20
 800d60c:	d47a      	bmi.n	800d704 <UART_CheckIdleState+0x148>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d60e:	69db      	ldr	r3, [r3, #28]
 800d610:	0298      	lsls	r0, r3, #10
 800d612:	d4df      	bmi.n	800d5d4 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d614:	f7f8 fbee 	bl	8005df4 <HAL_GetTick>
 800d618:	1b43      	subs	r3, r0, r5
 800d61a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d61e:	6823      	ldr	r3, [r4, #0]
 800d620:	d3eb      	bcc.n	800d5fa <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d622:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d626:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d62a:	e843 2100 	strex	r1, r2, [r3]
 800d62e:	2900      	cmp	r1, #0
 800d630:	d1f7      	bne.n	800d622 <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 800d632:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800d634:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800d636:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->gState = HAL_UART_STATE_READY;
 800d63a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
}
 800d63e:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d640:	69d3      	ldr	r3, [r2, #28]
 800d642:	025b      	lsls	r3, r3, #9
 800d644:	d4c9      	bmi.n	800d5da <UART_CheckIdleState+0x1e>
 800d646:	e00d      	b.n	800d664 <UART_CheckIdleState+0xa8>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d648:	681a      	ldr	r2, [r3, #0]
 800d64a:	0750      	lsls	r0, r2, #29
 800d64c:	d507      	bpl.n	800d65e <UART_CheckIdleState+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d64e:	69da      	ldr	r2, [r3, #28]
 800d650:	0711      	lsls	r1, r2, #28
 800d652:	f100 8085 	bmi.w	800d760 <UART_CheckIdleState+0x1a4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d656:	69da      	ldr	r2, [r3, #28]
 800d658:	0512      	lsls	r2, r2, #20
 800d65a:	f100 80af 	bmi.w	800d7bc <UART_CheckIdleState+0x200>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d65e:	69db      	ldr	r3, [r3, #28]
 800d660:	025b      	lsls	r3, r3, #9
 800d662:	d4ba      	bmi.n	800d5da <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d664:	f7f8 fbc6 	bl	8005df4 <HAL_GetTick>
 800d668:	1b43      	subs	r3, r0, r5
 800d66a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d66e:	6823      	ldr	r3, [r4, #0]
 800d670:	d3ea      	bcc.n	800d648 <UART_CheckIdleState+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d672:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d676:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d67a:	e843 2100 	strex	r1, r2, [r3]
 800d67e:	2900      	cmp	r1, #0
 800d680:	d1f7      	bne.n	800d672 <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d682:	f103 0208 	add.w	r2, r3, #8
 800d686:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d68a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d68e:	f103 0008 	add.w	r0, r3, #8
 800d692:	e840 2100 	strex	r1, r2, [r0]
 800d696:	2900      	cmp	r1, #0
 800d698:	d1f3      	bne.n	800d682 <UART_CheckIdleState+0xc6>
      huart->RxState = HAL_UART_STATE_READY;
 800d69a:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800d69c:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800d69e:	f884 1084 	strb.w	r1, [r4, #132]	; 0x84
      huart->RxState = HAL_UART_STATE_READY;
 800d6a2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
}
 800d6a6:	bd38      	pop	{r3, r4, r5, pc}
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d6a8:	2208      	movs	r2, #8
 800d6aa:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6ac:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d6b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6b4:	e843 2100 	strex	r1, r2, [r3]
 800d6b8:	2900      	cmp	r1, #0
 800d6ba:	d1f7      	bne.n	800d6ac <UART_CheckIdleState+0xf0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d6bc:	4856      	ldr	r0, [pc, #344]	; (800d818 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6be:	f103 0208 	add.w	r2, r3, #8
 800d6c2:	e852 2f00 	ldrex	r2, [r2]
 800d6c6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6c8:	f103 0508 	add.w	r5, r3, #8
 800d6cc:	e845 2100 	strex	r1, r2, [r5]
 800d6d0:	2900      	cmp	r1, #0
 800d6d2:	d1f4      	bne.n	800d6be <UART_CheckIdleState+0x102>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6d4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d6d6:	2a01      	cmp	r2, #1
 800d6d8:	d00b      	beq.n	800d6f2 <UART_CheckIdleState+0x136>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6da:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d6dc:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6de:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800d6e0:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800d6e4:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6e6:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800d6e8:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6ec:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800d6f0:	e797      	b.n	800d622 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6f2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d6f6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6fa:	e843 2100 	strex	r1, r2, [r3]
 800d6fe:	2900      	cmp	r1, #0
 800d700:	d1f7      	bne.n	800d6f2 <UART_CheckIdleState+0x136>
 800d702:	e7ea      	b.n	800d6da <UART_CheckIdleState+0x11e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d708:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d70a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d70e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d712:	e843 2100 	strex	r1, r2, [r3]
 800d716:	2900      	cmp	r1, #0
 800d718:	d1f7      	bne.n	800d70a <UART_CheckIdleState+0x14e>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d71a:	483f      	ldr	r0, [pc, #252]	; (800d818 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d71c:	f103 0208 	add.w	r2, r3, #8
 800d720:	e852 2f00 	ldrex	r2, [r2]
 800d724:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d726:	f103 0508 	add.w	r5, r3, #8
 800d72a:	e845 2100 	strex	r1, r2, [r5]
 800d72e:	2900      	cmp	r1, #0
 800d730:	d1f4      	bne.n	800d71c <UART_CheckIdleState+0x160>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d732:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d734:	2a01      	cmp	r2, #1
 800d736:	d00a      	beq.n	800d74e <UART_CheckIdleState+0x192>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d738:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d73a:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800d73c:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800d73e:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800d742:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d746:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d748:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800d74c:	e769      	b.n	800d622 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d74e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d752:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d756:	e843 2100 	strex	r1, r2, [r3]
 800d75a:	2900      	cmp	r1, #0
 800d75c:	d1f7      	bne.n	800d74e <UART_CheckIdleState+0x192>
 800d75e:	e7eb      	b.n	800d738 <UART_CheckIdleState+0x17c>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d760:	2208      	movs	r2, #8
 800d762:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d764:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d768:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d76c:	e843 2100 	strex	r1, r2, [r3]
 800d770:	2900      	cmp	r1, #0
 800d772:	d1f7      	bne.n	800d764 <UART_CheckIdleState+0x1a8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d774:	4828      	ldr	r0, [pc, #160]	; (800d818 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d776:	f103 0208 	add.w	r2, r3, #8
 800d77a:	e852 2f00 	ldrex	r2, [r2]
 800d77e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d780:	f103 0508 	add.w	r5, r3, #8
 800d784:	e845 2100 	strex	r1, r2, [r5]
 800d788:	2900      	cmp	r1, #0
 800d78a:	d1f4      	bne.n	800d776 <UART_CheckIdleState+0x1ba>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d78c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d78e:	2a01      	cmp	r2, #1
 800d790:	d00b      	beq.n	800d7aa <UART_CheckIdleState+0x1ee>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d792:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d794:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d796:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800d798:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800d79c:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d79e:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800d7a0:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d7a4:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800d7a8:	e763      	b.n	800d672 <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7aa:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7ae:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b2:	e843 2100 	strex	r1, r2, [r3]
 800d7b6:	2900      	cmp	r1, #0
 800d7b8:	d1f7      	bne.n	800d7aa <UART_CheckIdleState+0x1ee>
 800d7ba:	e7ea      	b.n	800d792 <UART_CheckIdleState+0x1d6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d7bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d7c0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7c2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d7c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ca:	e843 2100 	strex	r1, r2, [r3]
 800d7ce:	2900      	cmp	r1, #0
 800d7d0:	d1f7      	bne.n	800d7c2 <UART_CheckIdleState+0x206>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d7d2:	4811      	ldr	r0, [pc, #68]	; (800d818 <UART_CheckIdleState+0x25c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7d4:	f103 0208 	add.w	r2, r3, #8
 800d7d8:	e852 2f00 	ldrex	r2, [r2]
 800d7dc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7de:	f103 0508 	add.w	r5, r3, #8
 800d7e2:	e845 2100 	strex	r1, r2, [r5]
 800d7e6:	2900      	cmp	r1, #0
 800d7e8:	d1f4      	bne.n	800d7d4 <UART_CheckIdleState+0x218>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7ea:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d7ec:	2a01      	cmp	r2, #1
 800d7ee:	d00a      	beq.n	800d806 <UART_CheckIdleState+0x24a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7f0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d7f2:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800d7f4:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800d7f6:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800d7fa:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7fe:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d800:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800d804:	e735      	b.n	800d672 <UART_CheckIdleState+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d806:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d80a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d80e:	e843 2100 	strex	r1, r2, [r3]
 800d812:	2900      	cmp	r1, #0
 800d814:	d1f7      	bne.n	800d806 <UART_CheckIdleState+0x24a>
 800d816:	e7eb      	b.n	800d7f0 <UART_CheckIdleState+0x234>
 800d818:	effffffe 	.word	0xeffffffe

0800d81c <HAL_UART_Init>:
  if (huart == NULL)
 800d81c:	b380      	cbz	r0, 800d880 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800d81e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800d822:	b510      	push	{r4, lr}
 800d824:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800d826:	b333      	cbz	r3, 800d876 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800d828:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800d82a:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d82c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800d82e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800d832:	6813      	ldr	r3, [r2, #0]
 800d834:	f023 0301 	bic.w	r3, r3, #1
 800d838:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d83a:	f7ff fbcd 	bl	800cfd8 <UART_SetConfig>
 800d83e:	2801      	cmp	r0, #1
 800d840:	d017      	beq.n	800d872 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d842:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d844:	b98b      	cbnz	r3, 800d86a <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d846:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800d848:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d84a:	685a      	ldr	r2, [r3, #4]
 800d84c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d850:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d852:	689a      	ldr	r2, [r3, #8]
 800d854:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d858:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800d85a:	681a      	ldr	r2, [r3, #0]
 800d85c:	f042 0201 	orr.w	r2, r2, #1
}
 800d860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800d864:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800d866:	f7ff bea9 	b.w	800d5bc <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800d86a:	4620      	mov	r0, r4
 800d86c:	f7ff fe4e 	bl	800d50c <UART_AdvFeatureConfig>
 800d870:	e7e9      	b.n	800d846 <HAL_UART_Init+0x2a>
}
 800d872:	2001      	movs	r0, #1
 800d874:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800d876:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800d87a:	f7f8 f873 	bl	8005964 <HAL_UART_MspInit>
 800d87e:	e7d3      	b.n	800d828 <HAL_UART_Init+0xc>
}
 800d880:	2001      	movs	r0, #1
 800d882:	4770      	bx	lr

0800d884 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop

0800d888 <HAL_UARTEx_RxFifoFullCallback>:
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop

0800d88c <HAL_UARTEx_TxFifoEmptyCallback>:
 800d88c:	4770      	bx	lr
 800d88e:	bf00      	nop

0800d890 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d890:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800d894:	2a01      	cmp	r2, #1
 800d896:	d017      	beq.n	800d8c8 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d898:	6802      	ldr	r2, [r0, #0]
 800d89a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800d89c:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d89e:	2100      	movs	r1, #0
{
 800d8a0:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800d8a2:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800d8a6:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8a8:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800d8aa:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d8ac:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800d8b0:	f024 0401 	bic.w	r4, r4, #1
 800d8b4:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d8b6:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d8b8:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800d8ba:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800d8bc:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800d8c0:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800d8c4:	bc30      	pop	{r4, r5}
 800d8c6:	4770      	bx	lr
  __HAL_LOCK(huart);
 800d8c8:	2002      	movs	r0, #2
}
 800d8ca:	4770      	bx	lr

0800d8cc <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d8cc:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800d8d0:	2a01      	cmp	r2, #1
 800d8d2:	d037      	beq.n	800d944 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8d4:	6802      	ldr	r2, [r0, #0]
 800d8d6:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800d8d8:	2024      	movs	r0, #36	; 0x24
{
 800d8da:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800d8dc:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8e0:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8e2:	6810      	ldr	r0, [r2, #0]
 800d8e4:	f020 0001 	bic.w	r0, r0, #1
 800d8e8:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d8ea:	6890      	ldr	r0, [r2, #8]
 800d8ec:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800d8f0:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d8f2:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d8f4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d8f6:	b310      	cbz	r0, 800d93e <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d8f8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d8fa:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d8fc:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d900:	4911      	ldr	r1, [pc, #68]	; (800d948 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d902:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800d906:	4d11      	ldr	r5, [pc, #68]	; (800d94c <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d908:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d90c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800d910:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d914:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800d916:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d91a:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d91c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d920:	fbb1 f1f5 	udiv	r1, r1, r5
 800d924:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800d928:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800d92a:	2100      	movs	r1, #0
 800d92c:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d930:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800d932:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800d934:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800d938:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800d93c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800d93e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800d940:	4608      	mov	r0, r1
 800d942:	e7ef      	b.n	800d924 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800d944:	2002      	movs	r0, #2
}
 800d946:	4770      	bx	lr
 800d948:	0801b3a8 	.word	0x0801b3a8
 800d94c:	0801b3a0 	.word	0x0801b3a0

0800d950 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800d950:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800d954:	2a01      	cmp	r2, #1
 800d956:	d037      	beq.n	800d9c8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d958:	6802      	ldr	r2, [r0, #0]
 800d95a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800d95c:	2024      	movs	r0, #36	; 0x24
{
 800d95e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800d960:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d964:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800d966:	6810      	ldr	r0, [r2, #0]
 800d968:	f020 0001 	bic.w	r0, r0, #1
 800d96c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d96e:	6890      	ldr	r0, [r2, #8]
 800d970:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800d974:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d976:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d978:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d97a:	b310      	cbz	r0, 800d9c2 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d97c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d97e:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d980:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d984:	4911      	ldr	r1, [pc, #68]	; (800d9cc <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d986:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800d98a:	4d11      	ldr	r5, [pc, #68]	; (800d9d0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d98c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d990:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800d994:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d998:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800d99a:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d99e:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d9a0:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d9a4:	fbb1 f1f5 	udiv	r1, r1, r5
 800d9a8:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800d9ac:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800d9ae:	2100      	movs	r1, #0
 800d9b0:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d9b4:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800d9b6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800d9b8:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800d9bc:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800d9c0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800d9c2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800d9c4:	4608      	mov	r0, r1
 800d9c6:	e7ef      	b.n	800d9a8 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800d9c8:	2002      	movs	r0, #2
}
 800d9ca:	4770      	bx	lr
 800d9cc:	0801b3a8 	.word	0x0801b3a8
 800d9d0:	0801b3a0 	.word	0x0801b3a0

0800d9d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d9d4:	b084      	sub	sp, #16
 800d9d6:	4684      	mov	ip, r0
 800d9d8:	b500      	push	{lr}
 800d9da:	b083      	sub	sp, #12
 800d9dc:	f10d 0e14 	add.w	lr, sp, #20
 800d9e0:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d9e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9e6:	2b01      	cmp	r3, #1
 800d9e8:	d13e      	bne.n	800da68 <USB_CoreInit+0x94>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d9ea:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d9ec:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800d9f0:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d9f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800d9f6:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d9f8:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d9fa:	68c2      	ldr	r2, [r0, #12]
 800d9fc:	ea03 0302 	and.w	r3, r3, r2
 800da00:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800da02:	68c3      	ldr	r3, [r0, #12]
 800da04:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800da08:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800da0a:	d07c      	beq.n	800db06 <USB_CoreInit+0x132>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800da0c:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 800da0e:	4a40      	ldr	r2, [pc, #256]	; (800db10 <USB_CoreInit+0x13c>)
  __IO uint32_t count = 0U;
 800da10:	9300      	str	r3, [sp, #0]
 800da12:	e003      	b.n	800da1c <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da14:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	db41      	blt.n	800daa0 <USB_CoreInit+0xcc>
    count++;
 800da1c:	9b00      	ldr	r3, [sp, #0]
 800da1e:	3301      	adds	r3, #1
 800da20:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800da22:	9b00      	ldr	r3, [sp, #0]
 800da24:	4293      	cmp	r3, r2
 800da26:	d9f5      	bls.n	800da14 <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800da28:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800da2a:	9b07      	ldr	r3, [sp, #28]
 800da2c:	2b01      	cmp	r3, #1
 800da2e:	d116      	bne.n	800da5e <USB_CoreInit+0x8a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800da30:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800da34:	4b37      	ldr	r3, [pc, #220]	; (800db14 <USB_CoreInit+0x140>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800da36:	b292      	uxth	r2, r2
 800da38:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800da3c:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800da40:	4313      	orrs	r3, r2
 800da42:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800da46:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800da4a:	f043 0306 	orr.w	r3, r3, #6
 800da4e:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800da52:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800da56:	f043 0320 	orr.w	r3, r3, #32
 800da5a:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800da5e:	b003      	add	sp, #12
 800da60:	f85d eb04 	ldr.w	lr, [sp], #4
 800da64:	b004      	add	sp, #16
 800da66:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800da68:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800da6a:	2100      	movs	r1, #0
    if (count > 200000U)
 800da6c:	4a28      	ldr	r2, [pc, #160]	; (800db10 <USB_CoreInit+0x13c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800da6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da72:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800da74:	9101      	str	r1, [sp, #4]
 800da76:	e003      	b.n	800da80 <USB_CoreInit+0xac>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da78:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	db2c      	blt.n	800dada <USB_CoreInit+0x106>
    count++;
 800da80:	9b01      	ldr	r3, [sp, #4]
 800da82:	3301      	adds	r3, #1
 800da84:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800da86:	9b01      	ldr	r3, [sp, #4]
 800da88:	4293      	cmp	r3, r2
 800da8a:	d9f5      	bls.n	800da78 <USB_CoreInit+0xa4>
      return HAL_TIMEOUT;
 800da8c:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800da8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da90:	b9e3      	cbnz	r3, 800dacc <USB_CoreInit+0xf8>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800da92:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800da96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800da9a:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800da9e:	e7c4      	b.n	800da2a <USB_CoreInit+0x56>

  /* Core Soft Reset */
  count = 0U;
 800daa0:	2300      	movs	r3, #0

  do
  {
    count++;

    if (count > 200000U)
 800daa2:	4a1b      	ldr	r2, [pc, #108]	; (800db10 <USB_CoreInit+0x13c>)
  count = 0U;
 800daa4:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800daa6:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800daaa:	f043 0301 	orr.w	r3, r3, #1
 800daae:	f8cc 3010 	str.w	r3, [ip, #16]
 800dab2:	e004      	b.n	800dabe <USB_CoreInit+0xea>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800dab4:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800dab8:	f010 0001 	ands.w	r0, r0, #1
 800dabc:	d0b5      	beq.n	800da2a <USB_CoreInit+0x56>
    count++;
 800dabe:	9b00      	ldr	r3, [sp, #0]
 800dac0:	3301      	adds	r3, #1
 800dac2:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800dac4:	9b00      	ldr	r3, [sp, #0]
 800dac6:	4293      	cmp	r3, r2
 800dac8:	d9f4      	bls.n	800dab4 <USB_CoreInit+0xe0>
 800daca:	e7ad      	b.n	800da28 <USB_CoreInit+0x54>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800dacc:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800dad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dad4:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800dad8:	e7a7      	b.n	800da2a <USB_CoreInit+0x56>
  count = 0U;
 800dada:	2300      	movs	r3, #0
    if (count > 200000U)
 800dadc:	4a0c      	ldr	r2, [pc, #48]	; (800db10 <USB_CoreInit+0x13c>)
  count = 0U;
 800dade:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800dae0:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800dae4:	f043 0301 	orr.w	r3, r3, #1
 800dae8:	f8cc 3010 	str.w	r3, [ip, #16]
 800daec:	e004      	b.n	800daf8 <USB_CoreInit+0x124>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800daee:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800daf2:	f010 0001 	ands.w	r0, r0, #1
 800daf6:	d0ca      	beq.n	800da8e <USB_CoreInit+0xba>
    count++;
 800daf8:	9b01      	ldr	r3, [sp, #4]
 800dafa:	3301      	adds	r3, #1
 800dafc:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800dafe:	9b01      	ldr	r3, [sp, #4]
 800db00:	4293      	cmp	r3, r2
 800db02:	d9f4      	bls.n	800daee <USB_CoreInit+0x11a>
 800db04:	e7c2      	b.n	800da8c <USB_CoreInit+0xb8>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800db06:	68c3      	ldr	r3, [r0, #12]
 800db08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db0c:	60c3      	str	r3, [r0, #12]
 800db0e:	e77d      	b.n	800da0c <USB_CoreInit+0x38>
 800db10:	00030d40 	.word	0x00030d40
 800db14:	03ee0000 	.word	0x03ee0000

0800db18 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800db18:	2a02      	cmp	r2, #2
{
 800db1a:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 800db1c:	d00b      	beq.n	800db36 <USB_SetTurnaroundTime+0x1e>
 800db1e:	f44f 5c10 	mov.w	ip, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800db22:	68d9      	ldr	r1, [r3, #12]
}
 800db24:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800db26:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800db2a:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800db2c:	68da      	ldr	r2, [r3, #12]
 800db2e:	ea42 020c 	orr.w	r2, r2, ip
 800db32:	60da      	str	r2, [r3, #12]
}
 800db34:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800db36:	4a23      	ldr	r2, [pc, #140]	; (800dbc4 <USB_SetTurnaroundTime+0xac>)
 800db38:	4823      	ldr	r0, [pc, #140]	; (800dbc8 <USB_SetTurnaroundTime+0xb0>)
 800db3a:	440a      	add	r2, r1
 800db3c:	4282      	cmp	r2, r0
 800db3e:	d92c      	bls.n	800db9a <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800db40:	4a22      	ldr	r2, [pc, #136]	; (800dbcc <USB_SetTurnaroundTime+0xb4>)
 800db42:	4823      	ldr	r0, [pc, #140]	; (800dbd0 <USB_SetTurnaroundTime+0xb8>)
 800db44:	440a      	add	r2, r1
 800db46:	4282      	cmp	r2, r0
 800db48:	d92a      	bls.n	800dba0 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800db4a:	4a22      	ldr	r2, [pc, #136]	; (800dbd4 <USB_SetTurnaroundTime+0xbc>)
 800db4c:	4822      	ldr	r0, [pc, #136]	; (800dbd8 <USB_SetTurnaroundTime+0xc0>)
 800db4e:	440a      	add	r2, r1
 800db50:	4282      	cmp	r2, r0
 800db52:	d928      	bls.n	800dba6 <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800db54:	4a21      	ldr	r2, [pc, #132]	; (800dbdc <USB_SetTurnaroundTime+0xc4>)
 800db56:	4822      	ldr	r0, [pc, #136]	; (800dbe0 <USB_SetTurnaroundTime+0xc8>)
 800db58:	440a      	add	r2, r1
 800db5a:	4282      	cmp	r2, r0
 800db5c:	d326      	bcc.n	800dbac <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800db5e:	4a21      	ldr	r2, [pc, #132]	; (800dbe4 <USB_SetTurnaroundTime+0xcc>)
 800db60:	4821      	ldr	r0, [pc, #132]	; (800dbe8 <USB_SetTurnaroundTime+0xd0>)
 800db62:	440a      	add	r2, r1
 800db64:	4282      	cmp	r2, r0
 800db66:	d924      	bls.n	800dbb2 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800db68:	4a20      	ldr	r2, [pc, #128]	; (800dbec <USB_SetTurnaroundTime+0xd4>)
 800db6a:	4821      	ldr	r0, [pc, #132]	; (800dbf0 <USB_SetTurnaroundTime+0xd8>)
 800db6c:	440a      	add	r2, r1
 800db6e:	4282      	cmp	r2, r0
 800db70:	d322      	bcc.n	800dbb8 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800db72:	4a20      	ldr	r2, [pc, #128]	; (800dbf4 <USB_SetTurnaroundTime+0xdc>)
 800db74:	4820      	ldr	r0, [pc, #128]	; (800dbf8 <USB_SetTurnaroundTime+0xe0>)
 800db76:	440a      	add	r2, r1
 800db78:	4282      	cmp	r2, r0
 800db7a:	d3d0      	bcc.n	800db1e <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800db7c:	4a1f      	ldr	r2, [pc, #124]	; (800dbfc <USB_SetTurnaroundTime+0xe4>)
 800db7e:	4820      	ldr	r0, [pc, #128]	; (800dc00 <USB_SetTurnaroundTime+0xe8>)
 800db80:	440a      	add	r2, r1
 800db82:	4282      	cmp	r2, r0
 800db84:	d31b      	bcc.n	800dbbe <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800db86:	4a1f      	ldr	r2, [pc, #124]	; (800dc04 <USB_SetTurnaroundTime+0xec>)
 800db88:	481f      	ldr	r0, [pc, #124]	; (800dc08 <USB_SetTurnaroundTime+0xf0>)
 800db8a:	440a      	add	r2, r1
 800db8c:	4282      	cmp	r2, r0
 800db8e:	bf34      	ite	cc
 800db90:	f44f 5ce0 	movcc.w	ip, #7168	; 0x1c00
 800db94:	f44f 5cc0 	movcs.w	ip, #6144	; 0x1800
 800db98:	e7c3      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800db9a:	f44f 5c70 	mov.w	ip, #15360	; 0x3c00
 800db9e:	e7c0      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dba0:	f44f 5c60 	mov.w	ip, #14336	; 0x3800
 800dba4:	e7bd      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dba6:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800dbaa:	e7ba      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dbac:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 800dbb0:	e7b7      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dbb2:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 800dbb6:	e7b4      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dbb8:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 800dbbc:	e7b1      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dbbe:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 800dbc2:	e7ae      	b.n	800db22 <USB_SetTurnaroundTime+0xa>
 800dbc4:	ff275340 	.word	0xff275340
 800dbc8:	000c34ff 	.word	0x000c34ff
 800dbcc:	ff1b1e40 	.word	0xff1b1e40
 800dbd0:	000f423f 	.word	0x000f423f
 800dbd4:	ff0bdc00 	.word	0xff0bdc00
 800dbd8:	00124f7f 	.word	0x00124f7f
 800dbdc:	fef98c80 	.word	0xfef98c80
 800dbe0:	0013d620 	.word	0x0013d620
 800dbe4:	fee5b660 	.word	0xfee5b660
 800dbe8:	0016e35f 	.word	0x0016e35f
 800dbec:	feced300 	.word	0xfeced300
 800dbf0:	001b7740 	.word	0x001b7740
 800dbf4:	feb35bc0 	.word	0xfeb35bc0
 800dbf8:	002191c0 	.word	0x002191c0
 800dbfc:	fe91ca00 	.word	0xfe91ca00
 800dc00:	00387520 	.word	0x00387520
 800dc04:	fe5954e0 	.word	0xfe5954e0
 800dc08:	00419ce0 	.word	0x00419ce0

0800dc0c <USB_EnableGlobalInt>:
{
 800dc0c:	4603      	mov	r3, r0
}
 800dc0e:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dc10:	689a      	ldr	r2, [r3, #8]
 800dc12:	f042 0201 	orr.w	r2, r2, #1
 800dc16:	609a      	str	r2, [r3, #8]
}
 800dc18:	4770      	bx	lr
 800dc1a:	bf00      	nop

0800dc1c <USB_DisableGlobalInt>:
{
 800dc1c:	4603      	mov	r3, r0
}
 800dc1e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dc20:	689a      	ldr	r2, [r3, #8]
 800dc22:	f022 0201 	bic.w	r2, r2, #1
 800dc26:	609a      	str	r2, [r3, #8]
}
 800dc28:	4770      	bx	lr
 800dc2a:	bf00      	nop

0800dc2c <USB_SetCurrentMode>:
{
 800dc2c:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dc2e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800dc30:	2901      	cmp	r1, #1
{
 800dc32:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dc34:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800dc38:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800dc3a:	d017      	beq.n	800dc6c <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800dc3c:	b9a1      	cbnz	r1, 800dc68 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dc3e:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800dc40:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800dc42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dc46:	60c3      	str	r3, [r0, #12]
 800dc48:	e001      	b.n	800dc4e <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800dc4a:	2c32      	cmp	r4, #50	; 0x32
 800dc4c:	d00c      	beq.n	800dc68 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800dc4e:	2001      	movs	r0, #1
      ms++;
 800dc50:	4404      	add	r4, r0
      HAL_Delay(1U);
 800dc52:	f7f8 f8d5 	bl	8005e00 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800dc56:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800dc58:	07db      	lsls	r3, r3, #31
 800dc5a:	d4f6      	bmi.n	800dc4a <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800dc5c:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800dc60:	fab0 f080 	clz	r0, r0
 800dc64:	0940      	lsrs	r0, r0, #5
}
 800dc66:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800dc68:	2001      	movs	r0, #1
}
 800dc6a:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dc6c:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800dc6e:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dc70:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800dc74:	60c3      	str	r3, [r0, #12]
 800dc76:	e001      	b.n	800dc7c <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800dc78:	2c32      	cmp	r4, #50	; 0x32
 800dc7a:	d0f5      	beq.n	800dc68 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800dc7c:	2001      	movs	r0, #1
      ms++;
 800dc7e:	4404      	add	r4, r0
      HAL_Delay(1U);
 800dc80:	f7f8 f8be 	bl	8005e00 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800dc84:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800dc86:	07da      	lsls	r2, r3, #31
 800dc88:	d5f6      	bpl.n	800dc78 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800dc8a:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800dc8e:	fab0 f080 	clz	r0, r0
 800dc92:	0940      	lsrs	r0, r0, #5
 800dc94:	e7e7      	b.n	800dc66 <USB_SetCurrentMode+0x3a>
 800dc96:	bf00      	nop

0800dc98 <USB_DevInit>:
{
 800dc98:	b084      	sub	sp, #16
 800dc9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc9e:	b083      	sub	sp, #12
 800dca0:	ac0b      	add	r4, sp, #44	; 0x2c
 800dca2:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800dca4:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	460c      	mov	r4, r1
 800dcac:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800dcb0:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800dcb4:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800dcb8:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800dcbc:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800dcc0:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800dcc4:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800dcc8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800dccc:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800dcd0:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800dcd4:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800dcd8:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800dcdc:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800dce0:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800dce4:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800dce8:	2d00      	cmp	r5, #0
 800dcea:	f040 80aa 	bne.w	800de42 <USB_DevInit+0x1aa>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dcee:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800dcf2:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
 800dcf6:	f043 0302 	orr.w	r3, r3, #2
 800dcfa:	f8cc 3004 	str.w	r3, [ip, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800dcfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800dd00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800dd04:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800dd06:	6803      	ldr	r3, [r0, #0]
 800dd08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd0c:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800dd0e:	6803      	ldr	r3, [r0, #0]
 800dd10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd14:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800dd16:	2300      	movs	r3, #0
 800dd18:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800dd1c:	f8dc 3000 	ldr.w	r3, [ip]
 800dd20:	f8cc 3000 	str.w	r3, [ip]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dd24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd26:	2b01      	cmp	r3, #1
 800dd28:	f000 80b5 	beq.w	800de96 <USB_DevInit+0x1fe>
  USBx_DEVICE->DCFG |= speed;
 800dd2c:	f8dc 3000 	ldr.w	r3, [ip]
 800dd30:	f043 0303 	orr.w	r3, r3, #3
 800dd34:	f8cc 3000 	str.w	r3, [ip]
  __IO uint32_t count = 0U;
 800dd38:	2300      	movs	r3, #0
    if (count > 200000U)
 800dd3a:	4a5e      	ldr	r2, [pc, #376]	; (800deb4 <USB_DevInit+0x21c>)
  __IO uint32_t count = 0U;
 800dd3c:	9300      	str	r3, [sp, #0]
 800dd3e:	e003      	b.n	800dd48 <USB_DevInit+0xb0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dd40:	6903      	ldr	r3, [r0, #16]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	f2c0 8094 	blt.w	800de70 <USB_DevInit+0x1d8>
    count++;
 800dd48:	9b00      	ldr	r3, [sp, #0]
 800dd4a:	3301      	adds	r3, #1
 800dd4c:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800dd4e:	9b00      	ldr	r3, [sp, #0]
 800dd50:	4293      	cmp	r3, r2
 800dd52:	d9f5      	bls.n	800dd40 <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 800dd54:	2101      	movs	r1, #1
  __IO uint32_t count = 0U;
 800dd56:	2300      	movs	r3, #0
    if (count > 200000U)
 800dd58:	4a56      	ldr	r2, [pc, #344]	; (800deb4 <USB_DevInit+0x21c>)
  __IO uint32_t count = 0U;
 800dd5a:	9301      	str	r3, [sp, #4]
 800dd5c:	e002      	b.n	800dd64 <USB_DevInit+0xcc>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dd5e:	6903      	ldr	r3, [r0, #16]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	db75      	blt.n	800de50 <USB_DevInit+0x1b8>
    count++;
 800dd64:	9b01      	ldr	r3, [sp, #4]
 800dd66:	3301      	adds	r3, #1
 800dd68:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800dd6a:	9b01      	ldr	r3, [sp, #4]
 800dd6c:	4293      	cmp	r3, r2
 800dd6e:	d9f6      	bls.n	800dd5e <USB_DevInit+0xc6>
    ret = HAL_ERROR;
 800dd70:	2101      	movs	r1, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800dd72:	2200      	movs	r2, #0
 800dd74:	f8cc 2010 	str.w	r2, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800dd78:	f8cc 2014 	str.w	r2, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800dd7c:	f8cc 201c 	str.w	r2, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dd80:	b1dc      	cbz	r4, 800ddba <USB_DevInit+0x122>
 800dd82:	f500 6310 	add.w	r3, r0, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800dd86:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800dd8a:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800dd8e:	4617      	mov	r7, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800dd90:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800dd94:	e007      	b.n	800dda6 <USB_DevInit+0x10e>
      USBx_INEP(i)->DIEPCTL = 0U;
 800dd96:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dd98:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800dd9a:	611f      	str	r7, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800dd9c:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dda0:	3320      	adds	r3, #32
 800dda2:	4294      	cmp	r4, r2
 800dda4:	d030      	beq.n	800de08 <USB_DevInit+0x170>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dda6:	681e      	ldr	r6, [r3, #0]
 800dda8:	2e00      	cmp	r6, #0
 800ddaa:	daf4      	bge.n	800dd96 <USB_DevInit+0xfe>
      if (i == 0U)
 800ddac:	b112      	cbz	r2, 800ddb4 <USB_DevInit+0x11c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ddae:	f8c3 8000 	str.w	r8, [r3]
 800ddb2:	e7f1      	b.n	800dd98 <USB_DevInit+0x100>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ddb4:	f8c3 9000 	str.w	r9, [r3]
 800ddb8:	e7ee      	b.n	800dd98 <USB_DevInit+0x100>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ddba:	f8dc 3010 	ldr.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 800ddbe:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ddc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ddc4:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ddc8:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800ddcc:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ddce:	6143      	str	r3, [r0, #20]
  if (cfg.dma_enable == 0U)
 800ddd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ddd2:	b91b      	cbnz	r3, 800dddc <USB_DevInit+0x144>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ddd4:	6983      	ldr	r3, [r0, #24]
 800ddd6:	f043 0310 	orr.w	r3, r3, #16
 800ddda:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800dddc:	6982      	ldr	r2, [r0, #24]
 800ddde:	4b36      	ldr	r3, [pc, #216]	; (800deb8 <USB_DevInit+0x220>)
 800dde0:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800dde2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800dde4:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 800dde6:	b11a      	cbz	r2, 800ddf0 <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800dde8:	6983      	ldr	r3, [r0, #24]
 800ddea:	f043 0308 	orr.w	r3, r3, #8
 800ddee:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800ddf0:	2d01      	cmp	r5, #1
 800ddf2:	d103      	bne.n	800ddfc <USB_DevInit+0x164>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ddf4:	6982      	ldr	r2, [r0, #24]
 800ddf6:	4b31      	ldr	r3, [pc, #196]	; (800debc <USB_DevInit+0x224>)
 800ddf8:	4313      	orrs	r3, r2
 800ddfa:	6183      	str	r3, [r0, #24]
}
 800ddfc:	4608      	mov	r0, r1
 800ddfe:	b003      	add	sp, #12
 800de00:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de04:	b004      	add	sp, #16
 800de06:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de08:	2200      	movs	r2, #0
 800de0a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800de0e:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800de12:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800de16:	4617      	mov	r7, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800de18:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800de1c:	e007      	b.n	800de2e <USB_DevInit+0x196>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800de1e:	601f      	str	r7, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de20:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800de22:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800de24:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800de28:	3320      	adds	r3, #32
 800de2a:	4294      	cmp	r4, r2
 800de2c:	d0c5      	beq.n	800ddba <USB_DevInit+0x122>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800de2e:	681e      	ldr	r6, [r3, #0]
 800de30:	2e00      	cmp	r6, #0
 800de32:	daf4      	bge.n	800de1e <USB_DevInit+0x186>
      if (i == 0U)
 800de34:	b112      	cbz	r2, 800de3c <USB_DevInit+0x1a4>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800de36:	f8c3 8000 	str.w	r8, [r3]
 800de3a:	e7f1      	b.n	800de20 <USB_DevInit+0x188>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800de3c:	f8c3 9000 	str.w	r9, [r3]
 800de40:	e7ee      	b.n	800de20 <USB_DevInit+0x188>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800de42:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800de44:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800de48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800de4c:	6383      	str	r3, [r0, #56]	; 0x38
 800de4e:	e762      	b.n	800dd16 <USB_DevInit+0x7e>
  count = 0U;
 800de50:	2300      	movs	r3, #0
    if (count > 200000U)
 800de52:	4a18      	ldr	r2, [pc, #96]	; (800deb4 <USB_DevInit+0x21c>)
  count = 0U;
 800de54:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800de56:	2310      	movs	r3, #16
 800de58:	6103      	str	r3, [r0, #16]
 800de5a:	e002      	b.n	800de62 <USB_DevInit+0x1ca>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800de5c:	6903      	ldr	r3, [r0, #16]
 800de5e:	06db      	lsls	r3, r3, #27
 800de60:	d587      	bpl.n	800dd72 <USB_DevInit+0xda>
    count++;
 800de62:	9b01      	ldr	r3, [sp, #4]
 800de64:	3301      	adds	r3, #1
 800de66:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800de68:	9b01      	ldr	r3, [sp, #4]
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d9f6      	bls.n	800de5c <USB_DevInit+0x1c4>
 800de6e:	e77f      	b.n	800dd70 <USB_DevInit+0xd8>
  count = 0U;
 800de70:	2300      	movs	r3, #0
    if (count > 200000U)
 800de72:	4a10      	ldr	r2, [pc, #64]	; (800deb4 <USB_DevInit+0x21c>)
  count = 0U;
 800de74:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800de76:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800de7a:	6103      	str	r3, [r0, #16]
 800de7c:	e004      	b.n	800de88 <USB_DevInit+0x1f0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800de7e:	6901      	ldr	r1, [r0, #16]
 800de80:	f011 0120 	ands.w	r1, r1, #32
 800de84:	f43f af67 	beq.w	800dd56 <USB_DevInit+0xbe>
    count++;
 800de88:	9b00      	ldr	r3, [sp, #0]
 800de8a:	3301      	adds	r3, #1
 800de8c:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800de8e:	9b00      	ldr	r3, [sp, #0]
 800de90:	4293      	cmp	r3, r2
 800de92:	d9f4      	bls.n	800de7e <USB_DevInit+0x1e6>
 800de94:	e75e      	b.n	800dd54 <USB_DevInit+0xbc>
    if (cfg.speed == USBD_HS_SPEED)
 800de96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de98:	b923      	cbnz	r3, 800dea4 <USB_DevInit+0x20c>
  USBx_DEVICE->DCFG |= speed;
 800de9a:	f8dc 3000 	ldr.w	r3, [ip]
 800de9e:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800dea2:	e749      	b.n	800dd38 <USB_DevInit+0xa0>
  USBx_DEVICE->DCFG |= speed;
 800dea4:	f8dc 3000 	ldr.w	r3, [ip]
 800dea8:	f043 0301 	orr.w	r3, r3, #1
 800deac:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800deb0:	e742      	b.n	800dd38 <USB_DevInit+0xa0>
 800deb2:	bf00      	nop
 800deb4:	00030d40 	.word	0x00030d40
 800deb8:	803c3800 	.word	0x803c3800
 800debc:	40000004 	.word	0x40000004

0800dec0 <USB_FlushTxFifo>:
{
 800dec0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800dec2:	2300      	movs	r3, #0
    if (count > 200000U)
 800dec4:	4a12      	ldr	r2, [pc, #72]	; (800df10 <USB_FlushTxFifo+0x50>)
  __IO uint32_t count = 0U;
 800dec6:	9301      	str	r3, [sp, #4]
 800dec8:	e002      	b.n	800ded0 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800deca:	6903      	ldr	r3, [r0, #16]
 800decc:	2b00      	cmp	r3, #0
 800dece:	db08      	blt.n	800dee2 <USB_FlushTxFifo+0x22>
    count++;
 800ded0:	9b01      	ldr	r3, [sp, #4]
 800ded2:	3301      	adds	r3, #1
 800ded4:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800ded6:	9b01      	ldr	r3, [sp, #4]
 800ded8:	4293      	cmp	r3, r2
 800deda:	d9f6      	bls.n	800deca <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 800dedc:	2003      	movs	r0, #3
}
 800dede:	b002      	add	sp, #8
 800dee0:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dee2:	0189      	lsls	r1, r1, #6
  count = 0U;
 800dee4:	2300      	movs	r3, #0
    if (count > 200000U)
 800dee6:	4a0a      	ldr	r2, [pc, #40]	; (800df10 <USB_FlushTxFifo+0x50>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dee8:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800deec:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800deee:	6101      	str	r1, [r0, #16]
 800def0:	e003      	b.n	800defa <USB_FlushTxFifo+0x3a>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800def2:	6903      	ldr	r3, [r0, #16]
 800def4:	f013 0320 	ands.w	r3, r3, #32
 800def8:	d006      	beq.n	800df08 <USB_FlushTxFifo+0x48>
    count++;
 800defa:	9b01      	ldr	r3, [sp, #4]
 800defc:	3301      	adds	r3, #1
 800defe:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800df00:	9b01      	ldr	r3, [sp, #4]
 800df02:	4293      	cmp	r3, r2
 800df04:	d9f5      	bls.n	800def2 <USB_FlushTxFifo+0x32>
 800df06:	e7e9      	b.n	800dedc <USB_FlushTxFifo+0x1c>
  return HAL_OK;
 800df08:	4618      	mov	r0, r3
}
 800df0a:	b002      	add	sp, #8
 800df0c:	4770      	bx	lr
 800df0e:	bf00      	nop
 800df10:	00030d40 	.word	0x00030d40

0800df14 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800df14:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800df18:	f013 0006 	ands.w	r0, r3, #6
 800df1c:	d004      	beq.n	800df28 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800df1e:	f013 0f02 	tst.w	r3, #2
 800df22:	bf14      	ite	ne
 800df24:	2002      	movne	r0, #2
 800df26:	200f      	moveq	r0, #15
}
 800df28:	4770      	bx	lr
 800df2a:	bf00      	nop

0800df2c <USB_ActivateEndpoint>:
{
 800df2c:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800df2e:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800df30:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800df32:	2b01      	cmp	r3, #1
 800df34:	d020      	beq.n	800df78 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800df36:	f002 0c0f 	and.w	ip, r2, #15
 800df3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800df3e:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800df42:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800df46:	fa03 f30c 	lsl.w	r3, r3, ip
 800df4a:	4323      	orrs	r3, r4
 800df4c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800df50:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800df54:	041b      	lsls	r3, r3, #16
 800df56:	d40c      	bmi.n	800df72 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800df58:	688b      	ldr	r3, [r1, #8]
 800df5a:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 800df5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800df62:	7908      	ldrb	r0, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800df64:	4914      	ldr	r1, [pc, #80]	; (800dfb8 <USB_ActivateEndpoint+0x8c>)
 800df66:	4323      	orrs	r3, r4
 800df68:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 800df6c:	4319      	orrs	r1, r3
 800df6e:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 800df72:	2000      	movs	r0, #0
 800df74:	bc30      	pop	{r4, r5}
 800df76:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800df78:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800df7c:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800df80:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800df84:	40ab      	lsls	r3, r5
 800df86:	69e5      	ldr	r5, [r4, #28]
 800df88:	432b      	orrs	r3, r5
 800df8a:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800df8c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800df90:	041c      	lsls	r4, r3, #16
 800df92:	d4ee      	bmi.n	800df72 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800df94:	688b      	ldr	r3, [r1, #8]
 800df96:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800df9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800df9e:	790c      	ldrb	r4, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800dfa0:	4905      	ldr	r1, [pc, #20]	; (800dfb8 <USB_ActivateEndpoint+0x8c>)
 800dfa2:	432b      	orrs	r3, r5
 800dfa4:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800dfa8:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800dfac:	4311      	orrs	r1, r2
}
 800dfae:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800dfb0:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800dfb4:	2000      	movs	r0, #0
 800dfb6:	4770      	bx	lr
 800dfb8:	10008000 	.word	0x10008000

0800dfbc <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 800dfbc:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800dfbe:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800dfc0:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dfc2:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800dfc6:	d02a      	beq.n	800e01e <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dfc8:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800dfcc:	2a00      	cmp	r2, #0
 800dfce:	db19      	blt.n	800e004 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800dfd0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800dfd4:	f003 030f 	and.w	r3, r3, #15
 800dfd8:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800dfdc:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800dfe0:	4a23      	ldr	r2, [pc, #140]	; (800e070 <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800dfe2:	ea21 0103 	bic.w	r1, r1, r3
 800dfe6:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800dfea:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800dfee:	ea21 0303 	bic.w	r3, r1, r3
 800dff2:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800dff6:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800dff8:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800dffc:	401a      	ands	r2, r3
 800dffe:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 800e002:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e004:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800e008:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800e00c:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e010:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800e014:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e018:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 800e01c:	e7d8      	b.n	800dfd0 <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e01e:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800e022:	2a00      	cmp	r2, #0
 800e024:	da0b      	bge.n	800e03e <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e026:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800e02a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800e02e:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e032:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800e036:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e03a:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e03e:	f003 020f 	and.w	r2, r3, #15
 800e042:	2301      	movs	r3, #1
 800e044:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800e048:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e04a:	4a0a      	ldr	r2, [pc, #40]	; (800e074 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e04c:	ea21 0103 	bic.w	r1, r1, r3
 800e050:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e054:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800e058:	ea21 0303 	bic.w	r3, r1, r3
 800e05c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800e060:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e062:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 800e066:	401a      	ands	r2, r3
 800e068:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 800e06c:	4770      	bx	lr
 800e06e:	bf00      	nop
 800e070:	eff37800 	.word	0xeff37800
 800e074:	ec337800 	.word	0xec337800

0800e078 <USB_EPStartXfer>:
{
 800e078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800e07c:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800e07e:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800e080:	2b01      	cmp	r3, #1
 800e082:	d045      	beq.n	800e110 <USB_EPStartXfer+0x98>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e084:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800e088:	4e9a      	ldr	r6, [pc, #616]	; (800e2f4 <USB_EPStartXfer+0x27c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e08a:	4d9b      	ldr	r5, [pc, #620]	; (800e2f8 <USB_EPStartXfer+0x280>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e08c:	f8d3 7b10 	ldr.w	r7, [r3, #2832]	; 0xb10
 800e090:	f503 6c30 	add.w	ip, r3, #2816	; 0xb00
 800e094:	403e      	ands	r6, r7
 800e096:	f8c3 6b10 	str.w	r6, [r3, #2832]	; 0xb10
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e09a:	f8d3 6b10 	ldr.w	r6, [r3, #2832]	; 0xb10
 800e09e:	4035      	ands	r5, r6
 800e0a0:	f8c3 5b10 	str.w	r5, [r3, #2832]	; 0xb10
    if (epnum == 0U)
 800e0a4:	bb7c      	cbnz	r4, 800e106 <USB_EPStartXfer+0x8e>
      if (ep->xfer_len > 0U)
 800e0a6:	690c      	ldr	r4, [r1, #16]
 800e0a8:	2c00      	cmp	r4, #0
 800e0aa:	f040 8093 	bne.w	800e1d4 <USB_EPStartXfer+0x15c>
        if (ep->xfer_len > ep->maxpacket)
 800e0ae:	688c      	ldr	r4, [r1, #8]
      ep->xfer_size = ep->maxpacket;
 800e0b0:	620c      	str	r4, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e0b2:	f8dc 5010 	ldr.w	r5, [ip, #16]
 800e0b6:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800e0ba:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e0bc:	ea44 0405 	orr.w	r4, r4, r5
 800e0c0:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e0c4:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800e0c8:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800e0cc:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800e0d0:	f000 80a1 	beq.w	800e216 <USB_EPStartXfer+0x19e>
    if (ep->type == EP_TYPE_ISOC)
 800e0d4:	790a      	ldrb	r2, [r1, #4]
 800e0d6:	2a01      	cmp	r2, #1
 800e0d8:	d10c      	bne.n	800e0f4 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e0da:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800e0de:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e0e2:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800e0e6:	bf0c      	ite	eq
 800e0e8:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e0ec:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800e0f0:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e0f4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
}
 800e0f8:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e0fa:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800e0fe:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800e102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (ep->xfer_len == 0U)
 800e106:	690c      	ldr	r4, [r1, #16]
 800e108:	2c00      	cmp	r4, #0
 800e10a:	d166      	bne.n	800e1da <USB_EPStartXfer+0x162>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e10c:	688c      	ldr	r4, [r1, #8]
 800e10e:	e7d0      	b.n	800e0b2 <USB_EPStartXfer+0x3a>
    if (ep->xfer_len == 0U)
 800e110:	690b      	ldr	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e112:	eb00 1644 	add.w	r6, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 800e116:	bb2b      	cbnz	r3, 800e164 <USB_EPStartXfer+0xec>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e118:	f8d6 c910 	ldr.w	ip, [r6, #2320]	; 0x910
    if (dma == 1U)
 800e11c:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e11e:	4f76      	ldr	r7, [pc, #472]	; (800e2f8 <USB_EPStartXfer+0x280>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e120:	4d74      	ldr	r5, [pc, #464]	; (800e2f4 <USB_EPStartXfer+0x27c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e122:	ea0c 0707 	and.w	r7, ip, r7
 800e126:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e12a:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800e12e:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800e132:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e136:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800e13a:	ea05 0507 	and.w	r5, r5, r7
 800e13e:	f8c6 5910 	str.w	r5, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e142:	f506 6510 	add.w	r5, r6, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800e146:	790f      	ldrb	r7, [r1, #4]
    if (dma == 1U)
 800e148:	f000 80b1 	beq.w	800e2ae <USB_EPStartXfer+0x236>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e14c:	f8d6 c900 	ldr.w	ip, [r6, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800e150:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e152:	f04c 4c04 	orr.w	ip, ip, #2214592512	; 0x84000000
 800e156:	f8c6 c900 	str.w	ip, [r6, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800e15a:	f000 8088 	beq.w	800e26e <USB_EPStartXfer+0x1f6>
}
 800e15e:	2000      	movs	r0, #0
 800e160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e164:	f8d6 c910 	ldr.w	ip, [r6, #2320]	; 0x910
 800e168:	4f62      	ldr	r7, [pc, #392]	; (800e2f4 <USB_EPStartXfer+0x27c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e16a:	4d63      	ldr	r5, [pc, #396]	; (800e2f8 <USB_EPStartXfer+0x280>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e16c:	ea0c 0707 	and.w	r7, ip, r7
 800e170:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e174:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800e178:	403d      	ands	r5, r7
 800e17a:	f8c6 5910 	str.w	r5, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e17e:	f506 6510 	add.w	r5, r6, #2304	; 0x900
      if (epnum == 0U)
 800e182:	2c00      	cmp	r4, #0
 800e184:	d14e      	bne.n	800e224 <USB_EPStartXfer+0x1ac>
        if (ep->xfer_len > ep->maxpacket)
 800e186:	688f      	ldr	r7, [r1, #8]
 800e188:	42bb      	cmp	r3, r7
 800e18a:	f200 80a0 	bhi.w	800e2ce <USB_EPStartXfer+0x256>
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e18e:	692f      	ldr	r7, [r5, #16]
 800e190:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800e194:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e196:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800e19a:	f3c3 0712 	ubfx	r7, r3, #0, #19
 800e19e:	ea47 070c 	orr.w	r7, r7, ip
 800e1a2:	612f      	str	r7, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800e1a4:	790f      	ldrb	r7, [r1, #4]
 800e1a6:	2f01      	cmp	r7, #1
 800e1a8:	d04d      	beq.n	800e246 <USB_EPStartXfer+0x1ce>
    if (dma == 1U)
 800e1aa:	2a01      	cmp	r2, #1
 800e1ac:	f000 808a 	beq.w	800e2c4 <USB_EPStartXfer+0x24c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e1b0:	f8d6 2900 	ldr.w	r2, [r6, #2304]	; 0x900
 800e1b4:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800e1b8:	f8c6 2900 	str.w	r2, [r6, #2304]	; 0x900
        if (ep->xfer_len > 0U)
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d0ce      	beq.n	800e15e <USB_EPStartXfer+0xe6>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e1c0:	f004 020f 	and.w	r2, r4, #15
 800e1c4:	2401      	movs	r4, #1
 800e1c6:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 800e1ca:	4094      	lsls	r4, r2
 800e1cc:	431c      	orrs	r4, r3
 800e1ce:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 800e1d2:	e7c4      	b.n	800e15e <USB_EPStartXfer+0xe6>
        ep->xfer_len = ep->maxpacket;
 800e1d4:	688c      	ldr	r4, [r1, #8]
 800e1d6:	610c      	str	r4, [r1, #16]
 800e1d8:	e76a      	b.n	800e0b0 <USB_EPStartXfer+0x38>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e1da:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800e1dc:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e1de:	4e47      	ldr	r6, [pc, #284]	; (800e2fc <USB_EPStartXfer+0x284>)
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e1e0:	442c      	add	r4, r5
 800e1e2:	f104 34ff 	add.w	r4, r4, #4294967295
 800e1e6:	fbb4 f4f5 	udiv	r4, r4, r5
 800e1ea:	b2a4      	uxth	r4, r4
        ep->xfer_size = ep->maxpacket * pktcnt;
 800e1ec:	fb04 f505 	mul.w	r5, r4, r5
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e1f0:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 800e1f4:	f8dc 6010 	ldr.w	r6, [ip, #16]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800e1f8:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800e1fa:	f3c5 0512 	ubfx	r5, r5, #0, #19
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e1fe:	ea44 0406 	orr.w	r4, r4, r6
 800e202:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800e206:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800e20a:	ea45 0504 	orr.w	r5, r5, r4
 800e20e:	f8cc 5010 	str.w	r5, [ip, #16]
    if (dma == 1U)
 800e212:	f47f af5f 	bne.w	800e0d4 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 800e216:	68ca      	ldr	r2, [r1, #12]
 800e218:	2a00      	cmp	r2, #0
 800e21a:	f43f af5b 	beq.w	800e0d4 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e21e:	f8cc 2014 	str.w	r2, [ip, #20]
 800e222:	e757      	b.n	800e0d4 <USB_EPStartXfer+0x5c>
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e224:	f8d1 e008 	ldr.w	lr, [r1, #8]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800e228:	4f34      	ldr	r7, [pc, #208]	; (800e2fc <USB_EPStartXfer+0x284>)
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e22a:	eb03 0c0e 	add.w	ip, r3, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800e22e:	f8d5 8010 	ldr.w	r8, [r5, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e232:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e236:	fbbc fcfe 	udiv	ip, ip, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800e23a:	ea07 47cc 	and.w	r7, r7, ip, lsl #19
 800e23e:	ea47 0708 	orr.w	r7, r7, r8
 800e242:	612f      	str	r7, [r5, #16]
 800e244:	e7a7      	b.n	800e196 <USB_EPStartXfer+0x11e>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e246:	f8d5 c010 	ldr.w	ip, [r5, #16]
    if (dma == 1U)
 800e24a:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e24c:	f02c 4cc0 	bic.w	ip, ip, #1610612736	; 0x60000000
 800e250:	f8c5 c010 	str.w	ip, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e254:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800e258:	f04c 5c00 	orr.w	ip, ip, #536870912	; 0x20000000
 800e25c:	f8c5 c010 	str.w	ip, [r5, #16]
    if (dma == 1U)
 800e260:	d038      	beq.n	800e2d4 <USB_EPStartXfer+0x25c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e262:	f8d6 7900 	ldr.w	r7, [r6, #2304]	; 0x900
 800e266:	f047 4704 	orr.w	r7, r7, #2214592512	; 0x84000000
 800e26a:	f8c6 7900 	str.w	r7, [r6, #2304]	; 0x900
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e26e:	f8d0 6808 	ldr.w	r6, [r0, #2056]	; 0x808
 800e272:	f416 7f80 	tst.w	r6, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e276:	682e      	ldr	r6, [r5, #0]
 800e278:	bf0c      	ite	eq
 800e27a:	f046 5600 	orreq.w	r6, r6, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e27e:	f046 5680 	orrne.w	r6, r6, #268435456	; 0x10000000
 800e282:	602e      	str	r6, [r5, #0]
  if (dma == 0U)
 800e284:	2a00      	cmp	r2, #0
 800e286:	f47f af6a 	bne.w	800e15e <USB_EPStartXfer+0xe6>
    count32b = ((uint32_t)len + 3U) / 4U;
 800e28a:	b29b      	uxth	r3, r3
 800e28c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800e28e:	089a      	lsrs	r2, r3, #2
 800e290:	f43f af65 	beq.w	800e15e <USB_EPStartXfer+0xe6>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e294:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e296:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800e29a:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 800e29e:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800e2a2:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800e2a6:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e2a8:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800e2aa:	d1fa      	bne.n	800e2a2 <USB_EPStartXfer+0x22a>
 800e2ac:	e757      	b.n	800e15e <USB_EPStartXfer+0xe6>
      if ((uint32_t)ep->dma_addr != 0U)
 800e2ae:	69cb      	ldr	r3, [r1, #28]
 800e2b0:	b95b      	cbnz	r3, 800e2ca <USB_EPStartXfer+0x252>
      if (ep->type == EP_TYPE_ISOC)
 800e2b2:	2f01      	cmp	r7, #1
 800e2b4:	d011      	beq.n	800e2da <USB_EPStartXfer+0x262>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e2b6:	682b      	ldr	r3, [r5, #0]
}
 800e2b8:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e2ba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e2be:	602b      	str	r3, [r5, #0]
}
 800e2c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800e2c4:	69cb      	ldr	r3, [r1, #28]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d0f5      	beq.n	800e2b6 <USB_EPStartXfer+0x23e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e2ca:	616b      	str	r3, [r5, #20]
 800e2cc:	e7f1      	b.n	800e2b2 <USB_EPStartXfer+0x23a>
          ep->xfer_len = ep->maxpacket;
 800e2ce:	463b      	mov	r3, r7
 800e2d0:	610f      	str	r7, [r1, #16]
 800e2d2:	e75c      	b.n	800e18e <USB_EPStartXfer+0x116>
      if ((uint32_t)ep->dma_addr != 0U)
 800e2d4:	69cb      	ldr	r3, [r1, #28]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d1f7      	bne.n	800e2ca <USB_EPStartXfer+0x252>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e2da:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800e2de:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e2e2:	682b      	ldr	r3, [r5, #0]
 800e2e4:	bf0c      	ite	eq
 800e2e6:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e2ea:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800e2ee:	602b      	str	r3, [r5, #0]
 800e2f0:	e7e1      	b.n	800e2b6 <USB_EPStartXfer+0x23e>
 800e2f2:	bf00      	nop
 800e2f4:	fff80000 	.word	0xfff80000
 800e2f8:	e007ffff 	.word	0xe007ffff
 800e2fc:	1ff80000 	.word	0x1ff80000

0800e300 <USB_EPStopXfer>:
  __IO uint32_t count = 0U;
 800e300:	2300      	movs	r3, #0
{
 800e302:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800e304:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800e306:	784b      	ldrb	r3, [r1, #1]
 800e308:	2b01      	cmp	r3, #1
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e30a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800e30c:	d020      	beq.n	800e350 <USB_EPStopXfer+0x50>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e30e:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800e312:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800e316:	6803      	ldr	r3, [r0, #0]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	db02      	blt.n	800e322 <USB_EPStopXfer+0x22>
  HAL_StatusTypeDef ret = HAL_OK;
 800e31c:	2000      	movs	r0, #0
}
 800e31e:	b002      	add	sp, #8
 800e320:	4770      	bx	lr
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800e322:	6803      	ldr	r3, [r0, #0]
        if (count > 10000U)
 800e324:	f242 7210 	movw	r2, #10000	; 0x2710
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800e328:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e32c:	6003      	str	r3, [r0, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800e32e:	6803      	ldr	r3, [r0, #0]
 800e330:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e334:	6003      	str	r3, [r0, #0]
 800e336:	e002      	b.n	800e33e <USB_EPStopXfer+0x3e>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800e338:	6803      	ldr	r3, [r0, #0]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	daee      	bge.n	800e31c <USB_EPStopXfer+0x1c>
        count++;
 800e33e:	9b01      	ldr	r3, [sp, #4]
 800e340:	3301      	adds	r3, #1
 800e342:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800e344:	9b01      	ldr	r3, [sp, #4]
 800e346:	4293      	cmp	r3, r2
 800e348:	d9f6      	bls.n	800e338 <USB_EPStopXfer+0x38>
          ret = HAL_ERROR;
 800e34a:	2001      	movs	r0, #1
}
 800e34c:	b002      	add	sp, #8
 800e34e:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e350:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 800e354:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	2a00      	cmp	r2, #0
 800e35c:	dade      	bge.n	800e31c <USB_EPStopXfer+0x1c>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800e35e:	681a      	ldr	r2, [r3, #0]
        if (count > 10000U)
 800e360:	f242 7110 	movw	r1, #10000	; 0x2710
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800e364:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800e368:	601a      	str	r2, [r3, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e370:	601a      	str	r2, [r3, #0]
 800e372:	e002      	b.n	800e37a <USB_EPStopXfer+0x7a>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800e374:	681a      	ldr	r2, [r3, #0]
 800e376:	2a00      	cmp	r2, #0
 800e378:	dad0      	bge.n	800e31c <USB_EPStopXfer+0x1c>
        count++;
 800e37a:	9a01      	ldr	r2, [sp, #4]
 800e37c:	3201      	adds	r2, #1
 800e37e:	9201      	str	r2, [sp, #4]
        if (count > 10000U)
 800e380:	9a01      	ldr	r2, [sp, #4]
 800e382:	428a      	cmp	r2, r1
 800e384:	d9f6      	bls.n	800e374 <USB_EPStopXfer+0x74>
 800e386:	e7e0      	b.n	800e34a <USB_EPStopXfer+0x4a>

0800e388 <USB_WritePacket>:
{
 800e388:	b410      	push	{r4}
 800e38a:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800e38e:	b964      	cbnz	r4, 800e3aa <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800e390:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800e392:	089b      	lsrs	r3, r3, #2
 800e394:	d009      	beq.n	800e3aa <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e396:	3201      	adds	r2, #1
 800e398:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800e39c:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800e3a0:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800e3a4:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e3a6:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800e3a8:	d1fa      	bne.n	800e3a0 <USB_WritePacket+0x18>
}
 800e3aa:	2000      	movs	r0, #0
 800e3ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3b0:	4770      	bx	lr
 800e3b2:	bf00      	nop

0800e3b4 <USB_ReadPacket>:
  for (i = 0U; i < count32b; i++)
 800e3b4:	ea5f 0c92 	movs.w	ip, r2, lsr #2
{
 800e3b8:	b570      	push	{r4, r5, r6, lr}
 800e3ba:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 800e3bc:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 800e3c0:	d01c      	beq.n	800e3fc <USB_ReadPacket+0x48>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e3c2:	f500 5e80 	add.w	lr, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800e3c6:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e3cc:	f8de 4000 	ldr.w	r4, [lr]
  for (i = 0U; i < count32b; i++)
 800e3d0:	459c      	cmp	ip, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e3d2:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800e3d6:	d1f8      	bne.n	800e3ca <USB_ReadPacket+0x16>
    pDest++;
 800e3d8:	eb01 008c 	add.w	r0, r1, ip, lsl #2
  if (remaining_bytes != 0U)
 800e3dc:	b16e      	cbz	r6, 800e3fa <USB_ReadPacket+0x46>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e3de:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
      remaining_bytes--;
 800e3e2:	1e73      	subs	r3, r6, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e3e4:	682a      	ldr	r2, [r5, #0]
      remaining_bytes--;
 800e3e6:	b29b      	uxth	r3, r3
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e3e8:	7002      	strb	r2, [r0, #0]
    } while (remaining_bytes != 0U);
 800e3ea:	b12b      	cbz	r3, 800e3f8 <USB_ReadPacket+0x44>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e3ec:	0a11      	lsrs	r1, r2, #8
    } while (remaining_bytes != 0U);
 800e3ee:	2b01      	cmp	r3, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e3f0:	7041      	strb	r1, [r0, #1]
    } while (remaining_bytes != 0U);
 800e3f2:	d001      	beq.n	800e3f8 <USB_ReadPacket+0x44>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e3f4:	0c12      	lsrs	r2, r2, #16
 800e3f6:	7082      	strb	r2, [r0, #2]
      pDest++;
 800e3f8:	4430      	add	r0, r6
}
 800e3fa:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 800e3fc:	4608      	mov	r0, r1
 800e3fe:	e7ed      	b.n	800e3dc <USB_ReadPacket+0x28>

0800e400 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800e400:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800e402:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800e404:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e406:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800e40a:	d00c      	beq.n	800e426 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e40c:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800e410:	b10b      	cbz	r3, 800e416 <USB_EPSetStall+0x16>
 800e412:	2a00      	cmp	r2, #0
 800e414:	da14      	bge.n	800e440 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800e416:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800e41a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e41e:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800e422:	2000      	movs	r0, #0
 800e424:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e426:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800e42a:	2a00      	cmp	r2, #0
 800e42c:	db00      	blt.n	800e430 <USB_EPSetStall+0x30>
 800e42e:	b973      	cbnz	r3, 800e44e <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800e430:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800e434:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e438:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800e43c:	2000      	movs	r0, #0
 800e43e:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800e440:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800e444:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e448:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800e44c:	e7e3      	b.n	800e416 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800e44e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800e452:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e456:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800e45a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800e45e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e462:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800e466:	e7e9      	b.n	800e43c <USB_EPSetStall+0x3c>

0800e468 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800e468:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800e46a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800e46c:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800e46e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800e472:	d013      	beq.n	800e49c <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800e474:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800e478:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e47c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e480:	790b      	ldrb	r3, [r1, #4]
 800e482:	3b02      	subs	r3, #2
 800e484:	2b01      	cmp	r3, #1
 800e486:	d901      	bls.n	800e48c <USB_EPClearStall+0x24>
}
 800e488:	2000      	movs	r0, #0
 800e48a:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e48c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800e490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e494:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800e498:	2000      	movs	r0, #0
 800e49a:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800e49c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800e4a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e4a4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e4a8:	790b      	ldrb	r3, [r1, #4]
 800e4aa:	3b02      	subs	r3, #2
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d8eb      	bhi.n	800e488 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e4b0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800e4b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e4b8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800e4bc:	2000      	movs	r0, #0
 800e4be:	4770      	bx	lr

0800e4c0 <USB_SetDevAddress>:
{
 800e4c0:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e4c2:	0109      	lsls	r1, r1, #4
}
 800e4c4:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e4c6:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e4ca:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e4ce:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800e4d2:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e4d6:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800e4da:	4311      	orrs	r1, r2
 800e4dc:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800e4e0:	4770      	bx	lr
 800e4e2:	bf00      	nop

0800e4e4 <USB_DevConnect>:
{
 800e4e4:	4603      	mov	r3, r0
}
 800e4e6:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e4e8:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e4ec:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e4f0:	f022 0203 	bic.w	r2, r2, #3
 800e4f4:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e4f8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800e4fc:	f023 0302 	bic.w	r3, r3, #2
 800e500:	604b      	str	r3, [r1, #4]
}
 800e502:	4770      	bx	lr

0800e504 <USB_DevDisconnect>:
{
 800e504:	4603      	mov	r3, r0
}
 800e506:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e508:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e50c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e510:	f022 0203 	bic.w	r2, r2, #3
 800e514:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e518:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800e51c:	f043 0302 	orr.w	r3, r3, #2
 800e520:	604b      	str	r3, [r1, #4]
}
 800e522:	4770      	bx	lr

0800e524 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800e524:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800e526:	6980      	ldr	r0, [r0, #24]
}
 800e528:	4010      	ands	r0, r2
 800e52a:	4770      	bx	lr

0800e52c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800e52c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e530:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800e534:	4018      	ands	r0, r3
}
 800e536:	0c00      	lsrs	r0, r0, #16
 800e538:	4770      	bx	lr
 800e53a:	bf00      	nop

0800e53c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800e53c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e540:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800e544:	4018      	ands	r0, r3
}
 800e546:	b280      	uxth	r0, r0
 800e548:	4770      	bx	lr
 800e54a:	bf00      	nop

0800e54c <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e54c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e550:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e554:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e558:	6940      	ldr	r0, [r0, #20]
}
 800e55a:	4010      	ands	r0, r2
 800e55c:	4770      	bx	lr
 800e55e:	bf00      	nop

0800e560 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800e560:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e564:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e568:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e56c:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e570:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e574:	40cb      	lsrs	r3, r1
 800e576:	01db      	lsls	r3, r3, #7
 800e578:	b2db      	uxtb	r3, r3
 800e57a:	4313      	orrs	r3, r2
}
 800e57c:	4018      	ands	r0, r3
 800e57e:	4770      	bx	lr

0800e580 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800e580:	6940      	ldr	r0, [r0, #20]
}
 800e582:	f000 0001 	and.w	r0, r0, #1
 800e586:	4770      	bx	lr

0800e588 <USB_ActivateSetup>:
{
 800e588:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e58a:	4a09      	ldr	r2, [pc, #36]	; (800e5b0 <USB_ActivateSetup+0x28>)
}
 800e58c:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e58e:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800e592:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e594:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800e598:	4022      	ands	r2, r4
}
 800e59a:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e59e:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e5a2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800e5a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e5aa:	604b      	str	r3, [r1, #4]
}
 800e5ac:	4770      	bx	lr
 800e5ae:	bf00      	nop
 800e5b0:	fffff800 	.word	0xfffff800

0800e5b4 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e5b4:	4b14      	ldr	r3, [pc, #80]	; (800e608 <USB_EP0_OutStart+0x54>)
{
 800e5b6:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e5b8:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e5ba:	429c      	cmp	r4, r3
 800e5bc:	d81a      	bhi.n	800e5f4 <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e5be:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e5c2:	2300      	movs	r3, #0
  if (dma == 1U)
 800e5c4:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e5c6:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e5c8:	6903      	ldr	r3, [r0, #16]
 800e5ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e5ce:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e5d0:	6903      	ldr	r3, [r0, #16]
 800e5d2:	f043 0318 	orr.w	r3, r3, #24
 800e5d6:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e5d8:	6903      	ldr	r3, [r0, #16]
 800e5da:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800e5de:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800e5e0:	d104      	bne.n	800e5ec <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800e5e2:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800e5e4:	6803      	ldr	r3, [r0, #0]
 800e5e6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800e5ea:	6003      	str	r3, [r0, #0]
}
 800e5ec:	2000      	movs	r0, #0
 800e5ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e5f2:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e5f4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800e5f8:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	dae0      	bge.n	800e5c2 <USB_EP0_OutStart+0xe>
}
 800e600:	2000      	movs	r0, #0
 800e602:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e606:	4770      	bx	lr
 800e608:	4f54300a 	.word	0x4f54300a

0800e60c <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e60c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800e610:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
 800e614:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e616:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0

  if (hcdc == NULL)
 800e61a:	b194      	cbz	r4, 800e642 <USBD_CDC_EP0_RxReady+0x36>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e61c:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
 800e620:	b16b      	cbz	r3, 800e63e <USBD_CDC_EP0_RxReady+0x32>
 800e622:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800e626:	28ff      	cmp	r0, #255	; 0xff
 800e628:	d009      	beq.n	800e63e <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e62a:	689b      	ldr	r3, [r3, #8]
 800e62c:	4621      	mov	r1, r4
 800e62e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800e632:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800e634:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800e636:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800e638:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800e63c:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800e63e:	2000      	movs	r0, #0
}
 800e640:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800e642:	2003      	movs	r0, #3
}
 800e644:	bd10      	pop	{r4, pc}
 800e646:	bf00      	nop

0800e648 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e648:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e64a:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800e64c:	4801      	ldr	r0, [pc, #4]	; (800e654 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e64e:	801a      	strh	r2, [r3, #0]
}
 800e650:	4770      	bx	lr
 800e652:	bf00      	nop
 800e654:	2400039c 	.word	0x2400039c

0800e658 <USBD_CDC_GetFSCfgDesc>:
{
 800e658:	b570      	push	{r4, r5, r6, lr}
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e65a:	2182      	movs	r1, #130	; 0x82
{
 800e65c:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e65e:	480f      	ldr	r0, [pc, #60]	; (800e69c <USBD_CDC_GetFSCfgDesc+0x44>)
 800e660:	f000 fbf8 	bl	800ee54 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e664:	2101      	movs	r1, #1
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e666:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e668:	480c      	ldr	r0, [pc, #48]	; (800e69c <USBD_CDC_GetFSCfgDesc+0x44>)
 800e66a:	f000 fbf3 	bl	800ee54 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e66e:	2181      	movs	r1, #129	; 0x81
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e670:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e672:	480a      	ldr	r0, [pc, #40]	; (800e69c <USBD_CDC_GetFSCfgDesc+0x44>)
 800e674:	f000 fbee 	bl	800ee54 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800e678:	b10d      	cbz	r5, 800e67e <USBD_CDC_GetFSCfgDesc+0x26>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e67a:	2210      	movs	r2, #16
 800e67c:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800e67e:	b11c      	cbz	r4, 800e688 <USBD_CDC_GetFSCfgDesc+0x30>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e680:	2100      	movs	r1, #0
 800e682:	2240      	movs	r2, #64	; 0x40
 800e684:	7161      	strb	r1, [r4, #5]
 800e686:	7122      	strb	r2, [r4, #4]
  if (pEpInDesc != NULL)
 800e688:	b118      	cbz	r0, 800e692 <USBD_CDC_GetFSCfgDesc+0x3a>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e68a:	2100      	movs	r1, #0
 800e68c:	2240      	movs	r2, #64	; 0x40
 800e68e:	7141      	strb	r1, [r0, #5]
 800e690:	7102      	strb	r2, [r0, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e692:	2343      	movs	r3, #67	; 0x43
}
 800e694:	4801      	ldr	r0, [pc, #4]	; (800e69c <USBD_CDC_GetFSCfgDesc+0x44>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e696:	8033      	strh	r3, [r6, #0]
}
 800e698:	bd70      	pop	{r4, r5, r6, pc}
 800e69a:	bf00      	nop
 800e69c:	24000358 	.word	0x24000358

0800e6a0 <USBD_CDC_GetHSCfgDesc>:
{
 800e6a0:	b570      	push	{r4, r5, r6, lr}
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e6a2:	2182      	movs	r1, #130	; 0x82
{
 800e6a4:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e6a6:	480f      	ldr	r0, [pc, #60]	; (800e6e4 <USBD_CDC_GetHSCfgDesc+0x44>)
 800e6a8:	f000 fbd4 	bl	800ee54 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e6ac:	2101      	movs	r1, #1
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e6ae:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e6b0:	480c      	ldr	r0, [pc, #48]	; (800e6e4 <USBD_CDC_GetHSCfgDesc+0x44>)
 800e6b2:	f000 fbcf 	bl	800ee54 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e6b6:	2181      	movs	r1, #129	; 0x81
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e6b8:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e6ba:	480a      	ldr	r0, [pc, #40]	; (800e6e4 <USBD_CDC_GetHSCfgDesc+0x44>)
 800e6bc:	f000 fbca 	bl	800ee54 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800e6c0:	b10d      	cbz	r5, 800e6c6 <USBD_CDC_GetHSCfgDesc+0x26>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e6c2:	2210      	movs	r2, #16
 800e6c4:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800e6c6:	b11c      	cbz	r4, 800e6d0 <USBD_CDC_GetHSCfgDesc+0x30>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e6c8:	2100      	movs	r1, #0
 800e6ca:	2202      	movs	r2, #2
 800e6cc:	7121      	strb	r1, [r4, #4]
 800e6ce:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800e6d0:	b118      	cbz	r0, 800e6da <USBD_CDC_GetHSCfgDesc+0x3a>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e6d2:	2100      	movs	r1, #0
 800e6d4:	2202      	movs	r2, #2
 800e6d6:	7101      	strb	r1, [r0, #4]
 800e6d8:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e6da:	2343      	movs	r3, #67	; 0x43
}
 800e6dc:	4801      	ldr	r0, [pc, #4]	; (800e6e4 <USBD_CDC_GetHSCfgDesc+0x44>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e6de:	8033      	strh	r3, [r6, #0]
}
 800e6e0:	bd70      	pop	{r4, r5, r6, pc}
 800e6e2:	bf00      	nop
 800e6e4:	24000358 	.word	0x24000358

0800e6e8 <USBD_CDC_DataOut>:
{
 800e6e8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e6ea:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800e6ee:	33b0      	adds	r3, #176	; 0xb0
 800e6f0:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e6f4:	b195      	cbz	r5, 800e71c <USBD_CDC_DataOut+0x34>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e6f6:	4604      	mov	r4, r0
 800e6f8:	f001 f9f2 	bl	800fae0 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e6fc:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800e700:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e704:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e708:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800e70c:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800e710:	f8d4 32c4 	ldr.w	r3, [r4, #708]	; 0x2c4
 800e714:	68db      	ldr	r3, [r3, #12]
 800e716:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800e718:	2000      	movs	r0, #0
}
 800e71a:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800e71c:	2003      	movs	r0, #3
}
 800e71e:	bd38      	pop	{r3, r4, r5, pc}

0800e720 <USBD_CDC_DataIn>:
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e720:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800e724:	eb00 0c83 	add.w	ip, r0, r3, lsl #2
{
 800e728:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e72a:	f8dc 52c0 	ldr.w	r5, [ip, #704]	; 0x2c0
 800e72e:	b36d      	cbz	r5, 800e78c <USBD_CDC_DataIn+0x6c>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e730:	f001 0e0f 	and.w	lr, r1, #15
 800e734:	460a      	mov	r2, r1
 800e736:	eb0e 068e 	add.w	r6, lr, lr, lsl #2
 800e73a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800e73e:	69b3      	ldr	r3, [r6, #24]
 800e740:	b96b      	cbnz	r3, 800e75e <USBD_CDC_DataIn+0x3e>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e742:	f8dc 32c4 	ldr.w	r3, [ip, #708]	; 0x2c4
    hcdc->TxState = 0U;
 800e746:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e748:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800e74a:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e74e:	b1db      	cbz	r3, 800e788 <USBD_CDC_DataIn+0x68>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e750:	f505 7104 	add.w	r1, r5, #528	; 0x210
 800e754:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 800e758:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800e75a:	4620      	mov	r0, r4
}
 800e75c:	bd70      	pop	{r4, r5, r6, pc}
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e75e:	f8d0 42c8 	ldr.w	r4, [r0, #712]	; 0x2c8
 800e762:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 800e766:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
 800e76a:	f8de 4044 	ldr.w	r4, [lr, #68]	; 0x44
 800e76e:	fbb3 fef4 	udiv	lr, r3, r4
 800e772:	fb04 341e 	mls	r4, r4, lr, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e776:	2c00      	cmp	r4, #0
 800e778:	d1e3      	bne.n	800e742 <USBD_CDC_DataIn+0x22>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e77a:	4623      	mov	r3, r4
 800e77c:	4622      	mov	r2, r4
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e77e:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e780:	f001 f992 	bl	800faa8 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800e784:	4620      	mov	r0, r4
}
 800e786:	bd70      	pop	{r4, r5, r6, pc}
  return (uint8_t)USBD_OK;
 800e788:	4618      	mov	r0, r3
}
 800e78a:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 800e78c:	2003      	movs	r0, #3
}
 800e78e:	bd70      	pop	{r4, r5, r6, pc}

0800e790 <USBD_CDC_Setup>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e790:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800e794:	eb00 0383 	add.w	r3, r0, r3, lsl #2
{
 800e798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e79a:	4604      	mov	r4, r0
 800e79c:	b083      	sub	sp, #12
  uint8_t ifalt = 0U;
 800e79e:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e7a0:	f8d3 72c0 	ldr.w	r7, [r3, #704]	; 0x2c0
  uint8_t ifalt = 0U;
 800e7a4:	f88d 0005 	strb.w	r0, [sp, #5]
  uint16_t status_info = 0U;
 800e7a8:	f8ad 0006 	strh.w	r0, [sp, #6]
  if (hcdc == NULL)
 800e7ac:	2f00      	cmp	r7, #0
 800e7ae:	d066      	beq.n	800e87e <USBD_CDC_Setup+0xee>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e7b0:	f891 c000 	ldrb.w	ip, [r1]
 800e7b4:	460d      	mov	r5, r1
 800e7b6:	f01c 0660 	ands.w	r6, ip, #96	; 0x60
 800e7ba:	d01d      	beq.n	800e7f8 <USBD_CDC_Setup+0x68>
 800e7bc:	2e20      	cmp	r6, #32
 800e7be:	d007      	beq.n	800e7d0 <USBD_CDC_Setup+0x40>
          USBD_CtlError(pdev, req);
 800e7c0:	4629      	mov	r1, r5
 800e7c2:	4620      	mov	r0, r4
          ret = USBD_FAIL;
 800e7c4:	2603      	movs	r6, #3
          USBD_CtlError(pdev, req);
 800e7c6:	f000 fe09 	bl	800f3dc <USBD_CtlError>
}
 800e7ca:	4630      	mov	r0, r6
 800e7cc:	b003      	add	sp, #12
 800e7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength != 0U)
 800e7d0:	88ca      	ldrh	r2, [r1, #6]
 800e7d2:	b37a      	cbz	r2, 800e834 <USBD_CDC_Setup+0xa4>
        if ((req->bmRequest & 0x80U) != 0U)
 800e7d4:	f01c 0f80 	tst.w	ip, #128	; 0x80
 800e7d8:	d155      	bne.n	800e886 <USBD_CDC_Setup+0xf6>
          hcdc->CmdOpCode = req->bRequest;
 800e7da:	784b      	ldrb	r3, [r1, #1]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e7dc:	2a3f      	cmp	r2, #63	; 0x3f
          hcdc->CmdOpCode = req->bRequest;
 800e7de:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e7e2:	d960      	bls.n	800e8a6 <USBD_CDC_Setup+0x116>
 800e7e4:	2340      	movs	r3, #64	; 0x40
 800e7e6:	461a      	mov	r2, r3
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e7e8:	4639      	mov	r1, r7
 800e7ea:	4620      	mov	r0, r4
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800e7ec:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800e7f0:	2600      	movs	r6, #0
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800e7f2:	f000 fe41 	bl	800f478 <USBD_CtlPrepareRx>
 800e7f6:	e7e8      	b.n	800e7ca <USBD_CDC_Setup+0x3a>
      switch (req->bRequest)
 800e7f8:	784b      	ldrb	r3, [r1, #1]
 800e7fa:	2b0b      	cmp	r3, #11
 800e7fc:	d8e0      	bhi.n	800e7c0 <USBD_CDC_Setup+0x30>
 800e7fe:	a201      	add	r2, pc, #4	; (adr r2, 800e804 <USBD_CDC_Setup+0x74>)
 800e800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e804:	0800e867 	.word	0x0800e867
 800e808:	0800e7cb 	.word	0x0800e7cb
 800e80c:	0800e7c1 	.word	0x0800e7c1
 800e810:	0800e7c1 	.word	0x0800e7c1
 800e814:	0800e7c1 	.word	0x0800e7c1
 800e818:	0800e7c1 	.word	0x0800e7c1
 800e81c:	0800e7c1 	.word	0x0800e7c1
 800e820:	0800e7c1 	.word	0x0800e7c1
 800e824:	0800e7c1 	.word	0x0800e7c1
 800e828:	0800e7c1 	.word	0x0800e7c1
 800e82c:	0800e851 	.word	0x0800e851
 800e830:	0800e847 	.word	0x0800e847
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e834:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
  USBD_StatusTypeDef ret = USBD_OK;
 800e838:	4616      	mov	r6, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e83a:	7848      	ldrb	r0, [r1, #1]
 800e83c:	689b      	ldr	r3, [r3, #8]
 800e83e:	4798      	blx	r3
}
 800e840:	4630      	mov	r0, r6
 800e842:	b003      	add	sp, #12
 800e844:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e846:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800e84a:	2b03      	cmp	r3, #3
 800e84c:	d0bd      	beq.n	800e7ca <USBD_CDC_Setup+0x3a>
 800e84e:	e7b7      	b.n	800e7c0 <USBD_CDC_Setup+0x30>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e850:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800e854:	2b03      	cmp	r3, #3
 800e856:	d1b3      	bne.n	800e7c0 <USBD_CDC_Setup+0x30>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e858:	2201      	movs	r2, #1
 800e85a:	f10d 0105 	add.w	r1, sp, #5
 800e85e:	4620      	mov	r0, r4
 800e860:	f000 fdf2 	bl	800f448 <USBD_CtlSendData>
 800e864:	e7b1      	b.n	800e7ca <USBD_CDC_Setup+0x3a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e866:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 800e86a:	2a03      	cmp	r2, #3
 800e86c:	d1a8      	bne.n	800e7c0 <USBD_CDC_Setup+0x30>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e86e:	2202      	movs	r2, #2
 800e870:	f10d 0106 	add.w	r1, sp, #6
 800e874:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800e876:	461e      	mov	r6, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e878:	f000 fde6 	bl	800f448 <USBD_CtlSendData>
 800e87c:	e7a5      	b.n	800e7ca <USBD_CDC_Setup+0x3a>
    return (uint8_t)USBD_FAIL;
 800e87e:	2603      	movs	r6, #3
}
 800e880:	4630      	mov	r0, r6
 800e882:	b003      	add	sp, #12
 800e884:	bdf0      	pop	{r4, r5, r6, r7, pc}
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e886:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e88a:	4639      	mov	r1, r7
  USBD_StatusTypeDef ret = USBD_OK;
 800e88c:	4606      	mov	r6, r0
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800e88e:	7868      	ldrb	r0, [r5, #1]
 800e890:	689b      	ldr	r3, [r3, #8]
 800e892:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e894:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e896:	4639      	mov	r1, r7
 800e898:	4620      	mov	r0, r4
 800e89a:	2a07      	cmp	r2, #7
 800e89c:	bf28      	it	cs
 800e89e:	2207      	movcs	r2, #7
 800e8a0:	f000 fdd2 	bl	800f448 <USBD_CtlSendData>
 800e8a4:	e791      	b.n	800e7ca <USBD_CDC_Setup+0x3a>
 800e8a6:	b2d3      	uxtb	r3, r2
 800e8a8:	e79e      	b.n	800e7e8 <USBD_CDC_Setup+0x58>
 800e8aa:	bf00      	nop

0800e8ac <USBD_CDC_DeInit>:
{
 800e8ac:	b538      	push	{r3, r4, r5, lr}
 800e8ae:	4604      	mov	r4, r0
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e8b0:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800e8b2:	2181      	movs	r1, #129	; 0x81
 800e8b4:	f001 f8ac 	bl	800fa10 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e8b8:	2101      	movs	r1, #1
 800e8ba:	4620      	mov	r0, r4
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800e8bc:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800e8be:	f001 f8a7 	bl	800fa10 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e8c2:	2182      	movs	r1, #130	; 0x82
 800e8c4:	4620      	mov	r0, r4
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800e8c6:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800e8ca:	f001 f8a1 	bl	800fa10 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800e8ce:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800e8d2:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800e8d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e8d8:	f8d3 22c0 	ldr.w	r2, [r3, #704]	; 0x2c0
 800e8dc:	b18a      	cbz	r2, 800e902 <USBD_CDC_DeInit+0x56>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800e8de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e8e2:	685b      	ldr	r3, [r3, #4]
 800e8e4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800e8e6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800e8ea:	33b0      	adds	r3, #176	; 0xb0
 800e8ec:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800e8f0:	f001 f8fe 	bl	800faf0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e8f4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800e8f8:	33b0      	adds	r3, #176	; 0xb0
 800e8fa:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800e8fe:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800e902:	2000      	movs	r0, #0
 800e904:	bd38      	pop	{r3, r4, r5, pc}
 800e906:	bf00      	nop

0800e908 <USBD_CDC_Init>:
{
 800e908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e90c:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e90e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e912:	f001 f8e9 	bl	800fae8 <USBD_static_malloc>
  if (hcdc == NULL)
 800e916:	4605      	mov	r5, r0
 800e918:	2800      	cmp	r0, #0
 800e91a:	d05b      	beq.n	800e9d4 <USBD_CDC_Init+0xcc>
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800e91c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800e920:	2100      	movs	r1, #0
 800e922:	f002 fa4d 	bl	8010dc0 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800e926:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800e92a:	33b0      	adds	r3, #176	; 0xb0
 800e92c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e930:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800e932:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e936:	b3cb      	cbz	r3, 800e9ac <USBD_CDC_Init+0xa4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e938:	2340      	movs	r3, #64	; 0x40
 800e93a:	2202      	movs	r2, #2
 800e93c:	2181      	movs	r1, #129	; 0x81
 800e93e:	4620      	mov	r0, r4
 800e940:	f001 f854 	bl	800f9ec <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e944:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e946:	2340      	movs	r3, #64	; 0x40
 800e948:	4631      	mov	r1, r6
 800e94a:	2202      	movs	r2, #2
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e94c:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e94e:	4620      	mov	r0, r4
 800e950:	f001 f84c 	bl	800f9ec <USBD_LL_OpenEP>
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e954:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e956:	2203      	movs	r2, #3
 800e958:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800e95a:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e95e:	4620      	mov	r0, r4
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e960:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e964:	2308      	movs	r3, #8
 800e966:	f001 f841 	bl	800f9ec <USBD_LL_OpenEP>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e96a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  hcdc->RxBuffer = NULL;
 800e96e:	2600      	movs	r6, #0
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800e970:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e974:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800e978:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e97c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
  hcdc->RxBuffer = NULL;
 800e980:	f8c5 6204 	str.w	r6, [r5, #516]	; 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4798      	blx	r3
  if (hcdc->RxBuffer == NULL)
 800e988:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  hcdc->TxState = 0U;
 800e98c:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800e990:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
  if (hcdc->RxBuffer == NULL)
 800e994:	b33a      	cbz	r2, 800e9e6 <USBD_CDC_Init+0xde>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e996:	7c27      	ldrb	r7, [r4, #16]
 800e998:	b99f      	cbnz	r7, 800e9c2 <USBD_CDC_Init+0xba>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e99a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e99e:	4641      	mov	r1, r8
 800e9a0:	4620      	mov	r0, r4
 800e9a2:	f001 f88f 	bl	800fac4 <USBD_LL_PrepareReceive>
}
 800e9a6:	4638      	mov	r0, r7
 800e9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800e9ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e9b0:	2202      	movs	r2, #2
 800e9b2:	2181      	movs	r1, #129	; 0x81
 800e9b4:	4620      	mov	r0, r4
 800e9b6:	f001 f819 	bl	800f9ec <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800e9ba:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800e9bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e9c0:	e7c2      	b.n	800e948 <USBD_CDC_Init+0x40>
  return (uint8_t)USBD_OK;
 800e9c2:	4637      	mov	r7, r6
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e9c4:	2340      	movs	r3, #64	; 0x40
 800e9c6:	4641      	mov	r1, r8
 800e9c8:	4620      	mov	r0, r4
 800e9ca:	f001 f87b 	bl	800fac4 <USBD_LL_PrepareReceive>
}
 800e9ce:	4638      	mov	r0, r7
 800e9d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e9d4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
    return (uint8_t)USBD_EMEM;
 800e9d8:	2702      	movs	r7, #2
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800e9da:	33b0      	adds	r3, #176	; 0xb0
 800e9dc:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
}
 800e9e0:	4638      	mov	r0, r7
 800e9e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800e9e6:	2702      	movs	r7, #2
 800e9e8:	e7dd      	b.n	800e9a6 <USBD_CDC_Init+0x9e>
 800e9ea:	bf00      	nop

0800e9ec <USBD_CDC_GetOtherSpeedCfgDesc>:
 800e9ec:	b570      	push	{r4, r5, r6, lr}
 800e9ee:	2182      	movs	r1, #130	; 0x82
 800e9f0:	4606      	mov	r6, r0
 800e9f2:	480f      	ldr	r0, [pc, #60]	; (800ea30 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800e9f4:	f000 fa2e 	bl	800ee54 <USBD_GetEpDesc>
 800e9f8:	2101      	movs	r1, #1
 800e9fa:	4605      	mov	r5, r0
 800e9fc:	480c      	ldr	r0, [pc, #48]	; (800ea30 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800e9fe:	f000 fa29 	bl	800ee54 <USBD_GetEpDesc>
 800ea02:	2181      	movs	r1, #129	; 0x81
 800ea04:	4604      	mov	r4, r0
 800ea06:	480a      	ldr	r0, [pc, #40]	; (800ea30 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800ea08:	f000 fa24 	bl	800ee54 <USBD_GetEpDesc>
 800ea0c:	b10d      	cbz	r5, 800ea12 <USBD_CDC_GetOtherSpeedCfgDesc+0x26>
 800ea0e:	2210      	movs	r2, #16
 800ea10:	71aa      	strb	r2, [r5, #6]
 800ea12:	b11c      	cbz	r4, 800ea1c <USBD_CDC_GetOtherSpeedCfgDesc+0x30>
 800ea14:	2100      	movs	r1, #0
 800ea16:	2240      	movs	r2, #64	; 0x40
 800ea18:	7161      	strb	r1, [r4, #5]
 800ea1a:	7122      	strb	r2, [r4, #4]
 800ea1c:	b118      	cbz	r0, 800ea26 <USBD_CDC_GetOtherSpeedCfgDesc+0x3a>
 800ea1e:	2100      	movs	r1, #0
 800ea20:	2240      	movs	r2, #64	; 0x40
 800ea22:	7141      	strb	r1, [r0, #5]
 800ea24:	7102      	strb	r2, [r0, #4]
 800ea26:	2343      	movs	r3, #67	; 0x43
 800ea28:	4801      	ldr	r0, [pc, #4]	; (800ea30 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800ea2a:	8033      	strh	r3, [r6, #0]
 800ea2c:	bd70      	pop	{r4, r5, r6, pc}
 800ea2e:	bf00      	nop
 800ea30:	24000358 	.word	0x24000358

0800ea34 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ea34:	4603      	mov	r3, r0
  if (fops == NULL)
 800ea36:	b139      	cbz	r1, 800ea48 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 800ea38:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4

  return (uint8_t)USBD_OK;
 800ea3c:	2000      	movs	r0, #0
  pdev->pUserData[pdev->classId] = fops;
 800ea3e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800ea42:	f8c3 12c4 	str.w	r1, [r3, #708]	; 0x2c4
  return (uint8_t)USBD_OK;
 800ea46:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800ea48:	2003      	movs	r0, #3
}
 800ea4a:	4770      	bx	lr

0800ea4c <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea4c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800ea50:	33b0      	adds	r3, #176	; 0xb0
 800ea52:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ea56:	b12b      	cbz	r3, 800ea64 <USBD_CDC_SetTxBuffer+0x18>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800ea58:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800ea5a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ea5e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800ea62:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800ea64:	2003      	movs	r0, #3
}
 800ea66:	4770      	bx	lr

0800ea68 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea68:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800ea6c:	33b0      	adds	r3, #176	; 0xb0
 800ea6e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 800ea72:	b11b      	cbz	r3, 800ea7c <USBD_CDC_SetRxBuffer+0x14>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800ea74:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800ea76:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800ea7a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800ea7c:	2003      	movs	r0, #3
}
 800ea7e:	4770      	bx	lr

0800ea80 <USBD_CDC_TransmitPacket>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ea80:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800ea84:	33b0      	adds	r3, #176	; 0xb0
 800ea86:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800ea8a:	b192      	cbz	r2, 800eab2 <USBD_CDC_TransmitPacket+0x32>
{
 800ea8c:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800ea8e:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800ea92:	b10c      	cbz	r4, 800ea98 <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ea94:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800ea96:	bd10      	pop	{r4, pc}
    hcdc->TxState = 1U;
 800ea98:	2301      	movs	r3, #1
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ea9a:	2181      	movs	r1, #129	; 0x81
    hcdc->TxState = 1U;
 800ea9c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800eaa0:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800eaa4:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800eaa8:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800eaaa:	f000 fffd 	bl	800faa8 <USBD_LL_Transmit>
    ret = USBD_OK;
 800eaae:	4620      	mov	r0, r4
}
 800eab0:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800eab2:	2003      	movs	r0, #3
}
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop

0800eab8 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800eab8:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 800eabc:	32b0      	adds	r2, #176	; 0xb0
 800eabe:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
{
 800eac2:	b510      	push	{r4, lr}
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800eac4:	b19a      	cbz	r2, 800eaee <USBD_CDC_ReceivePacket+0x36>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eac6:	7c04      	ldrb	r4, [r0, #16]
 800eac8:	b144      	cbz	r4, 800eadc <USBD_CDC_ReceivePacket+0x24>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800eaca:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eacc:	2340      	movs	r3, #64	; 0x40
 800eace:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800ead2:	2101      	movs	r1, #1
 800ead4:	f000 fff6 	bl	800fac4 <USBD_LL_PrepareReceive>
}
 800ead8:	4620      	mov	r0, r4
 800eada:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800eadc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eae0:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800eae4:	2101      	movs	r1, #1
 800eae6:	f000 ffed 	bl	800fac4 <USBD_LL_PrepareReceive>
}
 800eaea:	4620      	mov	r0, r4
 800eaec:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800eaee:	2403      	movs	r4, #3
}
 800eaf0:	4620      	mov	r0, r4
 800eaf2:	bd10      	pop	{r4, pc}

0800eaf4 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800eaf4:	b178      	cbz	r0, 800eb16 <USBD_Init+0x22>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800eafc:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800eb00:	f8c0 32d0 	str.w	r3, [r0, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800eb04:	b109      	cbz	r1, 800eb0a <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800eb06:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eb0a:	2301      	movs	r3, #1
  pdev->id = id;
 800eb0c:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eb0e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800eb12:	f000 bf1d 	b.w	800f950 <USBD_LL_Init>

  return ret;
}
 800eb16:	2003      	movs	r0, #3
 800eb18:	4770      	bx	lr
 800eb1a:	bf00      	nop

0800eb1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eb1c:	b510      	push	{r4, lr}
  uint16_t len = 0U;
 800eb1e:	2300      	movs	r3, #0
{
 800eb20:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800eb22:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800eb26:	b189      	cbz	r1, 800eb4c <USBD_RegisterClass+0x30>
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800eb28:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800eb2a:	4604      	mov	r4, r0
  pdev->pClass[0] = pclass;
 800eb2c:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800eb30:	b123      	cbz	r3, 800eb3c <USBD_RegisterClass+0x20>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800eb32:	f10d 0006 	add.w	r0, sp, #6
 800eb36:	4798      	blx	r3
 800eb38:	f8c4 02d0 	str.w	r0, [r4, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800eb3c:	f8d4 32d8 	ldr.w	r3, [r4, #728]	; 0x2d8

  return USBD_OK;
 800eb40:	2000      	movs	r0, #0
  pdev->NumClasses ++;
 800eb42:	3301      	adds	r3, #1
 800eb44:	f8c4 32d8 	str.w	r3, [r4, #728]	; 0x2d8
}
 800eb48:	b002      	add	sp, #8
 800eb4a:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800eb4c:	2003      	movs	r0, #3
}
 800eb4e:	b002      	add	sp, #8
 800eb50:	bd10      	pop	{r4, pc}
 800eb52:	bf00      	nop

0800eb54 <USBD_Start>:
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800eb54:	f000 bf3c 	b.w	800f9d0 <USBD_LL_Start>

0800eb58 <USBD_SetClassConfig>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800eb58:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800eb5c:	b10b      	cbz	r3, 800eb62 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	4718      	bx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	4770      	bx	lr
 800eb66:	bf00      	nop

0800eb68 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb68:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800eb6a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800eb6e:	685b      	ldr	r3, [r3, #4]
 800eb70:	4798      	blx	r3
  {
    ret = USBD_FAIL;
 800eb72:	2800      	cmp	r0, #0
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800eb74:	bf18      	it	ne
 800eb76:	2003      	movne	r0, #3
 800eb78:	bd08      	pop	{r3, pc}
 800eb7a:	bf00      	nop

0800eb7c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800eb7c:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800eb7e:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800eb82:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800eb84:	4628      	mov	r0, r5
 800eb86:	f000 fc1d 	bl	800f3c4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;
 800eb8a:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 800eb8e:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800eb92:	2201      	movs	r2, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800eb94:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
 800eb98:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800eb9c:	f8c4 2294 	str.w	r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d009      	beq.n	800ebb8 <USBD_LL_SetupStage+0x3c>
 800eba4:	2b02      	cmp	r3, #2
 800eba6:	d013      	beq.n	800ebd0 <USBD_LL_SetupStage+0x54>
 800eba8:	b163      	cbz	r3, 800ebc4 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ebaa:	4620      	mov	r0, r4
 800ebac:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800ebb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ebb4:	f000 bf3a 	b.w	800fa2c <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ebb8:	4629      	mov	r1, r5
 800ebba:	4620      	mov	r0, r4
}
 800ebbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ebc0:	f000 bb0e 	b.w	800f1e0 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ebc4:	4629      	mov	r1, r5
 800ebc6:	4620      	mov	r0, r4
}
 800ebc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ebcc:	f000 b958 	b.w	800ee80 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ebd0:	4629      	mov	r1, r5
 800ebd2:	4620      	mov	r0, r4
}
 800ebd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ebd8:	f000 bb44 	b.w	800f264 <USBD_StdEPReq>

0800ebdc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ebdc:	b570      	push	{r4, r5, r6, lr}
 800ebde:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
  uint8_t idx;

  if (epnum == 0U)
 800ebe0:	b931      	cbnz	r1, 800ebf0 <USBD_LL_DataOutStage+0x14>
 800ebe2:	460b      	mov	r3, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ebe4:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 800ebe8:	2903      	cmp	r1, #3
 800ebea:	d010      	beq.n	800ec0e <USBD_LL_DataOutStage+0x32>
      }
    }
  }

  return USBD_OK;
}
 800ebec:	2000      	movs	r0, #0
 800ebee:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ebf0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ebf4:	2b03      	cmp	r3, #3
 800ebf6:	d1f9      	bne.n	800ebec <USBD_LL_DataOutStage+0x10>
        if (pdev->pClass[idx]->DataOut != NULL)
 800ebf8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ebfc:	699b      	ldr	r3, [r3, #24]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d0f4      	beq.n	800ebec <USBD_LL_DataOutStage+0x10>
          pdev->classId = idx;
 800ec02:	2200      	movs	r2, #0
}
 800ec04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 800ec08:	f8c0 22d4 	str.w	r2, [r0, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ec0c:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800ec0e:	e9d0 1557 	ldrd	r1, r5, [r0, #348]	; 0x15c
 800ec12:	42a9      	cmp	r1, r5
 800ec14:	d808      	bhi.n	800ec28 <USBD_LL_DataOutStage+0x4c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec16:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ec1a:	2a03      	cmp	r2, #3
 800ec1c:	d00f      	beq.n	800ec3e <USBD_LL_DataOutStage+0x62>
        (void)USBD_CtlSendStatus(pdev);
 800ec1e:	4620      	mov	r0, r4
 800ec20:	f000 fc42 	bl	800f4a8 <USBD_CtlSendStatus>
}
 800ec24:	2000      	movs	r0, #0
 800ec26:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800ec28:	1b4b      	subs	r3, r1, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ec2a:	4611      	mov	r1, r2
 800ec2c:	462a      	mov	r2, r5
 800ec2e:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800ec30:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ec34:	bf28      	it	cs
 800ec36:	461a      	movcs	r2, r3
 800ec38:	f000 fc2c 	bl	800f494 <USBD_CtlContinueRx>
 800ec3c:	e7d6      	b.n	800ebec <USBD_LL_DataOutStage+0x10>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ec3e:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800ec42:	6912      	ldr	r2, [r2, #16]
 800ec44:	2a00      	cmp	r2, #0
 800ec46:	d0ea      	beq.n	800ec1e <USBD_LL_DataOutStage+0x42>
              pdev->classId = idx;
 800ec48:	f8c0 32d4 	str.w	r3, [r0, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ec4c:	4790      	blx	r2
 800ec4e:	e7e6      	b.n	800ec1e <USBD_LL_DataOutStage+0x42>

0800ec50 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ec50:	b570      	push	{r4, r5, r6, lr}
 800ec52:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ec54:	b959      	cbnz	r1, 800ec6e <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ec56:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800ec5a:	2b02      	cmp	r3, #2
 800ec5c:	d016      	beq.n	800ec8c <USBD_LL_DataInStage+0x3c>
          (void)USBD_CtlReceiveStatus(pdev);
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ec5e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800ec62:	b113      	cbz	r3, 800ec6a <USBD_LL_DataInStage+0x1a>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800ec64:	2300      	movs	r3, #0
 800ec66:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
      }
    }
  }

  return USBD_OK;
}
 800ec6a:	2000      	movs	r0, #0
 800ec6c:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec6e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ec72:	2b03      	cmp	r3, #3
 800ec74:	d1f9      	bne.n	800ec6a <USBD_LL_DataInStage+0x1a>
        if (pdev->pClass[idx]->DataIn != NULL)
 800ec76:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ec7a:	695b      	ldr	r3, [r3, #20]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d0f4      	beq.n	800ec6a <USBD_LL_DataInStage+0x1a>
          pdev->classId = idx;
 800ec80:	2200      	movs	r2, #0
}
 800ec82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 800ec86:	f8c0 22d4 	str.w	r2, [r0, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ec8a:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800ec8c:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800ec90:	460d      	mov	r5, r1
 800ec92:	42b3      	cmp	r3, r6
 800ec94:	d810      	bhi.n	800ecb8 <USBD_LL_DataInStage+0x68>
        if ((pep->maxpacket == pep->rem_length) &&
 800ec96:	d01c      	beq.n	800ecd2 <USBD_LL_DataInStage+0x82>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec98:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800ec9c:	2b03      	cmp	r3, #3
 800ec9e:	d02b      	beq.n	800ecf8 <USBD_LL_DataInStage+0xa8>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800eca0:	2180      	movs	r1, #128	; 0x80
 800eca2:	4620      	mov	r0, r4
 800eca4:	f000 fec2 	bl	800fa2c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800eca8:	4620      	mov	r0, r4
 800ecaa:	f000 fc09 	bl	800f4c0 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode != 0U)
 800ecae:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d0d9      	beq.n	800ec6a <USBD_LL_DataInStage+0x1a>
 800ecb6:	e7d5      	b.n	800ec64 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800ecb8:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ecba:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800ecbc:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ecbe:	461a      	mov	r2, r3
 800ecc0:	f000 fbd0 	bl	800f464 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ecc4:	462b      	mov	r3, r5
 800ecc6:	462a      	mov	r2, r5
 800ecc8:	4629      	mov	r1, r5
 800ecca:	4620      	mov	r0, r4
 800eccc:	f000 fefa 	bl	800fac4 <USBD_LL_PrepareReceive>
 800ecd0:	e7c5      	b.n	800ec5e <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800ecd2:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800ecd4:	4293      	cmp	r3, r2
 800ecd6:	d8df      	bhi.n	800ec98 <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 800ecd8:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800ecdc:	429a      	cmp	r2, r3
 800ecde:	d2db      	bcs.n	800ec98 <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ece0:	460a      	mov	r2, r1
 800ece2:	f000 fbbf 	bl	800f464 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ece6:	462b      	mov	r3, r5
 800ece8:	462a      	mov	r2, r5
 800ecea:	4629      	mov	r1, r5
 800ecec:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 800ecee:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ecf2:	f000 fee7 	bl	800fac4 <USBD_LL_PrepareReceive>
 800ecf6:	e7b2      	b.n	800ec5e <USBD_LL_DataInStage+0xe>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ecf8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800ecfc:	68db      	ldr	r3, [r3, #12]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d0ce      	beq.n	800eca0 <USBD_LL_DataInStage+0x50>
              pdev->classId = 0U;
 800ed02:	2200      	movs	r2, #0
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ed04:	4620      	mov	r0, r4
              pdev->classId = 0U;
 800ed06:	f8c4 22d4 	str.w	r2, [r4, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ed0a:	4798      	blx	r3
 800ed0c:	e7c8      	b.n	800eca0 <USBD_LL_DataInStage+0x50>
 800ed0e:	bf00      	nop

0800ed10 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ed10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800ed12:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ed14:	2201      	movs	r2, #1
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ed16:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
{
 800ed1a:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ed1c:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800ed20:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800ed22:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800ed26:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800ed2a:	f880 12a0 	strb.w	r1, [r0, #672]	; 0x2a0
  if (pdev->pClass[0] != NULL)
 800ed2e:	b11b      	cbz	r3, 800ed38 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	b10b      	cbz	r3, 800ed38 <USBD_LL_Reset+0x28>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ed34:	4798      	blx	r3
 800ed36:	b9b0      	cbnz	r0, 800ed66 <USBD_LL_Reset+0x56>
  USBD_StatusTypeDef ret = USBD_OK;
 800ed38:	2700      	movs	r7, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed3a:	2340      	movs	r3, #64	; 0x40
 800ed3c:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ed3e:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed40:	4620      	mov	r0, r4

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed42:	461d      	mov	r5, r3
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed44:	4611      	mov	r1, r2
 800ed46:	f000 fe51 	bl	800f9ec <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	462b      	mov	r3, r5
 800ed4e:	2180      	movs	r1, #128	; 0x80
 800ed50:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ed52:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed56:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ed5a:	f000 fe47 	bl	800f9ec <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return ret;
}
 800ed5e:	4638      	mov	r0, r7
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ed60:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ed62:	6225      	str	r5, [r4, #32]
}
 800ed64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = USBD_FAIL;
 800ed66:	2703      	movs	r7, #3
 800ed68:	e7e7      	b.n	800ed3a <USBD_LL_Reset+0x2a>
 800ed6a:	bf00      	nop

0800ed6c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ed6c:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800ed6e:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800ed70:	7419      	strb	r1, [r3, #16]
}
 800ed72:	4770      	bx	lr

0800ed74 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ed74:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
{
 800ed78:	4603      	mov	r3, r0
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ed7a:	2a04      	cmp	r2, #4
 800ed7c:	d004      	beq.n	800ed88 <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ed7e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ed82:	b2d2      	uxtb	r2, r2
 800ed84:	f880 229d 	strb.w	r2, [r0, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ed88:	2204      	movs	r2, #4

  return USBD_OK;
}
 800ed8a:	2000      	movs	r0, #0
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ed8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
}
 800ed90:	4770      	bx	lr
 800ed92:	bf00      	nop

0800ed94 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ed94:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ed98:	2b04      	cmp	r3, #4
 800ed9a:	d104      	bne.n	800eda6 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ed9c:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800eda0:	b2db      	uxtb	r3, r3
 800eda2:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800eda6:	2000      	movs	r0, #0
 800eda8:	4770      	bx	lr
 800edaa:	bf00      	nop

0800edac <USBD_LL_SOF>:
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edac:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800edb0:	2a03      	cmp	r2, #3
 800edb2:	d001      	beq.n	800edb8 <USBD_LL_SOF+0xc>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 800edb4:	2000      	movs	r0, #0
 800edb6:	4770      	bx	lr
{
 800edb8:	b508      	push	{r3, lr}
    if (pdev->pClass[0] != NULL)
 800edba:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800edbe:	b113      	cbz	r3, 800edc6 <USBD_LL_SOF+0x1a>
      if (pdev->pClass[0]->SOF != NULL)
 800edc0:	69db      	ldr	r3, [r3, #28]
 800edc2:	b103      	cbz	r3, 800edc6 <USBD_LL_SOF+0x1a>
        (void)pdev->pClass[0]->SOF(pdev);
 800edc4:	4798      	blx	r3
}
 800edc6:	2000      	movs	r0, #0
 800edc8:	bd08      	pop	{r3, pc}
 800edca:	bf00      	nop

0800edcc <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 800edcc:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 800edd0:	32ae      	adds	r2, #174	; 0xae
 800edd2:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800edd6:	b15a      	cbz	r2, 800edf0 <USBD_LL_IsoINIncomplete+0x24>
{
 800edd8:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edda:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800edde:	2b03      	cmp	r3, #3
 800ede0:	d001      	beq.n	800ede6 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800ede2:	2000      	movs	r0, #0
}
 800ede4:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ede6:	6a13      	ldr	r3, [r2, #32]
 800ede8:	b123      	cbz	r3, 800edf4 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800edea:	4798      	blx	r3
  return USBD_OK;
 800edec:	2000      	movs	r0, #0
}
 800edee:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800edf0:	2003      	movs	r0, #3
}
 800edf2:	4770      	bx	lr
  return USBD_OK;
 800edf4:	4618      	mov	r0, r3
}
 800edf6:	bd08      	pop	{r3, pc}

0800edf8 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 800edf8:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 800edfc:	32ae      	adds	r2, #174	; 0xae
 800edfe:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800ee02:	b15a      	cbz	r2, 800ee1c <USBD_LL_IsoOUTIncomplete+0x24>
{
 800ee04:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee06:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ee0a:	2b03      	cmp	r3, #3
 800ee0c:	d001      	beq.n	800ee12 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800ee0e:	2000      	movs	r0, #0
}
 800ee10:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ee12:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800ee14:	b123      	cbz	r3, 800ee20 <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ee16:	4798      	blx	r3
  return USBD_OK;
 800ee18:	2000      	movs	r0, #0
}
 800ee1a:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800ee1c:	2003      	movs	r0, #3
}
 800ee1e:	4770      	bx	lr
  return USBD_OK;
 800ee20:	4618      	mov	r0, r3
}
 800ee22:	bd08      	pop	{r3, pc}

0800ee24 <USBD_LL_DevConnected>:
 800ee24:	2000      	movs	r0, #0
 800ee26:	4770      	bx	lr

0800ee28 <USBD_LL_DevDisconnected>:
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ee28:	2101      	movs	r1, #1
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ee2a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ee2e:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass[0] != NULL)
 800ee32:	b142      	cbz	r2, 800ee46 <USBD_LL_DevDisconnected+0x1e>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ee34:	6852      	ldr	r2, [r2, #4]
 800ee36:	7901      	ldrb	r1, [r0, #4]
{
 800ee38:	b508      	push	{r3, lr}
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ee3a:	4790      	blx	r2
 800ee3c:	b908      	cbnz	r0, 800ee42 <USBD_LL_DevDisconnected+0x1a>
  USBD_StatusTypeDef   ret = USBD_OK;
 800ee3e:	2000      	movs	r0, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800ee40:	bd08      	pop	{r3, pc}
      ret = USBD_FAIL;
 800ee42:	2003      	movs	r0, #3
}
 800ee44:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 800ee46:	2000      	movs	r0, #0
}
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop

0800ee4c <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800ee4c:	2000      	movs	r0, #0
 800ee4e:	4770      	bx	lr

0800ee50 <USBD_CoreFindEP>:
 800ee50:	2000      	movs	r0, #0
 800ee52:	4770      	bx	lr

0800ee54 <USBD_GetEpDesc>:
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_EpDescTypeDef *pEpDesc = NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ee54:	7802      	ldrb	r2, [r0, #0]
 800ee56:	f8b0 c002 	ldrh.w	ip, [r0, #2]
 800ee5a:	b293      	uxth	r3, r2
 800ee5c:	4594      	cmp	ip, r2
 800ee5e:	d803      	bhi.n	800ee68 <USBD_GetEpDesc+0x14>
 800ee60:	e00c      	b.n	800ee7c <USBD_GetEpDesc+0x28>
  {
    ptr = desc->bLength;

    while (ptr < desc->wTotalLength)
 800ee62:	459c      	cmp	ip, r3
 800ee64:	d90a      	bls.n	800ee7c <USBD_GetEpDesc+0x28>
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 800ee66:	7802      	ldrb	r2, [r0, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800ee68:	4410      	add	r0, r2
  *ptr += pnext->bLength;
 800ee6a:	4413      	add	r3, r2
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ee6c:	7842      	ldrb	r2, [r0, #1]
  *ptr += pnext->bLength;
 800ee6e:	b29b      	uxth	r3, r3
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ee70:	2a05      	cmp	r2, #5
 800ee72:	d1f6      	bne.n	800ee62 <USBD_GetEpDesc+0xe>
        if (pEpDesc->bEndpointAddress == EpAddr)
 800ee74:	7882      	ldrb	r2, [r0, #2]
 800ee76:	428a      	cmp	r2, r1
 800ee78:	d1f3      	bne.n	800ee62 <USBD_GetEpDesc+0xe>
}
 800ee7a:	4770      	bx	lr
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ee7c:	2000      	movs	r0, #0
}
 800ee7e:	4770      	bx	lr

0800ee80 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee82:	780c      	ldrb	r4, [r1, #0]
 800ee84:	b083      	sub	sp, #12
 800ee86:	460e      	mov	r6, r1
 800ee88:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ee8a:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800ee8e:	2c20      	cmp	r4, #32
 800ee90:	d00e      	beq.n	800eeb0 <USBD_StdDevReq+0x30>
 800ee92:	2c40      	cmp	r4, #64	; 0x40
 800ee94:	d00c      	beq.n	800eeb0 <USBD_StdDevReq+0x30>
 800ee96:	b1bc      	cbz	r4, 800eec8 <USBD_StdDevReq+0x48>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ee98:	2180      	movs	r1, #128	; 0x80
 800ee9a:	4628      	mov	r0, r5
 800ee9c:	f000 fdc6 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800eea0:	2100      	movs	r1, #0
 800eea2:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800eea4:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800eea6:	f000 fdc1 	bl	800fa2c <USBD_LL_StallEP>
}
 800eeaa:	4620      	mov	r0, r4
 800eeac:	b003      	add	sp, #12
 800eeae:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800eeb0:	f8d5 32d4 	ldr.w	r3, [r5, #724]	; 0x2d4
 800eeb4:	4631      	mov	r1, r6
 800eeb6:	4628      	mov	r0, r5
 800eeb8:	33ae      	adds	r3, #174	; 0xae
 800eeba:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800eebe:	689b      	ldr	r3, [r3, #8]
}
 800eec0:	b003      	add	sp, #12
 800eec2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800eec6:	4718      	bx	r3
      switch (req->bRequest)
 800eec8:	784b      	ldrb	r3, [r1, #1]
 800eeca:	2b09      	cmp	r3, #9
 800eecc:	d8e4      	bhi.n	800ee98 <USBD_StdDevReq+0x18>
 800eece:	a201      	add	r2, pc, #4	; (adr r2, 800eed4 <USBD_StdDevReq+0x54>)
 800eed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eed4:	0800ef35 	.word	0x0800ef35
 800eed8:	0800ef63 	.word	0x0800ef63
 800eedc:	0800ee99 	.word	0x0800ee99
 800eee0:	0800ef81 	.word	0x0800ef81
 800eee4:	0800ee99 	.word	0x0800ee99
 800eee8:	0800efa3 	.word	0x0800efa3
 800eeec:	0800efdb 	.word	0x0800efdb
 800eef0:	0800ee99 	.word	0x0800ee99
 800eef4:	0800f00d 	.word	0x0800f00d
 800eef8:	0800eefd 	.word	0x0800eefd
  cfgidx = (uint8_t)(req->wValue);
 800eefc:	7889      	ldrb	r1, [r1, #2]
 800eefe:	4eb3      	ldr	r6, [pc, #716]	; (800f1cc <USBD_StdDevReq+0x34c>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ef00:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800ef02:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ef04:	f200 8150 	bhi.w	800f1a8 <USBD_StdDevReq+0x328>
  switch (pdev->dev_state)
 800ef08:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ef0c:	2b02      	cmp	r3, #2
 800ef0e:	b2df      	uxtb	r7, r3
 800ef10:	f000 810e 	beq.w	800f130 <USBD_StdDevReq+0x2b0>
 800ef14:	2f03      	cmp	r7, #3
 800ef16:	f000 811f 	beq.w	800f158 <USBD_StdDevReq+0x2d8>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ef1a:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800ef1c:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ef1e:	f000 fd85 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ef22:	2100      	movs	r1, #0
 800ef24:	4628      	mov	r0, r5
 800ef26:	f000 fd81 	bl	800fa2c <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ef2a:	7831      	ldrb	r1, [r6, #0]
 800ef2c:	4628      	mov	r0, r5
 800ef2e:	f7ff fe1b 	bl	800eb68 <USBD_ClrClassConfig>
      break;
 800ef32:	e7ba      	b.n	800eeaa <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800ef34:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ef38:	3a01      	subs	r2, #1
 800ef3a:	2a02      	cmp	r2, #2
 800ef3c:	d826      	bhi.n	800ef8c <USBD_StdDevReq+0x10c>
      if (req->wLength != 0x2U)
 800ef3e:	88ca      	ldrh	r2, [r1, #6]
 800ef40:	2a02      	cmp	r2, #2
 800ef42:	d123      	bne.n	800ef8c <USBD_StdDevReq+0x10c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ef44:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800ef46:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ef4a:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800ef4c:	b10a      	cbz	r2, 800ef52 <USBD_StdDevReq+0xd2>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ef4e:	2203      	movs	r2, #3
 800ef50:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ef52:	2202      	movs	r2, #2
 800ef54:	f105 010c 	add.w	r1, r5, #12
 800ef58:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800ef5a:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ef5c:	f000 fa74 	bl	800f448 <USBD_CtlSendData>
      break;
 800ef60:	e7a3      	b.n	800eeaa <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800ef62:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ef66:	3b01      	subs	r3, #1
 800ef68:	2b02      	cmp	r3, #2
 800ef6a:	d80f      	bhi.n	800ef8c <USBD_StdDevReq+0x10c>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ef6c:	884b      	ldrh	r3, [r1, #2]
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d19b      	bne.n	800eeaa <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800ef72:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 800ef74:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 800ef76:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ef7a:	f000 fa95 	bl	800f4a8 <USBD_CtlSendStatus>
 800ef7e:	e794      	b.n	800eeaa <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ef80:	884b      	ldrh	r3, [r1, #2]
 800ef82:	2b01      	cmp	r3, #1
 800ef84:	d0f6      	beq.n	800ef74 <USBD_StdDevReq+0xf4>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ef86:	2b02      	cmp	r3, #2
 800ef88:	f000 8107 	beq.w	800f19a <USBD_StdDevReq+0x31a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ef8c:	2180      	movs	r1, #128	; 0x80
 800ef8e:	4628      	mov	r0, r5
 800ef90:	f000 fd4c 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ef94:	2100      	movs	r1, #0
 800ef96:	4628      	mov	r0, r5
 800ef98:	f000 fd48 	bl	800fa2c <USBD_LL_StallEP>
}
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	b003      	add	sp, #12
 800efa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800efa2:	888b      	ldrh	r3, [r1, #4]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d1f1      	bne.n	800ef8c <USBD_StdDevReq+0x10c>
 800efa8:	88cb      	ldrh	r3, [r1, #6]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d1ee      	bne.n	800ef8c <USBD_StdDevReq+0x10c>
 800efae:	884e      	ldrh	r6, [r1, #2]
 800efb0:	2e7f      	cmp	r6, #127	; 0x7f
 800efb2:	d8eb      	bhi.n	800ef8c <USBD_StdDevReq+0x10c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efb4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800efb8:	2b03      	cmp	r3, #3
 800efba:	d0e7      	beq.n	800ef8c <USBD_StdDevReq+0x10c>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800efbc:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800efbe:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800efc2:	f000 fd63 	bl	800fa8c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800efc6:	4628      	mov	r0, r5
 800efc8:	f000 fa6e 	bl	800f4a8 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800efcc:	2e00      	cmp	r6, #0
 800efce:	f040 80e0 	bne.w	800f192 <USBD_StdDevReq+0x312>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800efd2:	2301      	movs	r3, #1
 800efd4:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800efd8:	e767      	b.n	800eeaa <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 800efda:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 800efdc:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800efde:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800efe2:	0a13      	lsrs	r3, r2, #8
 800efe4:	3b01      	subs	r3, #1
 800efe6:	2b06      	cmp	r3, #6
 800efe8:	d8d0      	bhi.n	800ef8c <USBD_StdDevReq+0x10c>
 800efea:	a101      	add	r1, pc, #4	; (adr r1, 800eff0 <USBD_StdDevReq+0x170>)
 800efec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eff0:	0800f099 	.word	0x0800f099
 800eff4:	0800f07f 	.word	0x0800f07f
 800eff8:	0800f0a9 	.word	0x0800f0a9
 800effc:	0800ef8d 	.word	0x0800ef8d
 800f000:	0800ef8d 	.word	0x0800ef8d
 800f004:	0800f06b 	.word	0x0800f06b
 800f008:	0800f033 	.word	0x0800f033
  if (req->wLength != 1U)
 800f00c:	88ca      	ldrh	r2, [r1, #6]
 800f00e:	2a01      	cmp	r2, #1
 800f010:	d1bc      	bne.n	800ef8c <USBD_StdDevReq+0x10c>
    switch (pdev->dev_state)
 800f012:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800f016:	2902      	cmp	r1, #2
 800f018:	b2cb      	uxtb	r3, r1
 800f01a:	f200 8082 	bhi.w	800f122 <USBD_StdDevReq+0x2a2>
 800f01e:	2b00      	cmp	r3, #0
 800f020:	f43f af3a 	beq.w	800ee98 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800f024:	4601      	mov	r1, r0
 800f026:	2300      	movs	r3, #0
 800f028:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f02c:	f000 fa0c 	bl	800f448 <USBD_CtlSendData>
        break;
 800f030:	e73b      	b.n	800eeaa <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f032:	7c03      	ldrb	r3, [r0, #16]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d1a9      	bne.n	800ef8c <USBD_StdDevReq+0x10c>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f038:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f03c:	f10d 0006 	add.w	r0, sp, #6
 800f040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f042:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f044:	2307      	movs	r3, #7
 800f046:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800f048:	88f2      	ldrh	r2, [r6, #6]
 800f04a:	2a00      	cmp	r2, #0
 800f04c:	d065      	beq.n	800f11a <USBD_StdDevReq+0x29a>
    if (len != 0U)
 800f04e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d09a      	beq.n	800ef8c <USBD_StdDevReq+0x10c>
      len = MIN(len, req->wLength);
 800f056:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f058:	4601      	mov	r1, r0
 800f05a:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800f05c:	bf28      	it	cs
 800f05e:	461a      	movcs	r2, r3
 800f060:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f064:	f000 f9f0 	bl	800f448 <USBD_CtlSendData>
 800f068:	e71f      	b.n	800eeaa <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f06a:	7c03      	ldrb	r3, [r0, #16]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d18d      	bne.n	800ef8c <USBD_StdDevReq+0x10c>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f070:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f074:	f10d 0006 	add.w	r0, sp, #6
 800f078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f07a:	4798      	blx	r3
  if (err != 0U)
 800f07c:	e7e4      	b.n	800f048 <USBD_StdDevReq+0x1c8>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f07e:	7c03      	ldrb	r3, [r0, #16]
 800f080:	2b00      	cmp	r3, #0
 800f082:	f040 809a 	bne.w	800f1ba <USBD_StdDevReq+0x33a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f086:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f08a:	f10d 0006 	add.w	r0, sp, #6
 800f08e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f090:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f092:	2302      	movs	r3, #2
 800f094:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800f096:	e7d7      	b.n	800f048 <USBD_StdDevReq+0x1c8>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f098:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f09c:	f10d 0106 	add.w	r1, sp, #6
 800f0a0:	7c00      	ldrb	r0, [r0, #16]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	4798      	blx	r3
  if (err != 0U)
 800f0a6:	e7cf      	b.n	800f048 <USBD_StdDevReq+0x1c8>
      switch ((uint8_t)(req->wValue))
 800f0a8:	b2d2      	uxtb	r2, r2
 800f0aa:	2a05      	cmp	r2, #5
 800f0ac:	f63f af6e 	bhi.w	800ef8c <USBD_StdDevReq+0x10c>
 800f0b0:	e8df f002 	tbb	[pc, r2]
 800f0b4:	141a2026 	.word	0x141a2026
 800f0b8:	030e      	.short	0x030e
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f0ba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f0be:	699b      	ldr	r3, [r3, #24]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	f43f af63 	beq.w	800ef8c <USBD_StdDevReq+0x10c>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f0c6:	f10d 0106 	add.w	r1, sp, #6
 800f0ca:	7c28      	ldrb	r0, [r5, #16]
 800f0cc:	4798      	blx	r3
  if (err != 0U)
 800f0ce:	e7bb      	b.n	800f048 <USBD_StdDevReq+0x1c8>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f0d0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f0d4:	695b      	ldr	r3, [r3, #20]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d1f5      	bne.n	800f0c6 <USBD_StdDevReq+0x246>
 800f0da:	e757      	b.n	800ef8c <USBD_StdDevReq+0x10c>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f0dc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f0e0:	691b      	ldr	r3, [r3, #16]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d1ef      	bne.n	800f0c6 <USBD_StdDevReq+0x246>
 800f0e6:	e751      	b.n	800ef8c <USBD_StdDevReq+0x10c>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f0e8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f0ec:	68db      	ldr	r3, [r3, #12]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d1e9      	bne.n	800f0c6 <USBD_StdDevReq+0x246>
 800f0f2:	e74b      	b.n	800ef8c <USBD_StdDevReq+0x10c>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f0f4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f0f8:	689b      	ldr	r3, [r3, #8]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d1e3      	bne.n	800f0c6 <USBD_StdDevReq+0x246>
 800f0fe:	e745      	b.n	800ef8c <USBD_StdDevReq+0x10c>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f100:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800f104:	685b      	ldr	r3, [r3, #4]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d1dd      	bne.n	800f0c6 <USBD_StdDevReq+0x246>
 800f10a:	e73f      	b.n	800ef8c <USBD_StdDevReq+0x10c>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f10c:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800f10e:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800f110:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f112:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f116:	f7ff fd27 	bl	800eb68 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f11a:	4628      	mov	r0, r5
 800f11c:	f000 f9c4 	bl	800f4a8 <USBD_CtlSendStatus>
 800f120:	e6c3      	b.n	800eeaa <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 800f122:	2b03      	cmp	r3, #3
 800f124:	f47f aeb8 	bne.w	800ee98 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f128:	1d01      	adds	r1, r0, #4
 800f12a:	f000 f98d 	bl	800f448 <USBD_CtlSendData>
        break;
 800f12e:	e6bc      	b.n	800eeaa <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800f130:	2900      	cmp	r1, #0
 800f132:	d0f2      	beq.n	800f11a <USBD_StdDevReq+0x29a>
        pdev->dev_config = cfgidx;
 800f134:	2101      	movs	r1, #1
 800f136:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f138:	f7ff fd0e 	bl	800eb58 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800f13c:	4604      	mov	r4, r0
 800f13e:	2800      	cmp	r0, #0
 800f140:	d046      	beq.n	800f1d0 <USBD_StdDevReq+0x350>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f142:	2180      	movs	r1, #128	; 0x80
 800f144:	4628      	mov	r0, r5
 800f146:	f000 fc71 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f14a:	2100      	movs	r1, #0
 800f14c:	4628      	mov	r0, r5
 800f14e:	f000 fc6d 	bl	800fa2c <USBD_LL_StallEP>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f152:	f885 729c 	strb.w	r7, [r5, #668]	; 0x29c
 800f156:	e6a8      	b.n	800eeaa <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800f158:	2900      	cmp	r1, #0
 800f15a:	d0d7      	beq.n	800f10c <USBD_StdDevReq+0x28c>
      else if (cfgidx != pdev->dev_config)
 800f15c:	6841      	ldr	r1, [r0, #4]
 800f15e:	2901      	cmp	r1, #1
 800f160:	d0db      	beq.n	800f11a <USBD_StdDevReq+0x29a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f162:	b2c9      	uxtb	r1, r1
 800f164:	f7ff fd00 	bl	800eb68 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f168:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f16a:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800f16c:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f16e:	f7ff fcf3 	bl	800eb58 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800f172:	4606      	mov	r6, r0
 800f174:	2800      	cmp	r0, #0
 800f176:	d0d0      	beq.n	800f11a <USBD_StdDevReq+0x29a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f178:	2180      	movs	r1, #128	; 0x80
 800f17a:	4628      	mov	r0, r5
 800f17c:	f000 fc56 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f180:	2100      	movs	r1, #0
 800f182:	4628      	mov	r0, r5
 800f184:	4634      	mov	r4, r6
 800f186:	f000 fc51 	bl	800fa2c <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f18a:	7929      	ldrb	r1, [r5, #4]
 800f18c:	4628      	mov	r0, r5
 800f18e:	f7ff fceb 	bl	800eb68 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f192:	2302      	movs	r3, #2
 800f194:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800f198:	e687      	b.n	800eeaa <USBD_StdDevReq+0x2a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f19a:	888b      	ldrh	r3, [r1, #4]
 800f19c:	0a1b      	lsrs	r3, r3, #8
 800f19e:	f880 32a0 	strb.w	r3, [r0, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f1a2:	f000 f981 	bl	800f4a8 <USBD_CtlSendStatus>
 800f1a6:	e680      	b.n	800eeaa <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f1a8:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800f1aa:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f1ac:	f000 fc3e 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f1b0:	2100      	movs	r1, #0
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	f000 fc3a 	bl	800fa2c <USBD_LL_StallEP>
    return USBD_FAIL;
 800f1b8:	e677      	b.n	800eeaa <USBD_StdDevReq+0x2a>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f1ba:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800f1be:	f10d 0006 	add.w	r0, sp, #6
 800f1c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1c4:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f1c6:	2302      	movs	r3, #2
 800f1c8:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800f1ca:	e73d      	b.n	800f048 <USBD_StdDevReq+0x1c8>
 800f1cc:	2400c9e0 	.word	0x2400c9e0
          (void)USBD_CtlSendStatus(pdev);
 800f1d0:	4628      	mov	r0, r5
 800f1d2:	f000 f969 	bl	800f4a8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f1d6:	2303      	movs	r3, #3
 800f1d8:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800f1dc:	e665      	b.n	800eeaa <USBD_StdDevReq+0x2a>
 800f1de:	bf00      	nop

0800f1e0 <USBD_StdItfReq>:
{
 800f1e0:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1e2:	780b      	ldrb	r3, [r1, #0]
{
 800f1e4:	460d      	mov	r5, r1
 800f1e6:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1e8:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800f1ec:	2a40      	cmp	r2, #64	; 0x40
 800f1ee:	d00b      	beq.n	800f208 <USBD_StdItfReq+0x28>
 800f1f0:	065b      	lsls	r3, r3, #25
 800f1f2:	d509      	bpl.n	800f208 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800f1f4:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f1f6:	2180      	movs	r1, #128	; 0x80
 800f1f8:	f000 fc18 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f1fc:	4620      	mov	r0, r4
 800f1fe:	4629      	mov	r1, r5
 800f200:	f000 fc14 	bl	800fa2c <USBD_LL_StallEP>
}
 800f204:	4628      	mov	r0, r5
 800f206:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800f208:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800f20c:	3b01      	subs	r3, #1
 800f20e:	2b02      	cmp	r3, #2
 800f210:	d802      	bhi.n	800f218 <USBD_StdItfReq+0x38>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f212:	7929      	ldrb	r1, [r5, #4]
 800f214:	2901      	cmp	r1, #1
 800f216:	d90a      	bls.n	800f22e <USBD_StdItfReq+0x4e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f218:	2180      	movs	r1, #128	; 0x80
 800f21a:	4620      	mov	r0, r4
 800f21c:	f000 fc06 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f220:	2100      	movs	r1, #0
 800f222:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800f224:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800f226:	f000 fc01 	bl	800fa2c <USBD_LL_StallEP>
}
 800f22a:	4628      	mov	r0, r5
 800f22c:	bd38      	pop	{r3, r4, r5, pc}
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800f22e:	4620      	mov	r0, r4
 800f230:	f7ff fe0c 	bl	800ee4c <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f234:	b990      	cbnz	r0, 800f25c <USBD_StdItfReq+0x7c>
              if (pdev->pClass[idx]->Setup != NULL)
 800f236:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800f23a:	689b      	ldr	r3, [r3, #8]
 800f23c:	b173      	cbz	r3, 800f25c <USBD_StdItfReq+0x7c>
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f23e:	4629      	mov	r1, r5
                pdev->classId = idx;
 800f240:	f8c4 02d4 	str.w	r0, [r4, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f244:	4620      	mov	r0, r4
 800f246:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f248:	88eb      	ldrh	r3, [r5, #6]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f24a:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d1d9      	bne.n	800f204 <USBD_StdItfReq+0x24>
 800f250:	2800      	cmp	r0, #0
 800f252:	d1d7      	bne.n	800f204 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800f254:	4620      	mov	r0, r4
 800f256:	f000 f927 	bl	800f4a8 <USBD_CtlSendStatus>
 800f25a:	e7d3      	b.n	800f204 <USBD_StdItfReq+0x24>
              ret = USBD_FAIL;
 800f25c:	2503      	movs	r5, #3
}
 800f25e:	4628      	mov	r0, r5
 800f260:	bd38      	pop	{r3, r4, r5, pc}
 800f262:	bf00      	nop

0800f264 <USBD_StdEPReq>:
{
 800f264:	b530      	push	{r4, r5, lr}
 800f266:	460c      	mov	r4, r1
  ep_addr = LOBYTE(req->wIndex);
 800f268:	888a      	ldrh	r2, [r1, #4]
{
 800f26a:	b083      	sub	sp, #12
 800f26c:	4605      	mov	r5, r0
  ep_addr = LOBYTE(req->wIndex);
 800f26e:	7823      	ldrb	r3, [r4, #0]
 800f270:	b2d1      	uxtb	r1, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f272:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f276:	2b20      	cmp	r3, #32
 800f278:	d01e      	beq.n	800f2b8 <USBD_StdEPReq+0x54>
 800f27a:	2b40      	cmp	r3, #64	; 0x40
 800f27c:	d01c      	beq.n	800f2b8 <USBD_StdEPReq+0x54>
 800f27e:	b36b      	cbz	r3, 800f2dc <USBD_StdEPReq+0x78>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f280:	2180      	movs	r1, #128	; 0x80
 800f282:	4628      	mov	r0, r5
 800f284:	f000 fbd2 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f288:	2100      	movs	r1, #0
 800f28a:	4628      	mov	r0, r5
 800f28c:	f000 fbce 	bl	800fa2c <USBD_LL_StallEP>
}
 800f290:	2000      	movs	r0, #0
 800f292:	b003      	add	sp, #12
 800f294:	bd30      	pop	{r4, r5, pc}
          switch (pdev->dev_state)
 800f296:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f29a:	2b02      	cmp	r3, #2
 800f29c:	b2da      	uxtb	r2, r3
 800f29e:	d059      	beq.n	800f354 <USBD_StdEPReq+0xf0>
 800f2a0:	2a03      	cmp	r2, #3
 800f2a2:	d1ed      	bne.n	800f280 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2a4:	8863      	ldrh	r3, [r4, #2]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d1f2      	bne.n	800f290 <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 800f2aa:	064b      	lsls	r3, r1, #25
 800f2ac:	d17e      	bne.n	800f3ac <USBD_StdEPReq+0x148>
                (void)USBD_CtlSendStatus(pdev);
 800f2ae:	4628      	mov	r0, r5
 800f2b0:	9101      	str	r1, [sp, #4]
 800f2b2:	f000 f8f9 	bl	800f4a8 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f2b6:	9901      	ldr	r1, [sp, #4]
 800f2b8:	4628      	mov	r0, r5
 800f2ba:	f7ff fdc9 	bl	800ee50 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f2be:	2800      	cmp	r0, #0
 800f2c0:	d1e6      	bne.n	800f290 <USBD_StdEPReq+0x2c>
                  if (pdev->pClass[idx]->Setup != NULL)
 800f2c2:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
                  pdev->classId = idx;
 800f2c6:	f8c5 02d4 	str.w	r0, [r5, #724]	; 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800f2ca:	689b      	ldr	r3, [r3, #8]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d0df      	beq.n	800f290 <USBD_StdEPReq+0x2c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f2d0:	4621      	mov	r1, r4
 800f2d2:	4628      	mov	r0, r5
}
 800f2d4:	b003      	add	sp, #12
 800f2d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f2da:	4718      	bx	r3
      switch (req->bRequest)
 800f2dc:	7863      	ldrb	r3, [r4, #1]
 800f2de:	2b01      	cmp	r3, #1
 800f2e0:	d0d9      	beq.n	800f296 <USBD_StdEPReq+0x32>
 800f2e2:	2b03      	cmp	r3, #3
 800f2e4:	d024      	beq.n	800f330 <USBD_StdEPReq+0xcc>
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d1ca      	bne.n	800f280 <USBD_StdEPReq+0x1c>
          switch (pdev->dev_state)
 800f2ea:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f2ee:	2b02      	cmp	r3, #2
 800f2f0:	b2d8      	uxtb	r0, r3
 800f2f2:	d038      	beq.n	800f366 <USBD_StdEPReq+0x102>
 800f2f4:	2803      	cmp	r0, #3
 800f2f6:	d1c3      	bne.n	800f280 <USBD_StdEPReq+0x1c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f2f8:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800f2fc:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f2fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800f302:	eb05 0383 	add.w	r3, r5, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800f306:	d43f      	bmi.n	800f388 <USBD_StdEPReq+0x124>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f308:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d0b7      	beq.n	800f280 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f310:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800f314:	2414      	movs	r4, #20
 800f316:	fb04 5403 	mla	r4, r4, r3, r5
 800f31a:	f504 74aa 	add.w	r4, r4, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d13e      	bne.n	800f3a0 <USBD_StdEPReq+0x13c>
                pep->status = 0x0001U;
 800f322:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f324:	2202      	movs	r2, #2
 800f326:	4621      	mov	r1, r4
 800f328:	4628      	mov	r0, r5
 800f32a:	f000 f88d 	bl	800f448 <USBD_CtlSendData>
              break;
 800f32e:	e7af      	b.n	800f290 <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 800f330:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800f334:	2b02      	cmp	r3, #2
 800f336:	b2da      	uxtb	r2, r3
 800f338:	d00c      	beq.n	800f354 <USBD_StdEPReq+0xf0>
 800f33a:	2a03      	cmp	r2, #3
 800f33c:	d1a0      	bne.n	800f280 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f33e:	8863      	ldrh	r3, [r4, #2]
 800f340:	b923      	cbnz	r3, 800f34c <USBD_StdEPReq+0xe8>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f342:	0648      	lsls	r0, r1, #25
 800f344:	d002      	beq.n	800f34c <USBD_StdEPReq+0xe8>
 800f346:	88e3      	ldrh	r3, [r4, #6]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d036      	beq.n	800f3ba <USBD_StdEPReq+0x156>
              (void)USBD_CtlSendStatus(pdev);
 800f34c:	4628      	mov	r0, r5
 800f34e:	f000 f8ab 	bl	800f4a8 <USBD_CtlSendStatus>
              break;
 800f352:	e79d      	b.n	800f290 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f354:	064a      	lsls	r2, r1, #25
 800f356:	d093      	beq.n	800f280 <USBD_StdEPReq+0x1c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f358:	f000 fb68 	bl	800fa2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f35c:	2180      	movs	r1, #128	; 0x80
 800f35e:	4628      	mov	r0, r5
 800f360:	f000 fb64 	bl	800fa2c <USBD_LL_StallEP>
 800f364:	e794      	b.n	800f290 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f366:	0648      	lsls	r0, r1, #25
 800f368:	d18a      	bne.n	800f280 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f36a:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800f36c:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f370:	f04f 0202 	mov.w	r2, #2
 800f374:	4628      	mov	r0, r5
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f376:	bf4c      	ite	mi
 800f378:	f105 0114 	addmi.w	r1, r5, #20
 800f37c:	f505 71aa 	addpl.w	r1, r5, #340	; 0x154
              pep->status = 0x0000U;
 800f380:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f382:	f000 f861 	bl	800f448 <USBD_CtlSendData>
              break;
 800f386:	e783      	b.n	800f290 <USBD_StdEPReq+0x2c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f388:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	f43f af78 	beq.w	800f280 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f390:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800f394:	1c5c      	adds	r4, r3, #1
 800f396:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800f39a:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 800f39e:	e7be      	b.n	800f31e <USBD_StdEPReq+0xba>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f3a0:	4628      	mov	r0, r5
 800f3a2:	f000 fb5f 	bl	800fa64 <USBD_LL_IsStallEP>
 800f3a6:	b130      	cbz	r0, 800f3b6 <USBD_StdEPReq+0x152>
                pep->status = 0x0001U;
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	e7ba      	b.n	800f322 <USBD_StdEPReq+0xbe>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f3ac:	9101      	str	r1, [sp, #4]
 800f3ae:	f000 fb4b 	bl	800fa48 <USBD_LL_ClearStallEP>
 800f3b2:	9901      	ldr	r1, [sp, #4]
 800f3b4:	e77b      	b.n	800f2ae <USBD_StdEPReq+0x4a>
                pep->status = 0x0000U;
 800f3b6:	6020      	str	r0, [r4, #0]
 800f3b8:	e7b4      	b.n	800f324 <USBD_StdEPReq+0xc0>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f3ba:	4628      	mov	r0, r5
 800f3bc:	f000 fb36 	bl	800fa2c <USBD_LL_StallEP>
 800f3c0:	e7c4      	b.n	800f34c <USBD_StdEPReq+0xe8>
 800f3c2:	bf00      	nop

0800f3c4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800f3c4:	780b      	ldrb	r3, [r1, #0]
 800f3c6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800f3c8:	784b      	ldrb	r3, [r1, #1]
 800f3ca:	7043      	strb	r3, [r0, #1]
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800f3cc:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 800f3ce:	8043      	strh	r3, [r0, #2]
 800f3d0:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 800f3d2:	8083      	strh	r3, [r0, #4]
 800f3d4:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 800f3d6:	80c3      	strh	r3, [r0, #6]
}
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop

0800f3dc <USBD_CtlError>:
{
 800f3dc:	b510      	push	{r4, lr}
 800f3de:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f3e0:	2180      	movs	r1, #128	; 0x80
 800f3e2:	f000 fb23 	bl	800fa2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f3e6:	2100      	movs	r1, #0
 800f3e8:	4620      	mov	r0, r4
}
 800f3ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800f3ee:	f000 bb1d 	b.w	800fa2c <USBD_LL_StallEP>
 800f3f2:	bf00      	nop

0800f3f4 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800f3f4:	b318      	cbz	r0, 800f43e <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800f3f6:	7803      	ldrb	r3, [r0, #0]
{
 800f3f8:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 800f3fa:	b30b      	cbz	r3, 800f440 <USBD_GetString+0x4c>
 800f3fc:	4604      	mov	r4, r0
 800f3fe:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 800f402:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 800f406:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800f40a:	b2db      	uxtb	r3, r3
 800f40c:	2d00      	cmp	r5, #0
 800f40e:	d1f8      	bne.n	800f402 <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f410:	3301      	adds	r3, #1
 800f412:	005b      	lsls	r3, r3, #1
 800f414:	b2dc      	uxtb	r4, r3
 800f416:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f418:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 800f41a:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f41c:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800f41e:	7804      	ldrb	r4, [r0, #0]
 800f420:	b15c      	cbz	r4, 800f43a <USBD_GetString+0x46>
  idx++;
 800f422:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800f424:	2500      	movs	r5, #0
    idx++;
 800f426:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800f428:	54cc      	strb	r4, [r1, r3]
    idx++;
 800f42a:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800f42c:	b2d2      	uxtb	r2, r2
    idx++;
 800f42e:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800f430:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800f432:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800f436:	2c00      	cmp	r4, #0
 800f438:	d1f5      	bne.n	800f426 <USBD_GetString+0x32>
}
 800f43a:	bc30      	pop	{r4, r5}
 800f43c:	4770      	bx	lr
 800f43e:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800f440:	2402      	movs	r4, #2
 800f442:	4623      	mov	r3, r4
 800f444:	e7e7      	b.n	800f416 <USBD_GetString+0x22>
 800f446:	bf00      	nop

0800f448 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f448:	b510      	push	{r4, lr}
 800f44a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f44c:	2402      	movs	r4, #2
{
 800f44e:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f450:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f452:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800f456:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f45a:	f000 fb25 	bl	800faa8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800f45e:	2000      	movs	r0, #0
 800f460:	bd10      	pop	{r4, pc}
 800f462:	bf00      	nop

0800f464 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f464:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f466:	2100      	movs	r1, #0
{
 800f468:	b508      	push	{r3, lr}
 800f46a:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f46c:	4662      	mov	r2, ip
 800f46e:	f000 fb1b 	bl	800faa8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800f472:	2000      	movs	r0, #0
 800f474:	bd08      	pop	{r3, pc}
 800f476:	bf00      	nop

0800f478 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f478:	b510      	push	{r4, lr}
 800f47a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f47c:	2403      	movs	r4, #3
{
 800f47e:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f480:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f482:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800f486:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f48a:	f000 fb1b 	bl	800fac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800f48e:	2000      	movs	r0, #0
 800f490:	bd10      	pop	{r4, pc}
 800f492:	bf00      	nop

0800f494 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f494:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f496:	2100      	movs	r1, #0
{
 800f498:	b508      	push	{r3, lr}
 800f49a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f49c:	4662      	mov	r2, ip
 800f49e:	f000 fb11 	bl	800fac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800f4a2:	2000      	movs	r0, #0
 800f4a4:	bd08      	pop	{r3, pc}
 800f4a6:	bf00      	nop

0800f4a8 <USBD_CtlSendStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f4a8:	2300      	movs	r3, #0
{
 800f4aa:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f4ac:	2404      	movs	r4, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f4ae:	461a      	mov	r2, r3
 800f4b0:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f4b2:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f4b6:	f000 faf7 	bl	800faa8 <USBD_LL_Transmit>

  return USBD_OK;
}
 800f4ba:	2000      	movs	r0, #0
 800f4bc:	bd10      	pop	{r4, pc}
 800f4be:	bf00      	nop

0800f4c0 <USBD_CtlReceiveStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f4c0:	2300      	movs	r3, #0
{
 800f4c2:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f4c4:	2405      	movs	r4, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f4c6:	461a      	mov	r2, r3
 800f4c8:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f4ca:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f4ce:	f000 faf9 	bl	800fac4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800f4d2:	2000      	movs	r0, #0
 800f4d4:	bd10      	pop	{r4, pc}
 800f4d6:	bf00      	nop

0800f4d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f4d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f4da:	2200      	movs	r2, #0
 800f4dc:	4919      	ldr	r1, [pc, #100]	; (800f544 <MX_USB_DEVICE_Init+0x6c>)
 800f4de:	481a      	ldr	r0, [pc, #104]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f4e0:	f7ff fb08 	bl	800eaf4 <USBD_Init>
 800f4e4:	b988      	cbnz	r0, 800f50a <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f4e6:	4919      	ldr	r1, [pc, #100]	; (800f54c <MX_USB_DEVICE_Init+0x74>)
 800f4e8:	4817      	ldr	r0, [pc, #92]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f4ea:	f7ff fb17 	bl	800eb1c <USBD_RegisterClass>
 800f4ee:	b9a0      	cbnz	r0, 800f51a <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f4f0:	4917      	ldr	r1, [pc, #92]	; (800f550 <MX_USB_DEVICE_Init+0x78>)
 800f4f2:	4815      	ldr	r0, [pc, #84]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f4f4:	f7ff fa9e 	bl	800ea34 <USBD_CDC_RegisterInterface>
 800f4f8:	b9b8      	cbnz	r0, 800f52a <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f4fa:	4813      	ldr	r0, [pc, #76]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f4fc:	f7ff fb2a 	bl	800eb54 <USBD_Start>
 800f500:	b9d0      	cbnz	r0, 800f538 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f502:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800f506:	f7fa bdc5 	b.w	800a094 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800f50a:	f7f4 ff07 	bl	800431c <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f50e:	490f      	ldr	r1, [pc, #60]	; (800f54c <MX_USB_DEVICE_Init+0x74>)
 800f510:	480d      	ldr	r0, [pc, #52]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f512:	f7ff fb03 	bl	800eb1c <USBD_RegisterClass>
 800f516:	2800      	cmp	r0, #0
 800f518:	d0ea      	beq.n	800f4f0 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800f51a:	f7f4 feff 	bl	800431c <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f51e:	490c      	ldr	r1, [pc, #48]	; (800f550 <MX_USB_DEVICE_Init+0x78>)
 800f520:	4809      	ldr	r0, [pc, #36]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f522:	f7ff fa87 	bl	800ea34 <USBD_CDC_RegisterInterface>
 800f526:	2800      	cmp	r0, #0
 800f528:	d0e7      	beq.n	800f4fa <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800f52a:	f7f4 fef7 	bl	800431c <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f52e:	4806      	ldr	r0, [pc, #24]	; (800f548 <MX_USB_DEVICE_Init+0x70>)
 800f530:	f7ff fb10 	bl	800eb54 <USBD_Start>
 800f534:	2800      	cmp	r0, #0
 800f536:	d0e4      	beq.n	800f502 <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800f538:	f7f4 fef0 	bl	800431c <Error_Handler>
}
 800f53c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800f540:	f7fa bda8 	b.w	800a094 <HAL_PWREx_EnableUSBVoltageDetector>
 800f544:	240003c4 	.word	0x240003c4
 800f548:	2400c9e4 	.word	0x2400c9e4
 800f54c:	24000320 	.word	0x24000320
 800f550:	240003a8 	.word	0x240003a8

0800f554 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800f554:	2000      	movs	r0, #0
 800f556:	4770      	bx	lr

0800f558 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800f558:	2000      	movs	r0, #0
 800f55a:	4770      	bx	lr

0800f55c <CDC_Receive_FS>:
{
 800f55c:	b570      	push	{r4, r5, r6, lr}
 800f55e:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f560:	4e08      	ldr	r6, [pc, #32]	; (800f584 <CDC_Receive_FS+0x28>)
{
 800f562:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f564:	4630      	mov	r0, r6
 800f566:	4621      	mov	r1, r4
 800f568:	f7ff fa7e 	bl	800ea68 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800f56c:	4630      	mov	r0, r6
 800f56e:	f7ff faa3 	bl	800eab8 <USBD_CDC_ReceivePacket>
 800f572:	682a      	ldr	r2, [r5, #0]
 800f574:	4b04      	ldr	r3, [pc, #16]	; (800f588 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800f576:	4621      	mov	r1, r4
 800f578:	4804      	ldr	r0, [pc, #16]	; (800f58c <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800f57a:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800f57c:	f001 fc12 	bl	8010da4 <memcpy>
}
 800f580:	2000      	movs	r0, #0
 800f582:	bd70      	pop	{r4, r5, r6, pc}
 800f584:	2400c9e4 	.word	0x2400c9e4
 800f588:	240072f0 	.word	0x240072f0
 800f58c:	240072f8 	.word	0x240072f8

0800f590 <CDC_Init_FS>:
{
 800f590:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f592:	4c06      	ldr	r4, [pc, #24]	; (800f5ac <CDC_Init_FS+0x1c>)
 800f594:	2200      	movs	r2, #0
 800f596:	4906      	ldr	r1, [pc, #24]	; (800f5b0 <CDC_Init_FS+0x20>)
 800f598:	4620      	mov	r0, r4
 800f59a:	f7ff fa57 	bl	800ea4c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f59e:	4905      	ldr	r1, [pc, #20]	; (800f5b4 <CDC_Init_FS+0x24>)
 800f5a0:	4620      	mov	r0, r4
 800f5a2:	f7ff fa61 	bl	800ea68 <USBD_CDC_SetRxBuffer>
}
 800f5a6:	2000      	movs	r0, #0
 800f5a8:	bd10      	pop	{r4, pc}
 800f5aa:	bf00      	nop
 800f5ac:	2400c9e4 	.word	0x2400c9e4
 800f5b0:	2400d4c0 	.word	0x2400d4c0
 800f5b4:	2400ccc0 	.word	0x2400ccc0

0800f5b8 <CDC_Control_FS>:
  switch(cmd)
 800f5b8:	2820      	cmp	r0, #32
 800f5ba:	d00a      	beq.n	800f5d2 <CDC_Control_FS+0x1a>
 800f5bc:	2821      	cmp	r0, #33	; 0x21
 800f5be:	d106      	bne.n	800f5ce <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800f5c0:	4b09      	ldr	r3, [pc, #36]	; (800f5e8 <CDC_Control_FS+0x30>)
 800f5c2:	6818      	ldr	r0, [r3, #0]
 800f5c4:	889a      	ldrh	r2, [r3, #4]
 800f5c6:	799b      	ldrb	r3, [r3, #6]
 800f5c8:	6008      	str	r0, [r1, #0]
 800f5ca:	808a      	strh	r2, [r1, #4]
 800f5cc:	718b      	strb	r3, [r1, #6]
}
 800f5ce:	2000      	movs	r0, #0
 800f5d0:	4770      	bx	lr
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800f5d2:	4b05      	ldr	r3, [pc, #20]	; (800f5e8 <CDC_Control_FS+0x30>)
 800f5d4:	6808      	ldr	r0, [r1, #0]
 800f5d6:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 800f5da:	798a      	ldrb	r2, [r1, #6]
 800f5dc:	6018      	str	r0, [r3, #0]
}
 800f5de:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800f5e0:	f8a3 c004 	strh.w	ip, [r3, #4]
 800f5e4:	719a      	strb	r2, [r3, #6]
}
 800f5e6:	4770      	bx	lr
 800f5e8:	240003bc 	.word	0x240003bc

0800f5ec <CDC_Transmit_FS>:
{
 800f5ec:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f5ee:	4c09      	ldr	r4, [pc, #36]	; (800f614 <CDC_Transmit_FS+0x28>)
 800f5f0:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800f5f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f5f8:	b10b      	cbz	r3, 800f5fe <CDC_Transmit_FS+0x12>
}
 800f5fa:	2001      	movs	r0, #1
 800f5fc:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f5fe:	460a      	mov	r2, r1
 800f600:	4601      	mov	r1, r0
 800f602:	4620      	mov	r0, r4
 800f604:	f7ff fa22 	bl	800ea4c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f608:	4620      	mov	r0, r4
}
 800f60a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f60e:	f7ff ba37 	b.w	800ea80 <USBD_CDC_TransmitPacket>
 800f612:	bf00      	nop
 800f614:	2400c9e4 	.word	0x2400c9e4

0800f618 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f618:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800f61a:	4801      	ldr	r0, [pc, #4]	; (800f620 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800f61c:	800b      	strh	r3, [r1, #0]
}
 800f61e:	4770      	bx	lr
 800f620:	240003e0 	.word	0x240003e0

0800f624 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f624:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800f626:	4801      	ldr	r0, [pc, #4]	; (800f62c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800f628:	800b      	strh	r3, [r1, #0]
}
 800f62a:	4770      	bx	lr
 800f62c:	240003f4 	.word	0x240003f4

0800f630 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f630:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f632:	4c04      	ldr	r4, [pc, #16]	; (800f644 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800f634:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f636:	4804      	ldr	r0, [pc, #16]	; (800f648 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800f638:	4621      	mov	r1, r4
 800f63a:	f7ff fedb 	bl	800f3f4 <USBD_GetString>
  return USBD_StrDesc;
}
 800f63e:	4620      	mov	r0, r4
 800f640:	bd10      	pop	{r4, pc}
 800f642:	bf00      	nop
 800f644:	2400dcc0 	.word	0x2400dcc0
 800f648:	0801b3b0 	.word	0x0801b3b0

0800f64c <USBD_FS_ProductStrDescriptor>:
{
 800f64c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f64e:	4c04      	ldr	r4, [pc, #16]	; (800f660 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800f650:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f652:	4804      	ldr	r0, [pc, #16]	; (800f664 <USBD_FS_ProductStrDescriptor+0x18>)
 800f654:	4621      	mov	r1, r4
 800f656:	f7ff fecd 	bl	800f3f4 <USBD_GetString>
}
 800f65a:	4620      	mov	r0, r4
 800f65c:	bd10      	pop	{r4, pc}
 800f65e:	bf00      	nop
 800f660:	2400dcc0 	.word	0x2400dcc0
 800f664:	0801b3c4 	.word	0x0801b3c4

0800f668 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f668:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f66a:	4c04      	ldr	r4, [pc, #16]	; (800f67c <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800f66c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f66e:	4804      	ldr	r0, [pc, #16]	; (800f680 <USBD_FS_ConfigStrDescriptor+0x18>)
 800f670:	4621      	mov	r1, r4
 800f672:	f7ff febf 	bl	800f3f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800f676:	4620      	mov	r0, r4
 800f678:	bd10      	pop	{r4, pc}
 800f67a:	bf00      	nop
 800f67c:	2400dcc0 	.word	0x2400dcc0
 800f680:	0801b3dc 	.word	0x0801b3dc

0800f684 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f684:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f686:	4c04      	ldr	r4, [pc, #16]	; (800f698 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800f688:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f68a:	4804      	ldr	r0, [pc, #16]	; (800f69c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800f68c:	4621      	mov	r1, r4
 800f68e:	f7ff feb1 	bl	800f3f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800f692:	4620      	mov	r0, r4
 800f694:	bd10      	pop	{r4, pc}
 800f696:	bf00      	nop
 800f698:	2400dcc0 	.word	0x2400dcc0
 800f69c:	0801b3e8 	.word	0x0801b3e8

0800f6a0 <USBD_FS_SerialStrDescriptor>:
{
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f6a0:	4a46      	ldr	r2, [pc, #280]	; (800f7bc <USBD_FS_SerialStrDescriptor+0x11c>)
  *length = USB_SIZ_STRING_SERIAL;
 800f6a2:	f04f 0c1a 	mov.w	ip, #26
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f6a6:	f8d2 0800 	ldr.w	r0, [r2, #2048]	; 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 800f6aa:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
  *length = USB_SIZ_STRING_SERIAL;
 800f6ae:	f8a1 c000 	strh.w	ip, [r1]

  if (deviceserial0 != 0)
 800f6b2:	18c3      	adds	r3, r0, r3
 800f6b4:	d101      	bne.n	800f6ba <USBD_FS_SerialStrDescriptor+0x1a>
}
 800f6b6:	4842      	ldr	r0, [pc, #264]	; (800f7c0 <USBD_FS_SerialStrDescriptor+0x120>)
 800f6b8:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800f6ba:	0f18      	lsrs	r0, r3, #28
 800f6bc:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f6c0:	f8d2 1804 	ldr.w	r1, [r2, #2052]	; 0x804
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800f6c4:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800f6c8:	4a3d      	ldr	r2, [pc, #244]	; (800f7c0 <USBD_FS_SerialStrDescriptor+0x120>)
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f6ca:	bf2c      	ite	cs
 800f6cc:	3037      	addcs	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f6ce:	3030      	addcc	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800f6d0:	f882 c003 	strb.w	ip, [r2, #3]
 800f6d4:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800f6d8:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800f6da:	f3c3 6003 	ubfx	r0, r3, #24, #4
    pbuf[2 * idx + 1] = 0;
 800f6de:	f882 c005 	strb.w	ip, [r2, #5]
 800f6e2:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800f6e6:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800f6e8:	f882 c007 	strb.w	ip, [r2, #7]
 800f6ec:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f6f0:	bf8c      	ite	hi
 800f6f2:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f6f4:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800f6f6:	f882 c009 	strb.w	ip, [r2, #9]
 800f6fa:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800f6fe:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800f700:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800f704:	f882 c00b 	strb.w	ip, [r2, #11]
 800f708:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800f70c:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800f70e:	f882 c00d 	strb.w	ip, [r2, #13]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f712:	bf8c      	ite	hi
 800f714:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f716:	3030      	addls	r0, #48	; 0x30
 800f718:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800f71a:	f3c3 4003 	ubfx	r0, r3, #16, #4
 800f71e:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f720:	bf8c      	ite	hi
 800f722:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f724:	3030      	addls	r0, #48	; 0x30
 800f726:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800f728:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800f72c:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f72e:	bf8c      	ite	hi
 800f730:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f732:	3030      	addls	r0, #48	; 0x30
 800f734:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800f736:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800f73a:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f73c:	bf8c      	ite	hi
 800f73e:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f740:	3030      	addls	r0, #48	; 0x30
 800f742:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800f744:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800f748:	f003 030f 	and.w	r3, r3, #15
 800f74c:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f74e:	bf8c      	ite	hi
 800f750:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f752:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800f754:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800f756:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800f758:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800f75c:	bf94      	ite	ls
 800f75e:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f760:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800f762:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800f766:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f768:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800f76a:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800f76e:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f772:	bf2c      	ite	cs
 800f774:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f776:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800f778:	7450      	strb	r0, [r2, #17]
 800f77a:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800f77c:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800f77e:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800f782:	74d0      	strb	r0, [r2, #19]
 800f784:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800f786:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800f788:	7550      	strb	r0, [r2, #21]
 800f78a:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f78e:	bf8c      	ite	hi
 800f790:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f792:	3330      	addls	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800f794:	75d0      	strb	r0, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800f796:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800f798:	f3c1 5303 	ubfx	r3, r1, #20, #4
}
 800f79c:	4808      	ldr	r0, [pc, #32]	; (800f7c0 <USBD_FS_SerialStrDescriptor+0x120>)
    if (((value >> 28)) < 0xA)
 800f79e:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f7a0:	bf8c      	ite	hi
 800f7a2:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800f7a4:	3330      	addls	r3, #48	; 0x30
 800f7a6:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800f7a8:	f3c1 4303 	ubfx	r3, r1, #16, #4
 800f7ac:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800f7ae:	bf94      	ite	ls
 800f7b0:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f7b2:	3337      	addhi	r3, #55	; 0x37
 800f7b4:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	7653      	strb	r3, [r2, #25]
}
 800f7ba:	4770      	bx	lr
 800f7bc:	1ff1e000 	.word	0x1ff1e000
 800f7c0:	240003f8 	.word	0x240003f8
 800f7c4:	00000000 	.word	0x00000000

0800f7c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f7c8:	b510      	push	{r4, lr}
 800f7ca:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f7cc:	2100      	movs	r1, #0
{
 800f7ce:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f7d0:	22c0      	movs	r2, #192	; 0xc0
 800f7d2:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f7d4:	9106      	str	r1, [sp, #24]
 800f7d6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800f7da:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f7de:	f001 faef 	bl	8010dc0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800f7e2:	4b27      	ldr	r3, [pc, #156]	; (800f880 <HAL_PCD_MspInit+0xb8>)
 800f7e4:	6822      	ldr	r2, [r4, #0]
 800f7e6:	429a      	cmp	r2, r3
 800f7e8:	d001      	beq.n	800f7ee <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f7ea:	b038      	add	sp, #224	; 0xe0
 800f7ec:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f7ee:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800f870 <HAL_PCD_MspInit+0xa8>
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800f7f2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f7f6:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f7f8:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800f7fc:	932a      	str	r3, [sp, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f7fe:	f7fb fba7 	bl	800af50 <HAL_RCCEx_PeriphCLKConfig>
 800f802:	bb90      	cbnz	r0, 800f86a <HAL_PCD_MspInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f804:	4c1f      	ldr	r4, [pc, #124]	; (800f884 <HAL_PCD_MspInit+0xbc>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800f806:	f7fa fc45 	bl	800a094 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800f80a:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f80c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f80e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f812:	481d      	ldr	r0, [pc, #116]	; (800f888 <HAL_PCD_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f814:	f043 0301 	orr.w	r3, r3, #1
 800f818:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800f81c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800f820:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f822:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f824:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f828:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800f878 <HAL_PCD_MspInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f82c:	9300      	str	r3, [sp, #0]
 800f82e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f830:	2300      	movs	r3, #0
 800f832:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f836:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f83a:	f7f9 fa45 	bl	8008cc8 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f83e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f842:	2200      	movs	r2, #0
 800f844:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f846:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f84a:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f84c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800f850:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800f854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f858:	9301      	str	r3, [sp, #4]
 800f85a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f85c:	f7f7 fd44 	bl	80072e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f860:	2065      	movs	r0, #101	; 0x65
 800f862:	f7f7 fd7f 	bl	8007364 <HAL_NVIC_EnableIRQ>
}
 800f866:	b038      	add	sp, #224	; 0xe0
 800f868:	bd10      	pop	{r4, pc}
      Error_Handler();
 800f86a:	f7f4 fd57 	bl	800431c <Error_Handler>
 800f86e:	e7c9      	b.n	800f804 <HAL_PCD_MspInit+0x3c>
 800f870:	00040000 	.word	0x00040000
 800f874:	00000000 	.word	0x00000000
 800f878:	00001800 	.word	0x00001800
 800f87c:	00000002 	.word	0x00000002
 800f880:	40080000 	.word	0x40080000
 800f884:	58024400 	.word	0x58024400
 800f888:	58020000 	.word	0x58020000

0800f88c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f88c:	f200 41c4 	addw	r1, r0, #1220	; 0x4c4
 800f890:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f894:	f7ff b972 	b.w	800eb7c <USBD_LL_SetupStage>

0800f898 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f898:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800f89c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800f8a0:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f8a4:	f8d3 2288 	ldr.w	r2, [r3, #648]	; 0x288
 800f8a8:	f7ff b998 	b.w	800ebdc <USBD_LL_DataOutStage>

0800f8ac <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f8ac:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800f8b0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800f8b4:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f8b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f8ba:	f7ff b9c9 	b.w	800ec50 <USBD_LL_DataInStage>
 800f8be:	bf00      	nop

0800f8c0 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f8c0:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f8c4:	f7ff ba72 	b.w	800edac <USBD_LL_SOF>

0800f8c8 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f8c8:	6901      	ldr	r1, [r0, #16]
{
 800f8ca:	b510      	push	{r4, lr}
 800f8cc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f8ce:	b111      	cbz	r1, 800f8d6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f8d0:	2902      	cmp	r1, #2
 800f8d2:	d10a      	bne.n	800f8ea <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800f8d4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f8d6:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
 800f8da:	f7ff fa47 	bl	800ed6c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f8de:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
}
 800f8e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f8e6:	f7ff ba13 	b.w	800ed10 <USBD_LL_Reset>
    Error_Handler();
 800f8ea:	f7f4 fd17 	bl	800431c <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f8ee:	2101      	movs	r1, #1
 800f8f0:	e7f1      	b.n	800f8d6 <HAL_PCD_ResetCallback+0xe>
 800f8f2:	bf00      	nop

0800f8f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f8f4:	b510      	push	{r4, lr}
 800f8f6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f8f8:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f8fc:	f7ff fa3a 	bl	800ed74 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f900:	6822      	ldr	r2, [r4, #0]
 800f902:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800f906:	f043 0301 	orr.w	r3, r3, #1
 800f90a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f90e:	6a23      	ldr	r3, [r4, #32]
 800f910:	b123      	cbz	r3, 800f91c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f912:	4a03      	ldr	r2, [pc, #12]	; (800f920 <HAL_PCD_SuspendCallback+0x2c>)
 800f914:	6913      	ldr	r3, [r2, #16]
 800f916:	f043 0306 	orr.w	r3, r3, #6
 800f91a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f91c:	bd10      	pop	{r4, pc}
 800f91e:	bf00      	nop
 800f920:	e000ed00 	.word	0xe000ed00

0800f924 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f924:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f928:	f7ff ba34 	b.w	800ed94 <USBD_LL_Resume>

0800f92c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f92c:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f930:	f7ff ba62 	b.w	800edf8 <USBD_LL_IsoOUTIncomplete>

0800f934 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f934:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f938:	f7ff ba48 	b.w	800edcc <USBD_LL_IsoINIncomplete>

0800f93c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f93c:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f940:	f7ff ba70 	b.w	800ee24 <USBD_LL_DevConnected>

0800f944 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f944:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 800f948:	f7ff ba6e 	b.w	800ee28 <USBD_LL_DevDisconnected>
 800f94c:	0000      	movs	r0, r0
	...

0800f950 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f950:	7802      	ldrb	r2, [r0, #0]
 800f952:	b10a      	cbz	r2, 800f958 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800f954:	2000      	movs	r0, #0
 800f956:	4770      	bx	lr
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f958:	ed9f 7b17 	vldr	d7, [pc, #92]	; 800f9b8 <USBD_LL_Init+0x68>
  hpcd_USB_OTG_FS.pData = pdev;
 800f95c:	4b1a      	ldr	r3, [pc, #104]	; (800f9c8 <USBD_LL_Init+0x78>)
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f95e:	491b      	ldr	r1, [pc, #108]	; (800f9cc <USBD_LL_Init+0x7c>)
{
 800f960:	b510      	push	{r4, lr}
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f962:	ed83 7b06 	vstr	d7, [r3, #24]
 800f966:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800f9c0 <USBD_LL_Init+0x70>
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f96a:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f96c:	6019      	str	r1, [r3, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f96e:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.pData = pdev;
 800f970:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800f974:	f8c0 32c8 	str.w	r3, [r0, #712]	; 0x2c8
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f978:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800f97a:	605c      	str	r4, [r3, #4]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f97c:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f97e:	ed83 7b08 	vstr	d7, [r3, #32]
 800f982:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f986:	e9c3 2103 	strd	r2, r1, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f98a:	f7f9 fb61 	bl	8009050 <HAL_PCD_Init>
 800f98e:	b978      	cbnz	r0, 800f9b0 <USBD_LL_Init+0x60>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f990:	2180      	movs	r1, #128	; 0x80
 800f992:	480d      	ldr	r0, [pc, #52]	; (800f9c8 <USBD_LL_Init+0x78>)
 800f994:	f7fa fb3a 	bl	800a00c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f998:	2240      	movs	r2, #64	; 0x40
 800f99a:	2100      	movs	r1, #0
 800f99c:	480a      	ldr	r0, [pc, #40]	; (800f9c8 <USBD_LL_Init+0x78>)
 800f99e:	f7fa fb0b 	bl	8009fb8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f9a2:	2280      	movs	r2, #128	; 0x80
 800f9a4:	2101      	movs	r1, #1
 800f9a6:	4808      	ldr	r0, [pc, #32]	; (800f9c8 <USBD_LL_Init+0x78>)
 800f9a8:	f7fa fb06 	bl	8009fb8 <HAL_PCDEx_SetTxFiFo>
}
 800f9ac:	2000      	movs	r0, #0
 800f9ae:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800f9b0:	f7f4 fcb4 	bl	800431c <Error_Handler>
 800f9b4:	e7ec      	b.n	800f990 <USBD_LL_Init+0x40>
 800f9b6:	bf00      	nop
 800f9b8:	00000002 	.word	0x00000002
	...
 800f9c8:	2400dec0 	.word	0x2400dec0
 800f9cc:	40080000 	.word	0x40080000

0800f9d0 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800f9d0:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800f9d4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800f9d6:	f7f9 fbd1 	bl	800917c <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800f9da:	2803      	cmp	r0, #3
 800f9dc:	d802      	bhi.n	800f9e4 <USBD_LL_Start+0x14>
 800f9de:	4b02      	ldr	r3, [pc, #8]	; (800f9e8 <USBD_LL_Start+0x18>)
 800f9e0:	5c18      	ldrb	r0, [r3, r0]
}
 800f9e2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800f9e4:	2003      	movs	r0, #3
}
 800f9e6:	bd08      	pop	{r3, pc}
 800f9e8:	0801b3f8 	.word	0x0801b3f8

0800f9ec <USBD_LL_OpenEP>:
{
 800f9ec:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f9ee:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800f9f2:	461a      	mov	r2, r3
 800f9f4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f9f6:	4663      	mov	r3, ip
 800f9f8:	f7fa f99c 	bl	8009d34 <HAL_PCD_EP_Open>
  switch (hal_status)
 800f9fc:	2803      	cmp	r0, #3
 800f9fe:	d802      	bhi.n	800fa06 <USBD_LL_OpenEP+0x1a>
 800fa00:	4b02      	ldr	r3, [pc, #8]	; (800fa0c <USBD_LL_OpenEP+0x20>)
 800fa02:	5c18      	ldrb	r0, [r3, r0]
}
 800fa04:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fa06:	2003      	movs	r0, #3
}
 800fa08:	bd08      	pop	{r3, pc}
 800fa0a:	bf00      	nop
 800fa0c:	0801b3f8 	.word	0x0801b3f8

0800fa10 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fa10:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800fa14:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fa16:	f7fa f9cb 	bl	8009db0 <HAL_PCD_EP_Close>
  switch (hal_status)
 800fa1a:	2803      	cmp	r0, #3
 800fa1c:	d802      	bhi.n	800fa24 <USBD_LL_CloseEP+0x14>
 800fa1e:	4b02      	ldr	r3, [pc, #8]	; (800fa28 <USBD_LL_CloseEP+0x18>)
 800fa20:	5c18      	ldrb	r0, [r3, r0]
}
 800fa22:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fa24:	2003      	movs	r0, #3
}
 800fa26:	bd08      	pop	{r3, pc}
 800fa28:	0801b3f8 	.word	0x0801b3f8

0800fa2c <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fa2c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800fa30:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fa32:	f7fa fa41 	bl	8009eb8 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800fa36:	2803      	cmp	r0, #3
 800fa38:	d802      	bhi.n	800fa40 <USBD_LL_StallEP+0x14>
 800fa3a:	4b02      	ldr	r3, [pc, #8]	; (800fa44 <USBD_LL_StallEP+0x18>)
 800fa3c:	5c18      	ldrb	r0, [r3, r0]
}
 800fa3e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fa40:	2003      	movs	r0, #3
}
 800fa42:	bd08      	pop	{r3, pc}
 800fa44:	0801b3f8 	.word	0x0801b3f8

0800fa48 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fa48:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800fa4c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fa4e:	f7fa fa77 	bl	8009f40 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800fa52:	2803      	cmp	r0, #3
 800fa54:	d802      	bhi.n	800fa5c <USBD_LL_ClearStallEP+0x14>
 800fa56:	4b02      	ldr	r3, [pc, #8]	; (800fa60 <USBD_LL_ClearStallEP+0x18>)
 800fa58:	5c18      	ldrb	r0, [r3, r0]
}
 800fa5a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fa5c:	2003      	movs	r0, #3
}
 800fa5e:	bd08      	pop	{r3, pc}
 800fa60:	0801b3f8 	.word	0x0801b3f8

0800fa64 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800fa64:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fa66:	f8d0 32c8 	ldr.w	r3, [r0, #712]	; 0x2c8
  if((ep_addr & 0x80) == 0x80)
 800fa6a:	d406      	bmi.n	800fa7a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fa6c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800fa70:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800fa74:	f891 027e 	ldrb.w	r0, [r1, #638]	; 0x27e
}
 800fa78:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fa7a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800fa7e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800fa82:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800fa86:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800fa8a:	4770      	bx	lr

0800fa8c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fa8c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800fa90:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fa92:	f7fa f939 	bl	8009d08 <HAL_PCD_SetAddress>
  switch (hal_status)
 800fa96:	2803      	cmp	r0, #3
 800fa98:	d802      	bhi.n	800faa0 <USBD_LL_SetUSBAddress+0x14>
 800fa9a:	4b02      	ldr	r3, [pc, #8]	; (800faa4 <USBD_LL_SetUSBAddress+0x18>)
 800fa9c:	5c18      	ldrb	r0, [r3, r0]
}
 800fa9e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800faa0:	2003      	movs	r0, #3
}
 800faa2:	bd08      	pop	{r3, pc}
 800faa4:	0801b3f8 	.word	0x0801b3f8

0800faa8 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800faa8:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800faac:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800faae:	f7fa f9e1 	bl	8009e74 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800fab2:	2803      	cmp	r0, #3
 800fab4:	d802      	bhi.n	800fabc <USBD_LL_Transmit+0x14>
 800fab6:	4b02      	ldr	r3, [pc, #8]	; (800fac0 <USBD_LL_Transmit+0x18>)
 800fab8:	5c18      	ldrb	r0, [r3, r0]
}
 800faba:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fabc:	2003      	movs	r0, #3
}
 800fabe:	bd08      	pop	{r3, pc}
 800fac0:	0801b3f8 	.word	0x0801b3f8

0800fac4 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fac4:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 800fac8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800faca:	f7fa f9a7 	bl	8009e1c <HAL_PCD_EP_Receive>
  switch (hal_status)
 800face:	2803      	cmp	r0, #3
 800fad0:	d802      	bhi.n	800fad8 <USBD_LL_PrepareReceive+0x14>
 800fad2:	4b02      	ldr	r3, [pc, #8]	; (800fadc <USBD_LL_PrepareReceive+0x18>)
 800fad4:	5c18      	ldrb	r0, [r3, r0]
}
 800fad6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fad8:	2003      	movs	r0, #3
}
 800fada:	bd08      	pop	{r3, pc}
 800fadc:	0801b3f8 	.word	0x0801b3f8

0800fae0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fae0:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
 800fae4:	f7fa b9bc 	b.w	8009e60 <HAL_PCD_EP_GetRxCount>

0800fae8 <USBD_static_malloc>:
}
 800fae8:	4800      	ldr	r0, [pc, #0]	; (800faec <USBD_static_malloc+0x4>)
 800faea:	4770      	bx	lr
 800faec:	2400e3cc 	.word	0x2400e3cc

0800faf0 <USBD_static_free>:
}
 800faf0:	4770      	bx	lr
 800faf2:	bf00      	nop

0800faf4 <arm_radix8_butterfly_f32>:
 800faf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faf8:	ed2d 8b10 	vpush	{d8-d15}
 800fafc:	b095      	sub	sp, #84	; 0x54
 800fafe:	468a      	mov	sl, r1
 800fb00:	468b      	mov	fp, r1
 800fb02:	eddf 8abb 	vldr	s17, [pc, #748]	; 800fdf0 <arm_radix8_butterfly_f32+0x2fc>
 800fb06:	9012      	str	r0, [sp, #72]	; 0x48
 800fb08:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	3304      	adds	r3, #4
 800fb10:	9313      	str	r3, [sp, #76]	; 0x4c
 800fb12:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800fb16:	9912      	ldr	r1, [sp, #72]	; 0x48
 800fb18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800fb1c:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800fb20:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800fb24:	920f      	str	r2, [sp, #60]	; 0x3c
 800fb26:	9303      	str	r3, [sp, #12]
 800fb28:	0153      	lsls	r3, r2, #5
 800fb2a:	0114      	lsls	r4, r2, #4
 800fb2c:	eba9 0002 	sub.w	r0, r9, r2
 800fb30:	18ce      	adds	r6, r1, r3
 800fb32:	9302      	str	r3, [sp, #8]
 800fb34:	0097      	lsls	r7, r2, #2
 800fb36:	4613      	mov	r3, r2
 800fb38:	eb06 0509 	add.w	r5, r6, r9
 800fb3c:	9004      	str	r0, [sp, #16]
 800fb3e:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800fb42:	1bd2      	subs	r2, r2, r7
 800fb44:	eb05 0109 	add.w	r1, r5, r9
 800fb48:	441f      	add	r7, r3
 800fb4a:	9405      	str	r4, [sp, #20]
 800fb4c:	f109 0004 	add.w	r0, r9, #4
 800fb50:	9101      	str	r1, [sp, #4]
 800fb52:	1d21      	adds	r1, r4, #4
 800fb54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fb56:	f04f 0e00 	mov.w	lr, #0
 800fb5a:	9c01      	ldr	r4, [sp, #4]
 800fb5c:	4418      	add	r0, r3
 800fb5e:	4419      	add	r1, r3
 800fb60:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800fb64:	9b02      	ldr	r3, [sp, #8]
 800fb66:	00fc      	lsls	r4, r7, #3
 800fb68:	18d7      	adds	r7, r2, r3
 800fb6a:	9b04      	ldr	r3, [sp, #16]
 800fb6c:	9406      	str	r4, [sp, #24]
 800fb6e:	00db      	lsls	r3, r3, #3
 800fb70:	9c01      	ldr	r4, [sp, #4]
 800fb72:	9307      	str	r3, [sp, #28]
 800fb74:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800fb78:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800fb7c:	9304      	str	r3, [sp, #16]
 800fb7e:	9b03      	ldr	r3, [sp, #12]
 800fb80:	edd6 6a00 	vldr	s13, [r6]
 800fb84:	44de      	add	lr, fp
 800fb86:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800fb8a:	ed94 7a00 	vldr	s14, [r4]
 800fb8e:	45f2      	cmp	sl, lr
 800fb90:	ed10 6a01 	vldr	s12, [r0, #-4]
 800fb94:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800fb98:	edd5 2a00 	vldr	s5, [r5]
 800fb9c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fba0:	edd7 3a00 	vldr	s7, [r7]
 800fba4:	ed11 5a01 	vldr	s10, [r1, #-4]
 800fba8:	ee36 3a22 	vadd.f32	s6, s12, s5
 800fbac:	edd2 6a00 	vldr	s13, [r2]
 800fbb0:	ee75 5a07 	vadd.f32	s11, s10, s14
 800fbb4:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800fbb8:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800fbbc:	ee72 4a25 	vadd.f32	s9, s4, s11
 800fbc0:	ee73 3a04 	vadd.f32	s7, s6, s8
 800fbc4:	ee35 5a47 	vsub.f32	s10, s10, s14
 800fbc8:	ee36 7a62 	vsub.f32	s14, s12, s5
 800fbcc:	ee32 2a65 	vsub.f32	s4, s4, s11
 800fbd0:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800fbd4:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800fbd8:	ee37 6a66 	vsub.f32	s12, s14, s13
 800fbdc:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800fbe0:	ee33 3a44 	vsub.f32	s6, s6, s8
 800fbe4:	edc6 4a00 	vstr	s9, [r6]
 800fbe8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800fbec:	ed97 4a01 	vldr	s8, [r7, #4]
 800fbf0:	ee66 6a28 	vmul.f32	s13, s12, s17
 800fbf4:	edd0 5a00 	vldr	s11, [r0]
 800fbf8:	ed95 6a01 	vldr	s12, [r5, #4]
 800fbfc:	ee27 7a28 	vmul.f32	s14, s14, s17
 800fc00:	edd2 3a01 	vldr	s7, [r2, #4]
 800fc04:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800fc08:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800fc0c:	ed96 1a01 	vldr	s2, [r6, #4]
 800fc10:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800fc14:	edd4 0a01 	vldr	s1, [r4, #4]
 800fc18:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fc1c:	eddc 6a00 	vldr	s13, [ip]
 800fc20:	ee75 5a86 	vadd.f32	s11, s11, s12
 800fc24:	ed91 6a00 	vldr	s12, [r1]
 800fc28:	ee73 3a84 	vadd.f32	s7, s7, s8
 800fc2c:	ee74 1a80 	vadd.f32	s3, s9, s0
 800fc30:	ee36 4a81 	vadd.f32	s8, s13, s2
 800fc34:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800fc38:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800fc3c:	ee36 1a20 	vadd.f32	s2, s12, s1
 800fc40:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800fc44:	ee36 6a60 	vsub.f32	s12, s12, s1
 800fc48:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800fc4c:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800fc50:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800fc54:	ee74 3a01 	vadd.f32	s7, s8, s2
 800fc58:	ee34 4a41 	vsub.f32	s8, s8, s2
 800fc5c:	ee36 1a21 	vadd.f32	s2, s12, s3
 800fc60:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800fc64:	ee36 6a61 	vsub.f32	s12, s12, s3
 800fc68:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800fc6c:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800fc70:	ed8c 0a00 	vstr	s0, [ip]
 800fc74:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800fc78:	449c      	add	ip, r3
 800fc7a:	ee75 4a07 	vadd.f32	s9, s10, s14
 800fc7e:	edc6 3a01 	vstr	s7, [r6, #4]
 800fc82:	ee35 7a47 	vsub.f32	s14, s10, s14
 800fc86:	441e      	add	r6, r3
 800fc88:	ee32 5a25 	vadd.f32	s10, s4, s11
 800fc8c:	ee72 5a65 	vsub.f32	s11, s4, s11
 800fc90:	ee72 3a81 	vadd.f32	s7, s5, s2
 800fc94:	ed01 5a01 	vstr	s10, [r1, #-4]
 800fc98:	ee34 2a43 	vsub.f32	s4, s8, s6
 800fc9c:	edc4 5a00 	vstr	s11, [r4]
 800fca0:	ee37 5a86 	vadd.f32	s10, s15, s12
 800fca4:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800fca8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800fcac:	ed81 2a00 	vstr	s4, [r1]
 800fcb0:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800fcb4:	4419      	add	r1, r3
 800fcb6:	ee33 4a04 	vadd.f32	s8, s6, s8
 800fcba:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800fcbe:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800fcc2:	ee37 7a26 	vadd.f32	s14, s14, s13
 800fcc6:	ed84 4a01 	vstr	s8, [r4, #4]
 800fcca:	ed40 3a01 	vstr	s7, [r0, #-4]
 800fcce:	441c      	add	r4, r3
 800fcd0:	edc7 2a00 	vstr	s5, [r7]
 800fcd4:	ed85 5a00 	vstr	s10, [r5]
 800fcd8:	edc2 7a00 	vstr	s15, [r2]
 800fcdc:	edc0 5a00 	vstr	s11, [r0]
 800fce0:	4418      	add	r0, r3
 800fce2:	edc7 4a01 	vstr	s9, [r7, #4]
 800fce6:	441f      	add	r7, r3
 800fce8:	ed85 6a01 	vstr	s12, [r5, #4]
 800fcec:	441d      	add	r5, r3
 800fcee:	ed82 7a01 	vstr	s14, [r2, #4]
 800fcf2:	441a      	add	r2, r3
 800fcf4:	f63f af44 	bhi.w	800fb80 <arm_radix8_butterfly_f32+0x8c>
 800fcf8:	469c      	mov	ip, r3
 800fcfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fcfc:	2b07      	cmp	r3, #7
 800fcfe:	f240 81b6 	bls.w	801006e <arm_radix8_butterfly_f32+0x57a>
 800fd02:	9a02      	ldr	r2, [sp, #8]
 800fd04:	f109 0608 	add.w	r6, r9, #8
 800fd08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fd0a:	f108 0408 	add.w	r4, r8, #8
 800fd0e:	3208      	adds	r2, #8
 800fd10:	9f06      	ldr	r7, [sp, #24]
 800fd12:	9d04      	ldr	r5, [sp, #16]
 800fd14:	189a      	adds	r2, r3, r2
 800fd16:	3708      	adds	r7, #8
 800fd18:	3508      	adds	r5, #8
 800fd1a:	9807      	ldr	r0, [sp, #28]
 800fd1c:	920c      	str	r2, [sp, #48]	; 0x30
 800fd1e:	199a      	adds	r2, r3, r6
 800fd20:	9905      	ldr	r1, [sp, #20]
 800fd22:	3008      	adds	r0, #8
 800fd24:	920b      	str	r2, [sp, #44]	; 0x2c
 800fd26:	19da      	adds	r2, r3, r7
 800fd28:	310c      	adds	r1, #12
 800fd2a:	920a      	str	r2, [sp, #40]	; 0x28
 800fd2c:	195a      	adds	r2, r3, r5
 800fd2e:	9209      	str	r2, [sp, #36]	; 0x24
 800fd30:	191a      	adds	r2, r3, r4
 800fd32:	9208      	str	r2, [sp, #32]
 800fd34:	181a      	adds	r2, r3, r0
 800fd36:	9207      	str	r2, [sp, #28]
 800fd38:	185a      	adds	r2, r3, r1
 800fd3a:	330c      	adds	r3, #12
 800fd3c:	9205      	str	r2, [sp, #20]
 800fd3e:	9306      	str	r3, [sp, #24]
 800fd40:	2301      	movs	r3, #1
 800fd42:	9304      	str	r3, [sp, #16]
 800fd44:	2300      	movs	r3, #0
 800fd46:	930d      	str	r3, [sp, #52]	; 0x34
 800fd48:	4663      	mov	r3, ip
 800fd4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fd4c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800fd4e:	f8dd c014 	ldr.w	ip, [sp, #20]
 800fd52:	440a      	add	r2, r1
 800fd54:	9f06      	ldr	r7, [sp, #24]
 800fd56:	9e07      	ldr	r6, [sp, #28]
 800fd58:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800fd5c:	920d      	str	r2, [sp, #52]	; 0x34
 800fd5e:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800fd62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800fd64:	9d08      	ldr	r5, [sp, #32]
 800fd66:	4442      	add	r2, r8
 800fd68:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800fd6a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fd6c:	eb02 0108 	add.w	r1, r2, r8
 800fd70:	ed92 ea00 	vldr	s28, [r2]
 800fd74:	eb01 0208 	add.w	r2, r1, r8
 800fd78:	edd1 da00 	vldr	s27, [r1]
 800fd7c:	eb02 0108 	add.w	r1, r2, r8
 800fd80:	ed92 da00 	vldr	s26, [r2]
 800fd84:	eb01 0208 	add.w	r2, r1, r8
 800fd88:	edd1 ca00 	vldr	s25, [r1]
 800fd8c:	eb02 0108 	add.w	r1, r2, r8
 800fd90:	ed92 ca00 	vldr	s24, [r2]
 800fd94:	eb01 0208 	add.w	r2, r1, r8
 800fd98:	edd1 ba00 	vldr	s23, [r1]
 800fd9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fd9e:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800fda2:	ed92 ba00 	vldr	s22, [r2]
 800fda6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fda8:	eb0e 0908 	add.w	r9, lr, r8
 800fdac:	910e      	str	r1, [sp, #56]	; 0x38
 800fdae:	9201      	str	r2, [sp, #4]
 800fdb0:	eb09 0208 	add.w	r2, r9, r8
 800fdb4:	ed99 aa01 	vldr	s20, [r9, #4]
 800fdb8:	edde aa01 	vldr	s21, [lr, #4]
 800fdbc:	eb02 0908 	add.w	r9, r2, r8
 800fdc0:	edd2 9a01 	vldr	s19, [r2, #4]
 800fdc4:	f8dd e010 	ldr.w	lr, [sp, #16]
 800fdc8:	eb09 0208 	add.w	r2, r9, r8
 800fdcc:	ed99 9a01 	vldr	s18, [r9, #4]
 800fdd0:	eb02 0908 	add.w	r9, r2, r8
 800fdd4:	ed92 8a01 	vldr	s16, [r2, #4]
 800fdd8:	9a01      	ldr	r2, [sp, #4]
 800fdda:	edd9 7a01 	vldr	s15, [r9, #4]
 800fdde:	44c8      	add	r8, r9
 800fde0:	edcd 7a02 	vstr	s15, [sp, #8]
 800fde4:	edd8 7a01 	vldr	s15, [r8, #4]
 800fde8:	edcd 7a03 	vstr	s15, [sp, #12]
 800fdec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fdee:	e001      	b.n	800fdf4 <arm_radix8_butterfly_f32+0x300>
 800fdf0:	3f3504f3 	.word	0x3f3504f3
 800fdf4:	ed92 7a00 	vldr	s14, [r2]
 800fdf8:	44de      	add	lr, fp
 800fdfa:	ed17 1a01 	vldr	s2, [r7, #-4]
 800fdfe:	ed90 5a00 	vldr	s10, [r0]
 800fe02:	45f2      	cmp	sl, lr
 800fe04:	ed1c fa01 	vldr	s30, [ip, #-4]
 800fe08:	ee31 3a07 	vadd.f32	s6, s2, s14
 800fe0c:	edd6 5a00 	vldr	s11, [r6]
 800fe10:	ee31 1a47 	vsub.f32	s2, s2, s14
 800fe14:	edd4 7a00 	vldr	s15, [r4]
 800fe18:	ed95 7a00 	vldr	s14, [r5]
 800fe1c:	ed91 4a00 	vldr	s8, [r1]
 800fe20:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800fe24:	ee77 6a25 	vadd.f32	s13, s14, s11
 800fe28:	edd7 ea00 	vldr	s29, [r7]
 800fe2c:	ee74 fa05 	vadd.f32	s31, s8, s10
 800fe30:	ee73 1a06 	vadd.f32	s3, s6, s12
 800fe34:	ee34 4a45 	vsub.f32	s8, s8, s10
 800fe38:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800fe3c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800fe40:	ee33 3a46 	vsub.f32	s6, s6, s12
 800fe44:	ee31 6a85 	vadd.f32	s12, s3, s10
 800fe48:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800fe4c:	ee34 fa07 	vadd.f32	s30, s8, s14
 800fe50:	ed07 6a01 	vstr	s12, [r7, #-4]
 800fe54:	ee34 4a47 	vsub.f32	s8, s8, s14
 800fe58:	edd5 3a01 	vldr	s7, [r5, #4]
 800fe5c:	ee7f fae6 	vsub.f32	s31, s31, s13
 800fe60:	ed90 7a01 	vldr	s14, [r0, #4]
 800fe64:	ee2f fa28 	vmul.f32	s30, s30, s17
 800fe68:	edd1 5a01 	vldr	s11, [r1, #4]
 800fe6c:	ee24 4a28 	vmul.f32	s8, s8, s17
 800fe70:	ed96 6a01 	vldr	s12, [r6, #4]
 800fe74:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800fe78:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800fe7c:	edd2 6a01 	vldr	s13, [r2, #4]
 800fe80:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800fe84:	edd4 4a01 	vldr	s9, [r4, #4]
 800fe88:	ee75 5a87 	vadd.f32	s11, s11, s14
 800fe8c:	ed9c 7a00 	vldr	s14, [ip]
 800fe90:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800fe94:	ee33 6a86 	vadd.f32	s12, s7, s12
 800fe98:	ee37 facf 	vsub.f32	s30, s15, s30
 800fe9c:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800fea0:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800fea4:	ee7e eae6 	vsub.f32	s29, s29, s13
 800fea8:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800feac:	ee77 6a24 	vadd.f32	s13, s14, s9
 800feb0:	ee75 0a86 	vadd.f32	s1, s11, s12
 800feb4:	ee37 7a64 	vsub.f32	s14, s14, s9
 800feb8:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800febc:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800fec0:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800fec4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800fec8:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800fecc:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800fed0:	ee77 4a22 	vadd.f32	s9, s14, s5
 800fed4:	ee7e eae7 	vsub.f32	s29, s29, s15
 800fed8:	ee77 7a62 	vsub.f32	s15, s14, s5
 800fedc:	ee71 2a04 	vadd.f32	s5, s2, s8
 800fee0:	ee31 7a44 	vsub.f32	s14, s2, s8
 800fee4:	ee30 1a60 	vsub.f32	s2, s0, s1
 800fee8:	ee73 1a06 	vadd.f32	s3, s6, s12
 800feec:	ee33 6a46 	vsub.f32	s12, s6, s12
 800fef0:	ee33 3aef 	vsub.f32	s6, s7, s31
 800fef4:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800fef8:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800fefc:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800ff00:	ee72 5a25 	vadd.f32	s11, s4, s11
 800ff04:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800ff08:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800ff0c:	ee77 2a27 	vadd.f32	s5, s14, s15
 800ff10:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ff14:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800ff18:	ee2c fa85 	vmul.f32	s30, s25, s10
 800ff1c:	ee69 ea01 	vmul.f32	s29, s18, s2
 800ff20:	ee29 5a05 	vmul.f32	s10, s18, s10
 800ff24:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800ff28:	ee6d faa1 	vmul.f32	s31, s27, s3
 800ff2c:	ee70 0a20 	vadd.f32	s1, s0, s1
 800ff30:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800ff34:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800ff38:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800ff3c:	edc7 0a00 	vstr	s1, [r7]
 800ff40:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800ff44:	441f      	add	r7, r3
 800ff46:	ee2a faa3 	vmul.f32	s30, s21, s7
 800ff4a:	ee31 5a45 	vsub.f32	s10, s2, s10
 800ff4e:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800ff52:	edc2 ea00 	vstr	s29, [r2]
 800ff56:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800ff5a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800ff5e:	ed82 5a01 	vstr	s10, [r2, #4]
 800ff62:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800ff66:	edcd 3a01 	vstr	s7, [sp, #4]
 800ff6a:	ed9d 5a03 	vldr	s10, [sp, #12]
 800ff6e:	ee6b ea86 	vmul.f32	s29, s23, s12
 800ff72:	eddd 3a02 	vldr	s7, [sp, #8]
 800ff76:	ee6b fa24 	vmul.f32	s31, s22, s9
 800ff7a:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800ff7e:	ee65 4a24 	vmul.f32	s9, s10, s9
 800ff82:	ed8c 3a00 	vstr	s6, [ip]
 800ff86:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800ff8a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800ff8e:	eddd 3a01 	vldr	s7, [sp, #4]
 800ff92:	ee25 5a25 	vmul.f32	s10, s10, s11
 800ff96:	441a      	add	r2, r3
 800ff98:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800ff9c:	449c      	add	ip, r3
 800ff9e:	ee68 1a04 	vmul.f32	s3, s16, s8
 800ffa2:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800ffa6:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800ffaa:	ee29 faa7 	vmul.f32	s30, s19, s15
 800ffae:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800ffb2:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800ffb6:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800ffba:	ee68 2a22 	vmul.f32	s5, s16, s5
 800ffbe:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800ffc2:	ee29 7a87 	vmul.f32	s14, s19, s14
 800ffc6:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800ffca:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800ffce:	ee7e ea81 	vadd.f32	s29, s29, s2
 800ffd2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800ffd6:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800ffda:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800ffde:	edc4 ea00 	vstr	s29, [r4]
 800ffe2:	ee30 0a21 	vadd.f32	s0, s0, s3
 800ffe6:	ed84 6a01 	vstr	s12, [r4, #4]
 800ffea:	ee74 2a62 	vsub.f32	s5, s8, s5
 800ffee:	edc1 0a00 	vstr	s1, [r1]
 800fff2:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800fff6:	edc1 3a01 	vstr	s7, [r1, #4]
 800fffa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800fffe:	ed86 5a00 	vstr	s10, [r6]
 8010002:	edc6 4a01 	vstr	s9, [r6, #4]
 8010006:	4419      	add	r1, r3
 8010008:	ed80 0a00 	vstr	s0, [r0]
 801000c:	441c      	add	r4, r3
 801000e:	edc0 2a01 	vstr	s5, [r0, #4]
 8010012:	441e      	add	r6, r3
 8010014:	ed85 3a00 	vstr	s6, [r5]
 8010018:	4418      	add	r0, r3
 801001a:	ed85 7a01 	vstr	s14, [r5, #4]
 801001e:	441d      	add	r5, r3
 8010020:	f63f aee8 	bhi.w	800fdf4 <arm_radix8_butterfly_f32+0x300>
 8010024:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010026:	9a04      	ldr	r2, [sp, #16]
 8010028:	3108      	adds	r1, #8
 801002a:	3201      	adds	r2, #1
 801002c:	910c      	str	r1, [sp, #48]	; 0x30
 801002e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010030:	9204      	str	r2, [sp, #16]
 8010032:	3108      	adds	r1, #8
 8010034:	910b      	str	r1, [sp, #44]	; 0x2c
 8010036:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010038:	3108      	adds	r1, #8
 801003a:	910a      	str	r1, [sp, #40]	; 0x28
 801003c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801003e:	3108      	adds	r1, #8
 8010040:	9109      	str	r1, [sp, #36]	; 0x24
 8010042:	9908      	ldr	r1, [sp, #32]
 8010044:	3108      	adds	r1, #8
 8010046:	9108      	str	r1, [sp, #32]
 8010048:	9907      	ldr	r1, [sp, #28]
 801004a:	3108      	adds	r1, #8
 801004c:	9107      	str	r1, [sp, #28]
 801004e:	9906      	ldr	r1, [sp, #24]
 8010050:	3108      	adds	r1, #8
 8010052:	9106      	str	r1, [sp, #24]
 8010054:	9905      	ldr	r1, [sp, #20]
 8010056:	3108      	adds	r1, #8
 8010058:	9105      	str	r1, [sp, #20]
 801005a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801005c:	4291      	cmp	r1, r2
 801005e:	f47f ae74 	bne.w	800fd4a <arm_radix8_butterfly_f32+0x256>
 8010062:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010064:	468b      	mov	fp, r1
 8010066:	00db      	lsls	r3, r3, #3
 8010068:	b29b      	uxth	r3, r3
 801006a:	9310      	str	r3, [sp, #64]	; 0x40
 801006c:	e551      	b.n	800fb12 <arm_radix8_butterfly_f32+0x1e>
 801006e:	b015      	add	sp, #84	; 0x54
 8010070:	ecbd 8b10 	vpop	{d8-d15}
 8010074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010078 <arm_cfft_radix8by2_f32>:
 8010078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801007c:	4607      	mov	r7, r0
 801007e:	4608      	mov	r0, r1
 8010080:	ed2d 8b06 	vpush	{d8-d10}
 8010084:	f8b7 c000 	ldrh.w	ip, [r7]
 8010088:	687a      	ldr	r2, [r7, #4]
 801008a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 801008e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8010092:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010096:	f000 80ac 	beq.w	80101f2 <arm_cfft_radix8by2_f32+0x17a>
 801009a:	008c      	lsls	r4, r1, #2
 801009c:	f100 0310 	add.w	r3, r0, #16
 80100a0:	3210      	adds	r2, #16
 80100a2:	f108 0610 	add.w	r6, r8, #16
 80100a6:	3410      	adds	r4, #16
 80100a8:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80100ac:	1905      	adds	r5, r0, r4
 80100ae:	4444      	add	r4, r8
 80100b0:	ed16 7a04 	vldr	s14, [r6, #-16]
 80100b4:	3310      	adds	r3, #16
 80100b6:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 80100ba:	3510      	adds	r5, #16
 80100bc:	ed56 0a03 	vldr	s1, [r6, #-12]
 80100c0:	3210      	adds	r2, #16
 80100c2:	ee74 9a87 	vadd.f32	s19, s9, s14
 80100c6:	ed56 7a02 	vldr	s15, [r6, #-8]
 80100ca:	ed56 2a01 	vldr	s5, [r6, #-4]
 80100ce:	ee74 4ac7 	vsub.f32	s9, s9, s14
 80100d2:	ed54 5a04 	vldr	s11, [r4, #-16]
 80100d6:	3610      	adds	r6, #16
 80100d8:	ed14 5a03 	vldr	s10, [r4, #-12]
 80100dc:	3410      	adds	r4, #16
 80100de:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 80100e2:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 80100e6:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 80100ea:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 80100ee:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 80100f2:	ee36 9aa5 	vadd.f32	s18, s13, s11
 80100f6:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 80100fa:	ee33 8a83 	vadd.f32	s16, s7, s6
 80100fe:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 8010102:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8010106:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 801010a:	ee34 0a06 	vadd.f32	s0, s8, s12
 801010e:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 8010112:	ee77 aa20 	vadd.f32	s21, s14, s1
 8010116:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 801011a:	ee31 aaa7 	vadd.f32	s20, s3, s15
 801011e:	ee72 9a22 	vadd.f32	s19, s4, s5
 8010122:	ee71 8a05 	vadd.f32	s17, s2, s10
 8010126:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 801012a:	ee37 7a60 	vsub.f32	s14, s14, s1
 801012e:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 8010132:	ee35 5a41 	vsub.f32	s10, s10, s2
 8010136:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 801013a:	ee36 6a44 	vsub.f32	s12, s12, s8
 801013e:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 8010142:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 8010146:	ee71 1ae7 	vsub.f32	s3, s3, s15
 801014a:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 801014e:	ee72 7a62 	vsub.f32	s15, s4, s5
 8010152:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 8010156:	ee73 2a63 	vsub.f32	s5, s6, s7
 801015a:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 801015e:	4563      	cmp	r3, ip
 8010160:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 8010164:	ee24 3a84 	vmul.f32	s6, s9, s8
 8010168:	ee27 2a26 	vmul.f32	s4, s14, s13
 801016c:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8010170:	ee65 3aa6 	vmul.f32	s7, s11, s13
 8010174:	ee27 7a04 	vmul.f32	s14, s14, s8
 8010178:	ee65 5a84 	vmul.f32	s11, s11, s8
 801017c:	ee65 6a26 	vmul.f32	s13, s10, s13
 8010180:	ee25 5a04 	vmul.f32	s10, s10, s8
 8010184:	ee37 7a64 	vsub.f32	s14, s14, s9
 8010188:	ee76 6aa5 	vadd.f32	s13, s13, s11
 801018c:	ee33 4a02 	vadd.f32	s8, s6, s4
 8010190:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8010194:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 8010198:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 801019c:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 80101a0:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 80101a4:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 80101a8:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 80101ac:	ee61 4aa6 	vmul.f32	s9, s3, s13
 80101b0:	ee27 4a87 	vmul.f32	s8, s15, s14
 80101b4:	ee61 5a87 	vmul.f32	s11, s3, s14
 80101b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80101bc:	ee22 5a87 	vmul.f32	s10, s5, s14
 80101c0:	ee26 7a07 	vmul.f32	s14, s12, s14
 80101c4:	ee26 6a26 	vmul.f32	s12, s12, s13
 80101c8:	ee62 6aa6 	vmul.f32	s13, s5, s13
 80101cc:	ee74 4a84 	vadd.f32	s9, s9, s8
 80101d0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80101d4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80101d8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80101dc:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 80101e0:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 80101e4:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 80101e8:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 80101ec:	f47f af60 	bne.w	80100b0 <arm_cfft_radix8by2_f32+0x38>
 80101f0:	687a      	ldr	r2, [r7, #4]
 80101f2:	b28c      	uxth	r4, r1
 80101f4:	2302      	movs	r3, #2
 80101f6:	4621      	mov	r1, r4
 80101f8:	f7ff fc7c 	bl	800faf4 <arm_radix8_butterfly_f32>
 80101fc:	4621      	mov	r1, r4
 80101fe:	687a      	ldr	r2, [r7, #4]
 8010200:	4640      	mov	r0, r8
 8010202:	2302      	movs	r3, #2
 8010204:	ecbd 8b06 	vpop	{d8-d10}
 8010208:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801020c:	f7ff bc72 	b.w	800faf4 <arm_radix8_butterfly_f32>

08010210 <arm_cfft_radix8by4_f32>:
 8010210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010214:	ed2d 8b04 	vpush	{d8-d9}
 8010218:	8804      	ldrh	r4, [r0, #0]
 801021a:	b08d      	sub	sp, #52	; 0x34
 801021c:	6842      	ldr	r2, [r0, #4]
 801021e:	460d      	mov	r5, r1
 8010220:	0864      	lsrs	r4, r4, #1
 8010222:	edd1 7a00 	vldr	s15, [r1]
 8010226:	edd1 5a01 	vldr	s11, [r1, #4]
 801022a:	00a3      	lsls	r3, r4, #2
 801022c:	18ce      	adds	r6, r1, r3
 801022e:	18f7      	adds	r7, r6, r3
 8010230:	ed96 7a00 	vldr	s14, [r6]
 8010234:	ed96 4a01 	vldr	s8, [r6, #4]
 8010238:	ed97 6a00 	vldr	s12, [r7]
 801023c:	edd7 4a01 	vldr	s9, [r7, #4]
 8010240:	ee77 6a86 	vadd.f32	s13, s15, s12
 8010244:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010248:	ee35 6aa4 	vadd.f32	s12, s11, s9
 801024c:	ee77 2a26 	vadd.f32	s5, s14, s13
 8010250:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8010254:	ee74 3a27 	vadd.f32	s7, s8, s15
 8010258:	ee76 4a44 	vsub.f32	s9, s12, s8
 801025c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8010260:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8010264:	ee35 4ac7 	vsub.f32	s8, s11, s14
 8010268:	ee37 7a25 	vadd.f32	s14, s14, s11
 801026c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010270:	0860      	lsrs	r0, r4, #1
 8010272:	f102 0408 	add.w	r4, r2, #8
 8010276:	9405      	str	r4, [sp, #20]
 8010278:	f102 0410 	add.w	r4, r2, #16
 801027c:	9009      	str	r0, [sp, #36]	; 0x24
 801027e:	f1a0 0902 	sub.w	r9, r0, #2
 8010282:	9403      	str	r4, [sp, #12]
 8010284:	18fc      	adds	r4, r7, r3
 8010286:	f102 0018 	add.w	r0, r2, #24
 801028a:	ed94 5a00 	vldr	s10, [r4]
 801028e:	ed94 3a01 	vldr	s6, [r4, #4]
 8010292:	ee72 2a85 	vadd.f32	s5, s5, s10
 8010296:	9004      	str	r0, [sp, #16]
 8010298:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801029c:	4620      	mov	r0, r4
 801029e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 80102a2:	9408      	str	r4, [sp, #32]
 80102a4:	ee12 ca90 	vmov	ip, s5
 80102a8:	ee74 5ac3 	vsub.f32	s11, s9, s6
 80102ac:	ee77 7a83 	vadd.f32	s15, s15, s6
 80102b0:	f845 cb08 	str.w	ip, [r5], #8
 80102b4:	ee13 ca90 	vmov	ip, s7
 80102b8:	ed96 2a01 	vldr	s4, [r6, #4]
 80102bc:	ee74 4a05 	vadd.f32	s9, s8, s10
 80102c0:	edd4 2a01 	vldr	s5, [r4, #4]
 80102c4:	ee37 7a45 	vsub.f32	s14, s14, s10
 80102c8:	ee36 6a02 	vadd.f32	s12, s12, s4
 80102cc:	9500      	str	r5, [sp, #0]
 80102ce:	460d      	mov	r5, r1
 80102d0:	ee36 6a22 	vadd.f32	s12, s12, s5
 80102d4:	ed81 6a01 	vstr	s12, [r1, #4]
 80102d8:	4631      	mov	r1, r6
 80102da:	f841 cb08 	str.w	ip, [r1], #8
 80102de:	ee16 ca90 	vmov	ip, s13
 80102e2:	9106      	str	r1, [sp, #24]
 80102e4:	4639      	mov	r1, r7
 80102e6:	edc6 4a01 	vstr	s9, [r6, #4]
 80102ea:	f841 cb08 	str.w	ip, [r1], #8
 80102ee:	9102      	str	r1, [sp, #8]
 80102f0:	ee17 1a90 	vmov	r1, s15
 80102f4:	edc7 5a01 	vstr	s11, [r7, #4]
 80102f8:	f840 1b08 	str.w	r1, [r0], #8
 80102fc:	ea5f 0159 	movs.w	r1, r9, lsr #1
 8010300:	9001      	str	r0, [sp, #4]
 8010302:	ed84 7a01 	vstr	s14, [r4, #4]
 8010306:	9107      	str	r1, [sp, #28]
 8010308:	f000 8135 	beq.w	8010576 <arm_cfft_radix8by4_f32+0x366>
 801030c:	3b0c      	subs	r3, #12
 801030e:	f102 0920 	add.w	r9, r2, #32
 8010312:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8010316:	4622      	mov	r2, r4
 8010318:	468b      	mov	fp, r1
 801031a:	f105 0e10 	add.w	lr, r5, #16
 801031e:	4423      	add	r3, r4
 8010320:	f1a6 0c0c 	sub.w	ip, r6, #12
 8010324:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8010328:	f106 0010 	add.w	r0, r6, #16
 801032c:	f1a7 010c 	sub.w	r1, r7, #12
 8010330:	f107 0510 	add.w	r5, r7, #16
 8010334:	3c0c      	subs	r4, #12
 8010336:	3210      	adds	r2, #16
 8010338:	ed15 7a02 	vldr	s14, [r5, #-8]
 801033c:	f1bb 0b01 	subs.w	fp, fp, #1
 8010340:	ed5e 7a02 	vldr	s15, [lr, #-8]
 8010344:	f1ac 0c08 	sub.w	ip, ip, #8
 8010348:	ed50 6a02 	vldr	s13, [r0, #-8]
 801034c:	f10e 0e08 	add.w	lr, lr, #8
 8010350:	ee77 1a87 	vadd.f32	s3, s15, s14
 8010354:	ed52 4a02 	vldr	s9, [r2, #-8]
 8010358:	ed55 5a01 	vldr	s11, [r5, #-4]
 801035c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010360:	ed1e 7a03 	vldr	s14, [lr, #-12]
 8010364:	f10a 0a08 	add.w	sl, sl, #8
 8010368:	ee36 6aa1 	vadd.f32	s12, s13, s3
 801036c:	ed10 3a01 	vldr	s6, [r0, #-4]
 8010370:	ee37 4a25 	vadd.f32	s8, s14, s11
 8010374:	ed52 3a01 	vldr	s7, [r2, #-4]
 8010378:	ee37 7a65 	vsub.f32	s14, s14, s11
 801037c:	f100 0008 	add.w	r0, r0, #8
 8010380:	ee36 6a24 	vadd.f32	s12, s12, s9
 8010384:	f1a1 0108 	sub.w	r1, r1, #8
 8010388:	ee73 2a27 	vadd.f32	s5, s6, s15
 801038c:	f109 0910 	add.w	r9, r9, #16
 8010390:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8010394:	f105 0508 	add.w	r5, r5, #8
 8010398:	ed0e 6a04 	vstr	s12, [lr, #-16]
 801039c:	ee37 5a66 	vsub.f32	s10, s14, s13
 80103a0:	ed50 5a03 	vldr	s11, [r0, #-12]
 80103a4:	ee71 1ae6 	vsub.f32	s3, s3, s13
 80103a8:	ed12 6a01 	vldr	s12, [r2, #-4]
 80103ac:	ee36 7a87 	vadd.f32	s14, s13, s14
 80103b0:	ee74 5a25 	vadd.f32	s11, s8, s11
 80103b4:	f1a4 0408 	sub.w	r4, r4, #8
 80103b8:	ee34 4a43 	vsub.f32	s8, s8, s6
 80103bc:	f108 0818 	add.w	r8, r8, #24
 80103c0:	ee32 0ae3 	vsub.f32	s0, s5, s7
 80103c4:	f102 0208 	add.w	r2, r2, #8
 80103c8:	ee75 5a86 	vadd.f32	s11, s11, s12
 80103cc:	f1a3 0308 	sub.w	r3, r3, #8
 80103d0:	ee34 6a63 	vsub.f32	s12, s8, s7
 80103d4:	ee77 3aa3 	vadd.f32	s7, s15, s7
 80103d8:	ed4e 5a03 	vstr	s11, [lr, #-12]
 80103dc:	ee35 5a24 	vadd.f32	s10, s10, s9
 80103e0:	ed94 4a04 	vldr	s8, [r4, #16]
 80103e4:	ee71 1ae4 	vsub.f32	s3, s3, s9
 80103e8:	ed9c 3a04 	vldr	s6, [ip, #16]
 80103ec:	ee37 7a64 	vsub.f32	s14, s14, s9
 80103f0:	edd1 7a04 	vldr	s15, [r1, #16]
 80103f4:	ee73 6a04 	vadd.f32	s13, s6, s8
 80103f8:	ed93 8a04 	vldr	s16, [r3, #16]
 80103fc:	edd4 5a03 	vldr	s11, [r4, #12]
 8010400:	ee33 3a44 	vsub.f32	s6, s6, s8
 8010404:	ed9c 2a03 	vldr	s4, [ip, #12]
 8010408:	ee77 8ac8 	vsub.f32	s17, s15, s16
 801040c:	ee77 0aa6 	vadd.f32	s1, s15, s13
 8010410:	ed91 1a03 	vldr	s2, [r1, #12]
 8010414:	ee32 4a25 	vadd.f32	s8, s4, s11
 8010418:	edd3 2a03 	vldr	s5, [r3, #12]
 801041c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010420:	ee70 0a88 	vadd.f32	s1, s1, s16
 8010424:	ee73 4a41 	vsub.f32	s9, s6, s2
 8010428:	ee32 2a65 	vsub.f32	s4, s4, s11
 801042c:	edcc 0a04 	vstr	s1, [ip, #16]
 8010430:	ee74 0a41 	vsub.f32	s1, s8, s2
 8010434:	edd1 6a03 	vldr	s13, [r1, #12]
 8010438:	ee74 4aa2 	vadd.f32	s9, s9, s5
 801043c:	ed93 9a03 	vldr	s18, [r3, #12]
 8010440:	ee78 5a82 	vadd.f32	s11, s17, s4
 8010444:	ee34 4a26 	vadd.f32	s8, s8, s13
 8010448:	ee70 0ae2 	vsub.f32	s1, s1, s5
 801044c:	ee72 2ac1 	vsub.f32	s5, s5, s2
 8010450:	ee34 4a09 	vadd.f32	s8, s8, s18
 8010454:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8010458:	ee32 3ac3 	vsub.f32	s6, s5, s6
 801045c:	ed8c 4a03 	vstr	s8, [ip, #12]
 8010460:	ee38 2ac2 	vsub.f32	s4, s17, s4
 8010464:	ed1a 1a03 	vldr	s2, [sl, #-12]
 8010468:	ed1a 4a04 	vldr	s8, [sl, #-16]
 801046c:	ee60 2a01 	vmul.f32	s5, s0, s2
 8010470:	ee64 6a81 	vmul.f32	s13, s9, s2
 8010474:	ee20 8a04 	vmul.f32	s16, s0, s8
 8010478:	ee64 4a84 	vmul.f32	s9, s9, s8
 801047c:	ee25 0a01 	vmul.f32	s0, s10, s2
 8010480:	ee25 5a04 	vmul.f32	s10, s10, s8
 8010484:	ee25 4a84 	vmul.f32	s8, s11, s8
 8010488:	ee65 5a81 	vmul.f32	s11, s11, s2
 801048c:	ee35 5a62 	vsub.f32	s10, s10, s5
 8010490:	ee36 4ac4 	vsub.f32	s8, s13, s8
 8010494:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8010498:	ee38 1a00 	vadd.f32	s2, s16, s0
 801049c:	ed00 5a03 	vstr	s10, [r0, #-12]
 80104a0:	ed00 1a04 	vstr	s2, [r0, #-16]
 80104a4:	ed81 4a04 	vstr	s8, [r1, #16]
 80104a8:	edc1 5a03 	vstr	s11, [r1, #12]
 80104ac:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 80104b0:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 80104b4:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 80104b8:	ee66 2a25 	vmul.f32	s5, s12, s11
 80104bc:	ee67 6aa5 	vmul.f32	s13, s15, s11
 80104c0:	ee21 4a85 	vmul.f32	s8, s3, s10
 80104c4:	ee60 7a85 	vmul.f32	s15, s1, s10
 80104c8:	ee61 1aa5 	vmul.f32	s3, s3, s11
 80104cc:	ee26 6a05 	vmul.f32	s12, s12, s10
 80104d0:	ee60 5aa5 	vmul.f32	s11, s1, s11
 80104d4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80104d8:	ee34 5a22 	vadd.f32	s10, s8, s5
 80104dc:	ee36 6a61 	vsub.f32	s12, s12, s3
 80104e0:	ee74 5ae5 	vsub.f32	s11, s9, s11
 80104e4:	ed05 5a04 	vstr	s10, [r5, #-16]
 80104e8:	ed05 6a03 	vstr	s12, [r5, #-12]
 80104ec:	edc4 5a04 	vstr	s11, [r4, #16]
 80104f0:	edc4 6a03 	vstr	s13, [r4, #12]
 80104f4:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 80104f8:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 80104fc:	ee23 6aa2 	vmul.f32	s12, s7, s5
 8010500:	ee67 5a27 	vmul.f32	s11, s14, s15
 8010504:	ee63 6a27 	vmul.f32	s13, s6, s15
 8010508:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801050c:	ee27 7a22 	vmul.f32	s14, s14, s5
 8010510:	ee62 7a27 	vmul.f32	s15, s4, s15
 8010514:	ee23 3a22 	vmul.f32	s6, s6, s5
 8010518:	ee22 2a22 	vmul.f32	s4, s4, s5
 801051c:	ee36 6a25 	vadd.f32	s12, s12, s11
 8010520:	ee37 7a63 	vsub.f32	s14, s14, s7
 8010524:	ee36 2ac2 	vsub.f32	s4, s13, s4
 8010528:	ee77 7a83 	vadd.f32	s15, s15, s6
 801052c:	ed02 6a04 	vstr	s12, [r2, #-16]
 8010530:	ed02 7a03 	vstr	s14, [r2, #-12]
 8010534:	ed83 2a04 	vstr	s4, [r3, #16]
 8010538:	edc3 7a03 	vstr	s15, [r3, #12]
 801053c:	f47f aefc 	bne.w	8010338 <arm_cfft_radix8by4_f32+0x128>
 8010540:	9907      	ldr	r1, [sp, #28]
 8010542:	9803      	ldr	r0, [sp, #12]
 8010544:	00cb      	lsls	r3, r1, #3
 8010546:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 801054a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 801054e:	9103      	str	r1, [sp, #12]
 8010550:	9900      	ldr	r1, [sp, #0]
 8010552:	4419      	add	r1, r3
 8010554:	9100      	str	r1, [sp, #0]
 8010556:	9905      	ldr	r1, [sp, #20]
 8010558:	4419      	add	r1, r3
 801055a:	9105      	str	r1, [sp, #20]
 801055c:	9906      	ldr	r1, [sp, #24]
 801055e:	4419      	add	r1, r3
 8010560:	9106      	str	r1, [sp, #24]
 8010562:	9902      	ldr	r1, [sp, #8]
 8010564:	4419      	add	r1, r3
 8010566:	9102      	str	r1, [sp, #8]
 8010568:	9901      	ldr	r1, [sp, #4]
 801056a:	4419      	add	r1, r3
 801056c:	9b04      	ldr	r3, [sp, #16]
 801056e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010572:	9101      	str	r1, [sp, #4]
 8010574:	9304      	str	r3, [sp, #16]
 8010576:	9b00      	ldr	r3, [sp, #0]
 8010578:	9902      	ldr	r1, [sp, #8]
 801057a:	ed93 7a00 	vldr	s14, [r3]
 801057e:	edd1 7a00 	vldr	s15, [r1]
 8010582:	9a06      	ldr	r2, [sp, #24]
 8010584:	ee37 6a27 	vadd.f32	s12, s14, s15
 8010588:	9d01      	ldr	r5, [sp, #4]
 801058a:	edd2 6a00 	vldr	s13, [r2]
 801058e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010592:	9b02      	ldr	r3, [sp, #8]
 8010594:	ee76 3a86 	vadd.f32	s7, s13, s12
 8010598:	ed95 3a00 	vldr	s6, [r5]
 801059c:	ed93 5a01 	vldr	s10, [r3, #4]
 80105a0:	ee36 6a66 	vsub.f32	s12, s12, s13
 80105a4:	9b00      	ldr	r3, [sp, #0]
 80105a6:	ee73 3a83 	vadd.f32	s7, s7, s6
 80105aa:	edd5 2a01 	vldr	s5, [r5, #4]
 80105ae:	ed93 4a01 	vldr	s8, [r3, #4]
 80105b2:	ee36 6a43 	vsub.f32	s12, s12, s6
 80105b6:	9b00      	ldr	r3, [sp, #0]
 80105b8:	ee74 5a05 	vadd.f32	s11, s8, s10
 80105bc:	edd2 7a01 	vldr	s15, [r2, #4]
 80105c0:	edc3 3a00 	vstr	s7, [r3]
 80105c4:	ee34 4a45 	vsub.f32	s8, s8, s10
 80105c8:	edd2 3a01 	vldr	s7, [r2, #4]
 80105cc:	ee77 4a87 	vadd.f32	s9, s15, s14
 80105d0:	ed95 2a01 	vldr	s4, [r5, #4]
 80105d4:	ee75 3aa3 	vadd.f32	s7, s11, s7
 80105d8:	9d05      	ldr	r5, [sp, #20]
 80105da:	ee34 5a66 	vsub.f32	s10, s8, s13
 80105de:	9b00      	ldr	r3, [sp, #0]
 80105e0:	ee74 4ae2 	vsub.f32	s9, s9, s5
 80105e4:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 80105e8:	ee73 3a82 	vadd.f32	s7, s7, s4
 80105ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80105ee:	ee35 5a03 	vadd.f32	s10, s10, s6
 80105f2:	4621      	mov	r1, r4
 80105f4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80105f8:	edc3 3a01 	vstr	s7, [r3, #4]
 80105fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010600:	edd5 3a00 	vldr	s7, [r5]
 8010604:	ee76 6a84 	vadd.f32	s13, s13, s8
 8010608:	ed95 7a01 	vldr	s14, [r5, #4]
 801060c:	ee75 5ae2 	vsub.f32	s11, s11, s5
 8010610:	ee24 4aa3 	vmul.f32	s8, s9, s7
 8010614:	2304      	movs	r3, #4
 8010616:	ee64 4a87 	vmul.f32	s9, s9, s14
 801061a:	ee25 7a07 	vmul.f32	s14, s10, s14
 801061e:	ee25 5a23 	vmul.f32	s10, s10, s7
 8010622:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8010626:	ee34 7a07 	vadd.f32	s14, s8, s14
 801062a:	ee35 5a64 	vsub.f32	s10, s10, s9
 801062e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8010632:	ed82 7a00 	vstr	s14, [r2]
 8010636:	ed82 5a01 	vstr	s10, [r2, #4]
 801063a:	9a03      	ldr	r2, [sp, #12]
 801063c:	edd2 4a01 	vldr	s9, [r2, #4]
 8010640:	ed92 7a00 	vldr	s14, [r2]
 8010644:	9a02      	ldr	r2, [sp, #8]
 8010646:	ee26 5a07 	vmul.f32	s10, s12, s14
 801064a:	ee26 6a24 	vmul.f32	s12, s12, s9
 801064e:	ee25 7a87 	vmul.f32	s14, s11, s14
 8010652:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8010656:	ee37 6a46 	vsub.f32	s12, s14, s12
 801065a:	ee75 5a25 	vadd.f32	s11, s10, s11
 801065e:	edc2 5a00 	vstr	s11, [r2]
 8010662:	ed82 6a01 	vstr	s12, [r2, #4]
 8010666:	9a04      	ldr	r2, [sp, #16]
 8010668:	9d01      	ldr	r5, [sp, #4]
 801066a:	edd2 5a01 	vldr	s11, [r2, #4]
 801066e:	ed92 7a00 	vldr	s14, [r2]
 8010672:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010676:	ee26 7a87 	vmul.f32	s14, s13, s14
 801067a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801067e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010682:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010686:	ee76 6a26 	vadd.f32	s13, s12, s13
 801068a:	edc5 7a01 	vstr	s15, [r5, #4]
 801068e:	edc5 6a00 	vstr	s13, [r5]
 8010692:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8010694:	686a      	ldr	r2, [r5, #4]
 8010696:	f7ff fa2d 	bl	800faf4 <arm_radix8_butterfly_f32>
 801069a:	4630      	mov	r0, r6
 801069c:	4621      	mov	r1, r4
 801069e:	686a      	ldr	r2, [r5, #4]
 80106a0:	2304      	movs	r3, #4
 80106a2:	f7ff fa27 	bl	800faf4 <arm_radix8_butterfly_f32>
 80106a6:	4638      	mov	r0, r7
 80106a8:	4621      	mov	r1, r4
 80106aa:	686a      	ldr	r2, [r5, #4]
 80106ac:	2304      	movs	r3, #4
 80106ae:	f7ff fa21 	bl	800faf4 <arm_radix8_butterfly_f32>
 80106b2:	4621      	mov	r1, r4
 80106b4:	686a      	ldr	r2, [r5, #4]
 80106b6:	2304      	movs	r3, #4
 80106b8:	9808      	ldr	r0, [sp, #32]
 80106ba:	b00d      	add	sp, #52	; 0x34
 80106bc:	ecbd 8b04 	vpop	{d8-d9}
 80106c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106c4:	f7ff ba16 	b.w	800faf4 <arm_radix8_butterfly_f32>

080106c8 <arm_cfft_f32>:
 80106c8:	2a01      	cmp	r2, #1
 80106ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ce:	4606      	mov	r6, r0
 80106d0:	4617      	mov	r7, r2
 80106d2:	460c      	mov	r4, r1
 80106d4:	4698      	mov	r8, r3
 80106d6:	8805      	ldrh	r5, [r0, #0]
 80106d8:	d055      	beq.n	8010786 <arm_cfft_f32+0xbe>
 80106da:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80106de:	d061      	beq.n	80107a4 <arm_cfft_f32+0xdc>
 80106e0:	d916      	bls.n	8010710 <arm_cfft_f32+0x48>
 80106e2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80106e6:	d01a      	beq.n	801071e <arm_cfft_f32+0x56>
 80106e8:	d946      	bls.n	8010778 <arm_cfft_f32+0xb0>
 80106ea:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80106ee:	d059      	beq.n	80107a4 <arm_cfft_f32+0xdc>
 80106f0:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 80106f4:	d105      	bne.n	8010702 <arm_cfft_f32+0x3a>
 80106f6:	2301      	movs	r3, #1
 80106f8:	6872      	ldr	r2, [r6, #4]
 80106fa:	4629      	mov	r1, r5
 80106fc:	4620      	mov	r0, r4
 80106fe:	f7ff f9f9 	bl	800faf4 <arm_radix8_butterfly_f32>
 8010702:	f1b8 0f00 	cmp.w	r8, #0
 8010706:	d111      	bne.n	801072c <arm_cfft_f32+0x64>
 8010708:	2f01      	cmp	r7, #1
 801070a:	d016      	beq.n	801073a <arm_cfft_f32+0x72>
 801070c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010710:	2d20      	cmp	r5, #32
 8010712:	d047      	beq.n	80107a4 <arm_cfft_f32+0xdc>
 8010714:	d934      	bls.n	8010780 <arm_cfft_f32+0xb8>
 8010716:	2d40      	cmp	r5, #64	; 0x40
 8010718:	d0ed      	beq.n	80106f6 <arm_cfft_f32+0x2e>
 801071a:	2d80      	cmp	r5, #128	; 0x80
 801071c:	d1f1      	bne.n	8010702 <arm_cfft_f32+0x3a>
 801071e:	4621      	mov	r1, r4
 8010720:	4630      	mov	r0, r6
 8010722:	f7ff fca9 	bl	8010078 <arm_cfft_radix8by2_f32>
 8010726:	f1b8 0f00 	cmp.w	r8, #0
 801072a:	d0ed      	beq.n	8010708 <arm_cfft_f32+0x40>
 801072c:	68b2      	ldr	r2, [r6, #8]
 801072e:	4620      	mov	r0, r4
 8010730:	89b1      	ldrh	r1, [r6, #12]
 8010732:	f000 f83f 	bl	80107b4 <arm_bitreversal_32>
 8010736:	2f01      	cmp	r7, #1
 8010738:	d1e8      	bne.n	801070c <arm_cfft_f32+0x44>
 801073a:	ee07 5a90 	vmov	s15, r5
 801073e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010746:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801074a:	2d00      	cmp	r5, #0
 801074c:	d0de      	beq.n	801070c <arm_cfft_f32+0x44>
 801074e:	f104 0108 	add.w	r1, r4, #8
 8010752:	2300      	movs	r3, #0
 8010754:	ed11 7a02 	vldr	s14, [r1, #-8]
 8010758:	3301      	adds	r3, #1
 801075a:	ed51 7a01 	vldr	s15, [r1, #-4]
 801075e:	3108      	adds	r1, #8
 8010760:	429d      	cmp	r5, r3
 8010762:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010766:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801076a:	ed01 7a04 	vstr	s14, [r1, #-16]
 801076e:	ed41 7a03 	vstr	s15, [r1, #-12]
 8010772:	d1ef      	bne.n	8010754 <arm_cfft_f32+0x8c>
 8010774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010778:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 801077c:	d0bb      	beq.n	80106f6 <arm_cfft_f32+0x2e>
 801077e:	e7c0      	b.n	8010702 <arm_cfft_f32+0x3a>
 8010780:	2d10      	cmp	r5, #16
 8010782:	d0cc      	beq.n	801071e <arm_cfft_f32+0x56>
 8010784:	e7bd      	b.n	8010702 <arm_cfft_f32+0x3a>
 8010786:	b195      	cbz	r5, 80107ae <arm_cfft_f32+0xe6>
 8010788:	f101 030c 	add.w	r3, r1, #12
 801078c:	2200      	movs	r2, #0
 801078e:	ed53 7a02 	vldr	s15, [r3, #-8]
 8010792:	3201      	adds	r2, #1
 8010794:	3308      	adds	r3, #8
 8010796:	eef1 7a67 	vneg.f32	s15, s15
 801079a:	4295      	cmp	r5, r2
 801079c:	ed43 7a04 	vstr	s15, [r3, #-16]
 80107a0:	d1f5      	bne.n	801078e <arm_cfft_f32+0xc6>
 80107a2:	e79a      	b.n	80106da <arm_cfft_f32+0x12>
 80107a4:	4621      	mov	r1, r4
 80107a6:	4630      	mov	r0, r6
 80107a8:	f7ff fd32 	bl	8010210 <arm_cfft_radix8by4_f32>
 80107ac:	e7a9      	b.n	8010702 <arm_cfft_f32+0x3a>
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d0ac      	beq.n	801070c <arm_cfft_f32+0x44>
 80107b2:	e7bb      	b.n	801072c <arm_cfft_f32+0x64>

080107b4 <arm_bitreversal_32>:
 80107b4:	b321      	cbz	r1, 8010800 <arm_bitreversal_32+0x4c>
 80107b6:	f102 0c02 	add.w	ip, r2, #2
 80107ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107be:	4690      	mov	r8, r2
 80107c0:	2500      	movs	r5, #0
 80107c2:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 80107c6:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 80107ca:	3502      	adds	r5, #2
 80107cc:	08a4      	lsrs	r4, r4, #2
 80107ce:	089b      	lsrs	r3, r3, #2
 80107d0:	428d      	cmp	r5, r1
 80107d2:	ea4f 0784 	mov.w	r7, r4, lsl #2
 80107d6:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 80107da:	ea4f 0683 	mov.w	r6, r3, lsl #2
 80107de:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80107e2:	f107 0704 	add.w	r7, r7, #4
 80107e6:	f106 0604 	add.w	r6, r6, #4
 80107ea:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80107ee:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 80107f2:	59c4      	ldr	r4, [r0, r7]
 80107f4:	5983      	ldr	r3, [r0, r6]
 80107f6:	51c3      	str	r3, [r0, r7]
 80107f8:	5184      	str	r4, [r0, r6]
 80107fa:	d3e2      	bcc.n	80107c2 <arm_bitreversal_32+0xe>
 80107fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010800:	4770      	bx	lr
 8010802:	bf00      	nop

08010804 <arm_fir_decimate_init_f32>:
 8010804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010808:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 801080c:	fbbc f4f2 	udiv	r4, ip, r2
 8010810:	fb02 c414 	mls	r4, r2, r4, ip
 8010814:	b99c      	cbnz	r4, 801083e <arm_fir_decimate_init_f32+0x3a>
 8010816:	460f      	mov	r7, r1
 8010818:	4616      	mov	r6, r2
 801081a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 801081e:	4605      	mov	r5, r0
 8010820:	443a      	add	r2, r7
 8010822:	8069      	strh	r1, [r5, #2]
 8010824:	6043      	str	r3, [r0, #4]
 8010826:	4621      	mov	r1, r4
 8010828:	4462      	add	r2, ip
 801082a:	4640      	mov	r0, r8
 801082c:	0092      	lsls	r2, r2, #2
 801082e:	f000 fac7 	bl	8010dc0 <memset>
 8010832:	4620      	mov	r0, r4
 8010834:	f8c5 8008 	str.w	r8, [r5, #8]
 8010838:	702e      	strb	r6, [r5, #0]
 801083a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801083e:	f06f 0001 	mvn.w	r0, #1
 8010842:	e7fa      	b.n	801083a <arm_fir_decimate_init_f32+0x36>

08010844 <arm_fir_decimate_f32>:
 8010844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010848:	4605      	mov	r5, r0
 801084a:	b08d      	sub	sp, #52	; 0x34
 801084c:	4694      	mov	ip, r2
 801084e:	782c      	ldrb	r4, [r5, #0]
 8010850:	886f      	ldrh	r7, [r5, #2]
 8010852:	9001      	str	r0, [sp, #4]
 8010854:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 8010858:	68ae      	ldr	r6, [r5, #8]
 801085a:	4438      	add	r0, r7
 801085c:	686d      	ldr	r5, [r5, #4]
 801085e:	9207      	str	r2, [sp, #28]
 8010860:	970a      	str	r7, [sp, #40]	; 0x28
 8010862:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 8010866:	9508      	str	r5, [sp, #32]
 8010868:	fbb3 f3f4 	udiv	r3, r3, r4
 801086c:	930b      	str	r3, [sp, #44]	; 0x2c
 801086e:	089b      	lsrs	r3, r3, #2
 8010870:	9309      	str	r3, [sp, #36]	; 0x24
 8010872:	f000 80ef 	beq.w	8010a54 <arm_fir_decimate_f32+0x210>
 8010876:	08ba      	lsrs	r2, r7, #2
 8010878:	462b      	mov	r3, r5
 801087a:	3510      	adds	r5, #16
 801087c:	f007 0703 	and.w	r7, r7, #3
 8010880:	9205      	str	r2, [sp, #20]
 8010882:	0112      	lsls	r2, r2, #4
 8010884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010886:	f10c 0910 	add.w	r9, ip, #16
 801088a:	4413      	add	r3, r2
 801088c:	9100      	str	r1, [sp, #0]
 801088e:	eb05 0e02 	add.w	lr, r5, r2
 8010892:	4611      	mov	r1, r2
 8010894:	9503      	str	r5, [sp, #12]
 8010896:	9704      	str	r7, [sp, #16]
 8010898:	9002      	str	r0, [sp, #8]
 801089a:	9306      	str	r3, [sp, #24]
 801089c:	00a4      	lsls	r4, r4, #2
 801089e:	4658      	mov	r0, fp
 80108a0:	9a00      	ldr	r2, [sp, #0]
 80108a2:	4623      	mov	r3, r4
 80108a4:	f852 5b04 	ldr.w	r5, [r2], #4
 80108a8:	3b01      	subs	r3, #1
 80108aa:	f840 5b04 	str.w	r5, [r0], #4
 80108ae:	d1f9      	bne.n	80108a4 <arm_fir_decimate_f32+0x60>
 80108b0:	9b01      	ldr	r3, [sp, #4]
 80108b2:	00a4      	lsls	r4, r4, #2
 80108b4:	eddf 0abe 	vldr	s1, [pc, #760]	; 8010bb0 <arm_fir_decimate_f32+0x36c>
 80108b8:	f893 8000 	ldrb.w	r8, [r3]
 80108bc:	44a3      	add	fp, r4
 80108be:	9b00      	ldr	r3, [sp, #0]
 80108c0:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80108c4:	4423      	add	r3, r4
 80108c6:	eb06 0708 	add.w	r7, r6, r8
 80108ca:	9300      	str	r3, [sp, #0]
 80108cc:	eb07 0c08 	add.w	ip, r7, r8
 80108d0:	9b05      	ldr	r3, [sp, #20]
 80108d2:	eb0c 0a08 	add.w	sl, ip, r8
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	f000 815c 	beq.w	8010b94 <arm_fir_decimate_f32+0x350>
 80108dc:	eef0 4a60 	vmov.f32	s9, s1
 80108e0:	9b03      	ldr	r3, [sp, #12]
 80108e2:	eef0 7a60 	vmov.f32	s15, s1
 80108e6:	f106 0510 	add.w	r5, r6, #16
 80108ea:	eeb0 7a60 	vmov.f32	s14, s1
 80108ee:	f107 0410 	add.w	r4, r7, #16
 80108f2:	f10c 0010 	add.w	r0, ip, #16
 80108f6:	f10a 0210 	add.w	r2, sl, #16
 80108fa:	ed53 5a04 	vldr	s11, [r3, #-16]
 80108fe:	3310      	adds	r3, #16
 8010900:	ed12 5a04 	vldr	s10, [r2, #-16]
 8010904:	3510      	adds	r5, #16
 8010906:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 801090a:	3410      	adds	r4, #16
 801090c:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 8010910:	3010      	adds	r0, #16
 8010912:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 8010916:	ee65 6aa6 	vmul.f32	s13, s11, s13
 801091a:	ee25 1a81 	vmul.f32	s2, s11, s2
 801091e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8010922:	ee65 3aa3 	vmul.f32	s7, s11, s7
 8010926:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 801092a:	ee65 5a85 	vmul.f32	s11, s11, s10
 801092e:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 8010932:	ed12 5a03 	vldr	s10, [r2, #-12]
 8010936:	ee36 7a87 	vadd.f32	s14, s13, s14
 801093a:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 801093e:	ee73 1aa4 	vadd.f32	s3, s7, s9
 8010942:	ee26 2a02 	vmul.f32	s4, s12, s4
 8010946:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 801094a:	ee31 1a27 	vadd.f32	s2, s2, s15
 801094e:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 8010952:	ee66 7a22 	vmul.f32	s15, s12, s5
 8010956:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 801095a:	ee26 3a03 	vmul.f32	s6, s12, s6
 801095e:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 8010962:	ee75 5aa0 	vadd.f32	s11, s11, s1
 8010966:	ed52 0a02 	vldr	s1, [r2, #-8]
 801096a:	ee26 6a05 	vmul.f32	s12, s12, s10
 801096e:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 8010972:	ee72 2a07 	vadd.f32	s5, s4, s14
 8010976:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 801097a:	ee77 7a81 	vadd.f32	s15, s15, s2
 801097e:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 8010982:	ee33 3a21 	vadd.f32	s6, s6, s3
 8010986:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 801098a:	ee66 3aa3 	vmul.f32	s7, s13, s7
 801098e:	ed52 1a01 	vldr	s3, [r2, #-4]
 8010992:	ee26 4a84 	vmul.f32	s8, s13, s8
 8010996:	459e      	cmp	lr, r3
 8010998:	ee66 4aa4 	vmul.f32	s9, s13, s9
 801099c:	f102 0210 	add.w	r2, r2, #16
 80109a0:	ee66 6aa0 	vmul.f32	s13, s13, s1
 80109a4:	ee36 6a25 	vadd.f32	s12, s12, s11
 80109a8:	ee25 7a07 	vmul.f32	s14, s10, s14
 80109ac:	ee34 4a27 	vadd.f32	s8, s8, s15
 80109b0:	ee74 4a83 	vadd.f32	s9, s9, s6
 80109b4:	ee65 7a01 	vmul.f32	s15, s10, s2
 80109b8:	ee25 3a02 	vmul.f32	s6, s10, s4
 80109bc:	ee73 3aa2 	vadd.f32	s7, s7, s5
 80109c0:	ee76 6a86 	vadd.f32	s13, s13, s12
 80109c4:	ee25 5a21 	vmul.f32	s10, s10, s3
 80109c8:	ee37 7a23 	vadd.f32	s14, s14, s7
 80109cc:	ee77 7a84 	vadd.f32	s15, s15, s8
 80109d0:	ee73 4a24 	vadd.f32	s9, s6, s9
 80109d4:	ee75 0a26 	vadd.f32	s1, s10, s13
 80109d8:	d18f      	bne.n	80108fa <arm_fir_decimate_f32+0xb6>
 80109da:	440e      	add	r6, r1
 80109dc:	440f      	add	r7, r1
 80109de:	448c      	add	ip, r1
 80109e0:	eb0a 0001 	add.w	r0, sl, r1
 80109e4:	9a06      	ldr	r2, [sp, #24]
 80109e6:	9b04      	ldr	r3, [sp, #16]
 80109e8:	b1db      	cbz	r3, 8010a22 <arm_fir_decimate_f32+0x1de>
 80109ea:	ecb2 5a01 	vldmia	r2!, {s10}
 80109ee:	3b01      	subs	r3, #1
 80109f0:	ecf6 2a01 	vldmia	r6!, {s5}
 80109f4:	ecf7 3a01 	vldmia	r7!, {s7}
 80109f8:	ecbc 4a01 	vldmia	ip!, {s8}
 80109fc:	ee65 2a22 	vmul.f32	s5, s10, s5
 8010a00:	ecf0 6a01 	vldmia	r0!, {s13}
 8010a04:	ee65 3a23 	vmul.f32	s7, s10, s7
 8010a08:	ee25 4a04 	vmul.f32	s8, s10, s8
 8010a0c:	ee25 5a26 	vmul.f32	s10, s10, s13
 8010a10:	ee37 7a22 	vadd.f32	s14, s14, s5
 8010a14:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010a18:	ee74 4a84 	vadd.f32	s9, s9, s8
 8010a1c:	ee70 0a85 	vadd.f32	s1, s1, s10
 8010a20:	d1e3      	bne.n	80109ea <arm_fir_decimate_f32+0x1a6>
 8010a22:	9b02      	ldr	r3, [sp, #8]
 8010a24:	eb0a 0608 	add.w	r6, sl, r8
 8010a28:	ed09 7a04 	vstr	s14, [r9, #-16]
 8010a2c:	f109 0910 	add.w	r9, r9, #16
 8010a30:	3b01      	subs	r3, #1
 8010a32:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 8010a36:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 8010a3a:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 8010a3e:	9302      	str	r3, [sp, #8]
 8010a40:	d002      	beq.n	8010a48 <arm_fir_decimate_f32+0x204>
 8010a42:	9b01      	ldr	r3, [sp, #4]
 8010a44:	781c      	ldrb	r4, [r3, #0]
 8010a46:	e729      	b.n	801089c <arm_fir_decimate_f32+0x58>
 8010a48:	9b07      	ldr	r3, [sp, #28]
 8010a4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a4c:	9900      	ldr	r1, [sp, #0]
 8010a4e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8010a52:	9307      	str	r3, [sp, #28]
 8010a54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a56:	f013 0803 	ands.w	r8, r3, #3
 8010a5a:	d067      	beq.n	8010b2c <arm_fir_decimate_f32+0x2e8>
 8010a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a5e:	9808      	ldr	r0, [sp, #32]
 8010a60:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8010a64:	9d07      	ldr	r5, [sp, #28]
 8010a66:	4602      	mov	r2, r0
 8010a68:	f003 0703 	and.w	r7, r3, #3
 8010a6c:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 8010a70:	f8cd e000 	str.w	lr, [sp]
 8010a74:	3210      	adds	r2, #16
 8010a76:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 8010a7a:	eb00 090c 	add.w	r9, r0, ip
 8010a7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010a82:	eb02 040c 	add.w	r4, r2, ip
 8010a86:	46aa      	mov	sl, r5
 8010a88:	9203      	str	r2, [sp, #12]
 8010a8a:	f89e 5000 	ldrb.w	r5, [lr]
 8010a8e:	4658      	mov	r0, fp
 8010a90:	460a      	mov	r2, r1
 8010a92:	462b      	mov	r3, r5
 8010a94:	ecf2 7a01 	vldmia	r2!, {s15}
 8010a98:	3b01      	subs	r3, #1
 8010a9a:	ece0 7a01 	vstmia	r0!, {s15}
 8010a9e:	d1f9      	bne.n	8010a94 <arm_fir_decimate_f32+0x250>
 8010aa0:	00ad      	lsls	r5, r5, #2
 8010aa2:	9b00      	ldr	r3, [sp, #0]
 8010aa4:	4429      	add	r1, r5
 8010aa6:	44ab      	add	fp, r5
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d07c      	beq.n	8010ba6 <arm_fir_decimate_f32+0x362>
 8010aac:	9b03      	ldr	r3, [sp, #12]
 8010aae:	f106 0210 	add.w	r2, r6, #16
 8010ab2:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8010bb0 <arm_fir_decimate_f32+0x36c>
 8010ab6:	ed13 7a04 	vldr	s14, [r3, #-16]
 8010aba:	3310      	adds	r3, #16
 8010abc:	ed52 6a04 	vldr	s13, [r2, #-16]
 8010ac0:	3210      	adds	r2, #16
 8010ac2:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8010ac6:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010aca:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 8010ace:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8010ad2:	ee26 6a25 	vmul.f32	s12, s12, s11
 8010ad6:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 8010ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010ade:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 8010ae2:	ee26 7a85 	vmul.f32	s14, s13, s10
 8010ae6:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 8010aea:	429c      	cmp	r4, r3
 8010aec:	ee76 7a27 	vadd.f32	s15, s12, s15
 8010af0:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8010af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010af8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010afc:	d1db      	bne.n	8010ab6 <arm_fir_decimate_f32+0x272>
 8010afe:	eb06 000c 	add.w	r0, r6, ip
 8010b02:	464a      	mov	r2, r9
 8010b04:	b157      	cbz	r7, 8010b1c <arm_fir_decimate_f32+0x2d8>
 8010b06:	463b      	mov	r3, r7
 8010b08:	ecb2 7a01 	vldmia	r2!, {s14}
 8010b0c:	3b01      	subs	r3, #1
 8010b0e:	ecf0 6a01 	vldmia	r0!, {s13}
 8010b12:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010b16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010b1a:	d1f5      	bne.n	8010b08 <arm_fir_decimate_f32+0x2c4>
 8010b1c:	f89e 3000 	ldrb.w	r3, [lr]
 8010b20:	ecea 7a01 	vstmia	sl!, {s15}
 8010b24:	45c2      	cmp	sl, r8
 8010b26:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 8010b2a:	d1ae      	bne.n	8010a8a <arm_fir_decimate_f32+0x246>
 8010b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b2e:	1e5c      	subs	r4, r3, #1
 8010b30:	9b01      	ldr	r3, [sp, #4]
 8010b32:	08a5      	lsrs	r5, r4, #2
 8010b34:	689f      	ldr	r7, [r3, #8]
 8010b36:	d01d      	beq.n	8010b74 <arm_fir_decimate_f32+0x330>
 8010b38:	f106 0210 	add.w	r2, r6, #16
 8010b3c:	f107 0310 	add.w	r3, r7, #16
 8010b40:	4629      	mov	r1, r5
 8010b42:	f852 0c10 	ldr.w	r0, [r2, #-16]
 8010b46:	3901      	subs	r1, #1
 8010b48:	f102 0210 	add.w	r2, r2, #16
 8010b4c:	f103 0310 	add.w	r3, r3, #16
 8010b50:	f843 0c20 	str.w	r0, [r3, #-32]
 8010b54:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 8010b58:	f843 0c1c 	str.w	r0, [r3, #-28]
 8010b5c:	f852 0c18 	ldr.w	r0, [r2, #-24]
 8010b60:	f843 0c18 	str.w	r0, [r3, #-24]
 8010b64:	f852 0c14 	ldr.w	r0, [r2, #-20]
 8010b68:	f843 0c14 	str.w	r0, [r3, #-20]
 8010b6c:	d1e9      	bne.n	8010b42 <arm_fir_decimate_f32+0x2fe>
 8010b6e:	012d      	lsls	r5, r5, #4
 8010b70:	442e      	add	r6, r5
 8010b72:	442f      	add	r7, r5
 8010b74:	f014 0403 	ands.w	r4, r4, #3
 8010b78:	d009      	beq.n	8010b8e <arm_fir_decimate_f32+0x34a>
 8010b7a:	6833      	ldr	r3, [r6, #0]
 8010b7c:	3c01      	subs	r4, #1
 8010b7e:	603b      	str	r3, [r7, #0]
 8010b80:	d005      	beq.n	8010b8e <arm_fir_decimate_f32+0x34a>
 8010b82:	6873      	ldr	r3, [r6, #4]
 8010b84:	2c01      	cmp	r4, #1
 8010b86:	607b      	str	r3, [r7, #4]
 8010b88:	d001      	beq.n	8010b8e <arm_fir_decimate_f32+0x34a>
 8010b8a:	68b3      	ldr	r3, [r6, #8]
 8010b8c:	60bb      	str	r3, [r7, #8]
 8010b8e:	b00d      	add	sp, #52	; 0x34
 8010b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b94:	4650      	mov	r0, sl
 8010b96:	9a08      	ldr	r2, [sp, #32]
 8010b98:	eef0 4a60 	vmov.f32	s9, s1
 8010b9c:	eef0 7a60 	vmov.f32	s15, s1
 8010ba0:	eeb0 7a60 	vmov.f32	s14, s1
 8010ba4:	e71f      	b.n	80109e6 <arm_fir_decimate_f32+0x1a2>
 8010ba6:	9a08      	ldr	r2, [sp, #32]
 8010ba8:	4630      	mov	r0, r6
 8010baa:	eddf 7a01 	vldr	s15, [pc, #4]	; 8010bb0 <arm_fir_decimate_f32+0x36c>
 8010bae:	e7a9      	b.n	8010b04 <arm_fir_decimate_f32+0x2c0>
 8010bb0:	00000000 	.word	0x00000000

08010bb4 <arm_cmplx_mult_cmplx_f32>:
 8010bb4:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8010bb8:	b4f0      	push	{r4, r5, r6, r7}
 8010bba:	d073      	beq.n	8010ca4 <arm_cmplx_mult_cmplx_f32+0xf0>
 8010bbc:	f100 0620 	add.w	r6, r0, #32
 8010bc0:	f101 0520 	add.w	r5, r1, #32
 8010bc4:	f102 0420 	add.w	r4, r2, #32
 8010bc8:	4667      	mov	r7, ip
 8010bca:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 8010bce:	3f01      	subs	r7, #1
 8010bd0:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 8010bd4:	f105 0520 	add.w	r5, r5, #32
 8010bd8:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 8010bdc:	f106 0620 	add.w	r6, r6, #32
 8010be0:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 8010be4:	f104 0420 	add.w	r4, r4, #32
 8010be8:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010bec:	ee26 7a87 	vmul.f32	s14, s13, s14
 8010bf0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010bf4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010bf8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010bfc:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010c00:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 8010c04:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 8010c08:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 8010c0c:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 8010c10:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 8010c14:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 8010c18:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010c1c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8010c20:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010c24:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010c28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c2c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010c30:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 8010c34:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 8010c38:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 8010c3c:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 8010c40:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 8010c44:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 8010c48:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010c4c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8010c50:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010c54:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010c58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c5c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010c60:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 8010c64:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 8010c68:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 8010c6c:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 8010c70:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 8010c74:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 8010c78:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010c7c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8010c80:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010c84:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010c88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c8c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010c90:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 8010c94:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 8010c98:	d197      	bne.n	8010bca <arm_cmplx_mult_cmplx_f32+0x16>
 8010c9a:	ea4f 144c 	mov.w	r4, ip, lsl #5
 8010c9e:	4420      	add	r0, r4
 8010ca0:	4421      	add	r1, r4
 8010ca2:	4422      	add	r2, r4
 8010ca4:	f013 0303 	ands.w	r3, r3, #3
 8010ca8:	d04b      	beq.n	8010d42 <arm_cmplx_mult_cmplx_f32+0x18e>
 8010caa:	edd0 5a00 	vldr	s11, [r0]
 8010cae:	3b01      	subs	r3, #1
 8010cb0:	edd1 7a00 	vldr	s15, [r1]
 8010cb4:	edd0 6a01 	vldr	s13, [r0, #4]
 8010cb8:	ed91 7a01 	vldr	s14, [r1, #4]
 8010cbc:	ee27 6aa5 	vmul.f32	s12, s15, s11
 8010cc0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010cc4:	ee67 6a26 	vmul.f32	s13, s14, s13
 8010cc8:	ee27 7a25 	vmul.f32	s14, s14, s11
 8010ccc:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010cd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010cd4:	edc2 6a00 	vstr	s13, [r2]
 8010cd8:	edc2 7a01 	vstr	s15, [r2, #4]
 8010cdc:	d031      	beq.n	8010d42 <arm_cmplx_mult_cmplx_f32+0x18e>
 8010cde:	edd0 7a02 	vldr	s15, [r0, #8]
 8010ce2:	2b01      	cmp	r3, #1
 8010ce4:	ed91 7a02 	vldr	s14, [r1, #8]
 8010ce8:	edd0 6a03 	vldr	s13, [r0, #12]
 8010cec:	edd1 5a03 	vldr	s11, [r1, #12]
 8010cf0:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010cf4:	ee26 7a87 	vmul.f32	s14, s13, s14
 8010cf8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010cfc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010d00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010d04:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010d08:	edc2 7a03 	vstr	s15, [r2, #12]
 8010d0c:	edc2 6a02 	vstr	s13, [r2, #8]
 8010d10:	d017      	beq.n	8010d42 <arm_cmplx_mult_cmplx_f32+0x18e>
 8010d12:	edd0 7a04 	vldr	s15, [r0, #16]
 8010d16:	ed91 7a04 	vldr	s14, [r1, #16]
 8010d1a:	edd0 6a05 	vldr	s13, [r0, #20]
 8010d1e:	edd1 5a05 	vldr	s11, [r1, #20]
 8010d22:	ee27 6a87 	vmul.f32	s12, s15, s14
 8010d26:	ee26 7a87 	vmul.f32	s14, s13, s14
 8010d2a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010d2e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010d32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010d36:	ee76 6a66 	vsub.f32	s13, s12, s13
 8010d3a:	edc2 7a05 	vstr	s15, [r2, #20]
 8010d3e:	edc2 6a04 	vstr	s13, [r2, #16]
 8010d42:	bcf0      	pop	{r4, r5, r6, r7}
 8010d44:	4770      	bx	lr
 8010d46:	bf00      	nop

08010d48 <atoi>:
 8010d48:	220a      	movs	r2, #10
 8010d4a:	2100      	movs	r1, #0
 8010d4c:	f000 be06 	b.w	801195c <strtol>

08010d50 <__errno>:
 8010d50:	4b01      	ldr	r3, [pc, #4]	; (8010d58 <__errno+0x8>)
 8010d52:	6818      	ldr	r0, [r3, #0]
 8010d54:	4770      	bx	lr
 8010d56:	bf00      	nop
 8010d58:	24000414 	.word	0x24000414

08010d5c <__libc_init_array>:
 8010d5c:	b570      	push	{r4, r5, r6, lr}
 8010d5e:	4d0d      	ldr	r5, [pc, #52]	; (8010d94 <__libc_init_array+0x38>)
 8010d60:	4c0d      	ldr	r4, [pc, #52]	; (8010d98 <__libc_init_array+0x3c>)
 8010d62:	1b64      	subs	r4, r4, r5
 8010d64:	10a4      	asrs	r4, r4, #2
 8010d66:	2600      	movs	r6, #0
 8010d68:	42a6      	cmp	r6, r4
 8010d6a:	d109      	bne.n	8010d80 <__libc_init_array+0x24>
 8010d6c:	4d0b      	ldr	r5, [pc, #44]	; (8010d9c <__libc_init_array+0x40>)
 8010d6e:	4c0c      	ldr	r4, [pc, #48]	; (8010da0 <__libc_init_array+0x44>)
 8010d70:	f004 f8f4 	bl	8014f5c <_init>
 8010d74:	1b64      	subs	r4, r4, r5
 8010d76:	10a4      	asrs	r4, r4, #2
 8010d78:	2600      	movs	r6, #0
 8010d7a:	42a6      	cmp	r6, r4
 8010d7c:	d105      	bne.n	8010d8a <__libc_init_array+0x2e>
 8010d7e:	bd70      	pop	{r4, r5, r6, pc}
 8010d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8010d84:	4798      	blx	r3
 8010d86:	3601      	adds	r6, #1
 8010d88:	e7ee      	b.n	8010d68 <__libc_init_array+0xc>
 8010d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8010d8e:	4798      	blx	r3
 8010d90:	3601      	adds	r6, #1
 8010d92:	e7f2      	b.n	8010d7a <__libc_init_array+0x1e>
 8010d94:	0801f998 	.word	0x0801f998
 8010d98:	0801f998 	.word	0x0801f998
 8010d9c:	0801f998 	.word	0x0801f998
 8010da0:	0801f99c 	.word	0x0801f99c

08010da4 <memcpy>:
 8010da4:	440a      	add	r2, r1
 8010da6:	4291      	cmp	r1, r2
 8010da8:	f100 33ff 	add.w	r3, r0, #4294967295
 8010dac:	d100      	bne.n	8010db0 <memcpy+0xc>
 8010dae:	4770      	bx	lr
 8010db0:	b510      	push	{r4, lr}
 8010db2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010db6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010dba:	4291      	cmp	r1, r2
 8010dbc:	d1f9      	bne.n	8010db2 <memcpy+0xe>
 8010dbe:	bd10      	pop	{r4, pc}

08010dc0 <memset>:
 8010dc0:	4402      	add	r2, r0
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	4293      	cmp	r3, r2
 8010dc6:	d100      	bne.n	8010dca <memset+0xa>
 8010dc8:	4770      	bx	lr
 8010dca:	f803 1b01 	strb.w	r1, [r3], #1
 8010dce:	e7f9      	b.n	8010dc4 <memset+0x4>

08010dd0 <__cvt>:
 8010dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010dd2:	ed2d 8b02 	vpush	{d8}
 8010dd6:	eeb0 8b40 	vmov.f64	d8, d0
 8010dda:	b085      	sub	sp, #20
 8010ddc:	4617      	mov	r7, r2
 8010dde:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010de0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010de2:	ee18 2a90 	vmov	r2, s17
 8010de6:	f025 0520 	bic.w	r5, r5, #32
 8010dea:	2a00      	cmp	r2, #0
 8010dec:	bfb6      	itet	lt
 8010dee:	222d      	movlt	r2, #45	; 0x2d
 8010df0:	2200      	movge	r2, #0
 8010df2:	eeb1 8b40 	vneglt.f64	d8, d0
 8010df6:	2d46      	cmp	r5, #70	; 0x46
 8010df8:	460c      	mov	r4, r1
 8010dfa:	701a      	strb	r2, [r3, #0]
 8010dfc:	d004      	beq.n	8010e08 <__cvt+0x38>
 8010dfe:	2d45      	cmp	r5, #69	; 0x45
 8010e00:	d100      	bne.n	8010e04 <__cvt+0x34>
 8010e02:	3401      	adds	r4, #1
 8010e04:	2102      	movs	r1, #2
 8010e06:	e000      	b.n	8010e0a <__cvt+0x3a>
 8010e08:	2103      	movs	r1, #3
 8010e0a:	ab03      	add	r3, sp, #12
 8010e0c:	9301      	str	r3, [sp, #4]
 8010e0e:	ab02      	add	r3, sp, #8
 8010e10:	9300      	str	r3, [sp, #0]
 8010e12:	4622      	mov	r2, r4
 8010e14:	4633      	mov	r3, r6
 8010e16:	eeb0 0b48 	vmov.f64	d0, d8
 8010e1a:	f000 fe55 	bl	8011ac8 <_dtoa_r>
 8010e1e:	2d47      	cmp	r5, #71	; 0x47
 8010e20:	d101      	bne.n	8010e26 <__cvt+0x56>
 8010e22:	07fb      	lsls	r3, r7, #31
 8010e24:	d51a      	bpl.n	8010e5c <__cvt+0x8c>
 8010e26:	2d46      	cmp	r5, #70	; 0x46
 8010e28:	eb00 0204 	add.w	r2, r0, r4
 8010e2c:	d10c      	bne.n	8010e48 <__cvt+0x78>
 8010e2e:	7803      	ldrb	r3, [r0, #0]
 8010e30:	2b30      	cmp	r3, #48	; 0x30
 8010e32:	d107      	bne.n	8010e44 <__cvt+0x74>
 8010e34:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e3c:	bf1c      	itt	ne
 8010e3e:	f1c4 0401 	rsbne	r4, r4, #1
 8010e42:	6034      	strne	r4, [r6, #0]
 8010e44:	6833      	ldr	r3, [r6, #0]
 8010e46:	441a      	add	r2, r3
 8010e48:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e50:	bf08      	it	eq
 8010e52:	9203      	streq	r2, [sp, #12]
 8010e54:	2130      	movs	r1, #48	; 0x30
 8010e56:	9b03      	ldr	r3, [sp, #12]
 8010e58:	4293      	cmp	r3, r2
 8010e5a:	d307      	bcc.n	8010e6c <__cvt+0x9c>
 8010e5c:	9b03      	ldr	r3, [sp, #12]
 8010e5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010e60:	1a1b      	subs	r3, r3, r0
 8010e62:	6013      	str	r3, [r2, #0]
 8010e64:	b005      	add	sp, #20
 8010e66:	ecbd 8b02 	vpop	{d8}
 8010e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e6c:	1c5c      	adds	r4, r3, #1
 8010e6e:	9403      	str	r4, [sp, #12]
 8010e70:	7019      	strb	r1, [r3, #0]
 8010e72:	e7f0      	b.n	8010e56 <__cvt+0x86>

08010e74 <__exponent>:
 8010e74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e76:	4603      	mov	r3, r0
 8010e78:	2900      	cmp	r1, #0
 8010e7a:	bfb8      	it	lt
 8010e7c:	4249      	neglt	r1, r1
 8010e7e:	f803 2b02 	strb.w	r2, [r3], #2
 8010e82:	bfb4      	ite	lt
 8010e84:	222d      	movlt	r2, #45	; 0x2d
 8010e86:	222b      	movge	r2, #43	; 0x2b
 8010e88:	2909      	cmp	r1, #9
 8010e8a:	7042      	strb	r2, [r0, #1]
 8010e8c:	dd2a      	ble.n	8010ee4 <__exponent+0x70>
 8010e8e:	f10d 0407 	add.w	r4, sp, #7
 8010e92:	46a4      	mov	ip, r4
 8010e94:	270a      	movs	r7, #10
 8010e96:	46a6      	mov	lr, r4
 8010e98:	460a      	mov	r2, r1
 8010e9a:	fb91 f6f7 	sdiv	r6, r1, r7
 8010e9e:	fb07 1516 	mls	r5, r7, r6, r1
 8010ea2:	3530      	adds	r5, #48	; 0x30
 8010ea4:	2a63      	cmp	r2, #99	; 0x63
 8010ea6:	f104 34ff 	add.w	r4, r4, #4294967295
 8010eaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010eae:	4631      	mov	r1, r6
 8010eb0:	dcf1      	bgt.n	8010e96 <__exponent+0x22>
 8010eb2:	3130      	adds	r1, #48	; 0x30
 8010eb4:	f1ae 0502 	sub.w	r5, lr, #2
 8010eb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010ebc:	1c44      	adds	r4, r0, #1
 8010ebe:	4629      	mov	r1, r5
 8010ec0:	4561      	cmp	r1, ip
 8010ec2:	d30a      	bcc.n	8010eda <__exponent+0x66>
 8010ec4:	f10d 0209 	add.w	r2, sp, #9
 8010ec8:	eba2 020e 	sub.w	r2, r2, lr
 8010ecc:	4565      	cmp	r5, ip
 8010ece:	bf88      	it	hi
 8010ed0:	2200      	movhi	r2, #0
 8010ed2:	4413      	add	r3, r2
 8010ed4:	1a18      	subs	r0, r3, r0
 8010ed6:	b003      	add	sp, #12
 8010ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010eda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ede:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010ee2:	e7ed      	b.n	8010ec0 <__exponent+0x4c>
 8010ee4:	2330      	movs	r3, #48	; 0x30
 8010ee6:	3130      	adds	r1, #48	; 0x30
 8010ee8:	7083      	strb	r3, [r0, #2]
 8010eea:	70c1      	strb	r1, [r0, #3]
 8010eec:	1d03      	adds	r3, r0, #4
 8010eee:	e7f1      	b.n	8010ed4 <__exponent+0x60>

08010ef0 <_printf_float>:
 8010ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ef4:	b08b      	sub	sp, #44	; 0x2c
 8010ef6:	460c      	mov	r4, r1
 8010ef8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8010efc:	4616      	mov	r6, r2
 8010efe:	461f      	mov	r7, r3
 8010f00:	4605      	mov	r5, r0
 8010f02:	f001 fb61 	bl	80125c8 <_localeconv_r>
 8010f06:	f8d0 b000 	ldr.w	fp, [r0]
 8010f0a:	4658      	mov	r0, fp
 8010f0c:	f7ef f9e8 	bl	80002e0 <strlen>
 8010f10:	2300      	movs	r3, #0
 8010f12:	9308      	str	r3, [sp, #32]
 8010f14:	f8d8 3000 	ldr.w	r3, [r8]
 8010f18:	f894 9018 	ldrb.w	r9, [r4, #24]
 8010f1c:	6822      	ldr	r2, [r4, #0]
 8010f1e:	3307      	adds	r3, #7
 8010f20:	f023 0307 	bic.w	r3, r3, #7
 8010f24:	f103 0108 	add.w	r1, r3, #8
 8010f28:	f8c8 1000 	str.w	r1, [r8]
 8010f2c:	4682      	mov	sl, r0
 8010f2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8010f32:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8010f36:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8011198 <_printf_float+0x2a8>
 8010f3a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8010f3e:	eeb0 6bc0 	vabs.f64	d6, d0
 8010f42:	eeb4 6b47 	vcmp.f64	d6, d7
 8010f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f4a:	dd24      	ble.n	8010f96 <_printf_float+0xa6>
 8010f4c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8010f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f54:	d502      	bpl.n	8010f5c <_printf_float+0x6c>
 8010f56:	232d      	movs	r3, #45	; 0x2d
 8010f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010f5c:	4b90      	ldr	r3, [pc, #576]	; (80111a0 <_printf_float+0x2b0>)
 8010f5e:	4891      	ldr	r0, [pc, #580]	; (80111a4 <_printf_float+0x2b4>)
 8010f60:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8010f64:	bf94      	ite	ls
 8010f66:	4698      	movls	r8, r3
 8010f68:	4680      	movhi	r8, r0
 8010f6a:	2303      	movs	r3, #3
 8010f6c:	6123      	str	r3, [r4, #16]
 8010f6e:	f022 0204 	bic.w	r2, r2, #4
 8010f72:	2300      	movs	r3, #0
 8010f74:	6022      	str	r2, [r4, #0]
 8010f76:	9304      	str	r3, [sp, #16]
 8010f78:	9700      	str	r7, [sp, #0]
 8010f7a:	4633      	mov	r3, r6
 8010f7c:	aa09      	add	r2, sp, #36	; 0x24
 8010f7e:	4621      	mov	r1, r4
 8010f80:	4628      	mov	r0, r5
 8010f82:	f000 f9d3 	bl	801132c <_printf_common>
 8010f86:	3001      	adds	r0, #1
 8010f88:	f040 808a 	bne.w	80110a0 <_printf_float+0x1b0>
 8010f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8010f90:	b00b      	add	sp, #44	; 0x2c
 8010f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f96:	eeb4 0b40 	vcmp.f64	d0, d0
 8010f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f9e:	d709      	bvc.n	8010fb4 <_printf_float+0xc4>
 8010fa0:	ee10 3a90 	vmov	r3, s1
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	bfbc      	itt	lt
 8010fa8:	232d      	movlt	r3, #45	; 0x2d
 8010faa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010fae:	487e      	ldr	r0, [pc, #504]	; (80111a8 <_printf_float+0x2b8>)
 8010fb0:	4b7e      	ldr	r3, [pc, #504]	; (80111ac <_printf_float+0x2bc>)
 8010fb2:	e7d5      	b.n	8010f60 <_printf_float+0x70>
 8010fb4:	6863      	ldr	r3, [r4, #4]
 8010fb6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8010fba:	9104      	str	r1, [sp, #16]
 8010fbc:	1c59      	adds	r1, r3, #1
 8010fbe:	d13c      	bne.n	801103a <_printf_float+0x14a>
 8010fc0:	2306      	movs	r3, #6
 8010fc2:	6063      	str	r3, [r4, #4]
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	9303      	str	r3, [sp, #12]
 8010fc8:	ab08      	add	r3, sp, #32
 8010fca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8010fce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010fd2:	ab07      	add	r3, sp, #28
 8010fd4:	6861      	ldr	r1, [r4, #4]
 8010fd6:	9300      	str	r3, [sp, #0]
 8010fd8:	6022      	str	r2, [r4, #0]
 8010fda:	f10d 031b 	add.w	r3, sp, #27
 8010fde:	4628      	mov	r0, r5
 8010fe0:	f7ff fef6 	bl	8010dd0 <__cvt>
 8010fe4:	9b04      	ldr	r3, [sp, #16]
 8010fe6:	9907      	ldr	r1, [sp, #28]
 8010fe8:	2b47      	cmp	r3, #71	; 0x47
 8010fea:	4680      	mov	r8, r0
 8010fec:	d108      	bne.n	8011000 <_printf_float+0x110>
 8010fee:	1cc8      	adds	r0, r1, #3
 8010ff0:	db02      	blt.n	8010ff8 <_printf_float+0x108>
 8010ff2:	6863      	ldr	r3, [r4, #4]
 8010ff4:	4299      	cmp	r1, r3
 8010ff6:	dd41      	ble.n	801107c <_printf_float+0x18c>
 8010ff8:	f1a9 0902 	sub.w	r9, r9, #2
 8010ffc:	fa5f f989 	uxtb.w	r9, r9
 8011000:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011004:	d820      	bhi.n	8011048 <_printf_float+0x158>
 8011006:	3901      	subs	r1, #1
 8011008:	464a      	mov	r2, r9
 801100a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801100e:	9107      	str	r1, [sp, #28]
 8011010:	f7ff ff30 	bl	8010e74 <__exponent>
 8011014:	9a08      	ldr	r2, [sp, #32]
 8011016:	9004      	str	r0, [sp, #16]
 8011018:	1813      	adds	r3, r2, r0
 801101a:	2a01      	cmp	r2, #1
 801101c:	6123      	str	r3, [r4, #16]
 801101e:	dc02      	bgt.n	8011026 <_printf_float+0x136>
 8011020:	6822      	ldr	r2, [r4, #0]
 8011022:	07d2      	lsls	r2, r2, #31
 8011024:	d501      	bpl.n	801102a <_printf_float+0x13a>
 8011026:	3301      	adds	r3, #1
 8011028:	6123      	str	r3, [r4, #16]
 801102a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d0a2      	beq.n	8010f78 <_printf_float+0x88>
 8011032:	232d      	movs	r3, #45	; 0x2d
 8011034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011038:	e79e      	b.n	8010f78 <_printf_float+0x88>
 801103a:	9904      	ldr	r1, [sp, #16]
 801103c:	2947      	cmp	r1, #71	; 0x47
 801103e:	d1c1      	bne.n	8010fc4 <_printf_float+0xd4>
 8011040:	2b00      	cmp	r3, #0
 8011042:	d1bf      	bne.n	8010fc4 <_printf_float+0xd4>
 8011044:	2301      	movs	r3, #1
 8011046:	e7bc      	b.n	8010fc2 <_printf_float+0xd2>
 8011048:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801104c:	d118      	bne.n	8011080 <_printf_float+0x190>
 801104e:	2900      	cmp	r1, #0
 8011050:	6863      	ldr	r3, [r4, #4]
 8011052:	dd0b      	ble.n	801106c <_printf_float+0x17c>
 8011054:	6121      	str	r1, [r4, #16]
 8011056:	b913      	cbnz	r3, 801105e <_printf_float+0x16e>
 8011058:	6822      	ldr	r2, [r4, #0]
 801105a:	07d0      	lsls	r0, r2, #31
 801105c:	d502      	bpl.n	8011064 <_printf_float+0x174>
 801105e:	3301      	adds	r3, #1
 8011060:	440b      	add	r3, r1
 8011062:	6123      	str	r3, [r4, #16]
 8011064:	2300      	movs	r3, #0
 8011066:	65a1      	str	r1, [r4, #88]	; 0x58
 8011068:	9304      	str	r3, [sp, #16]
 801106a:	e7de      	b.n	801102a <_printf_float+0x13a>
 801106c:	b913      	cbnz	r3, 8011074 <_printf_float+0x184>
 801106e:	6822      	ldr	r2, [r4, #0]
 8011070:	07d2      	lsls	r2, r2, #31
 8011072:	d501      	bpl.n	8011078 <_printf_float+0x188>
 8011074:	3302      	adds	r3, #2
 8011076:	e7f4      	b.n	8011062 <_printf_float+0x172>
 8011078:	2301      	movs	r3, #1
 801107a:	e7f2      	b.n	8011062 <_printf_float+0x172>
 801107c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011080:	9b08      	ldr	r3, [sp, #32]
 8011082:	4299      	cmp	r1, r3
 8011084:	db05      	blt.n	8011092 <_printf_float+0x1a2>
 8011086:	6823      	ldr	r3, [r4, #0]
 8011088:	6121      	str	r1, [r4, #16]
 801108a:	07d8      	lsls	r0, r3, #31
 801108c:	d5ea      	bpl.n	8011064 <_printf_float+0x174>
 801108e:	1c4b      	adds	r3, r1, #1
 8011090:	e7e7      	b.n	8011062 <_printf_float+0x172>
 8011092:	2900      	cmp	r1, #0
 8011094:	bfd4      	ite	le
 8011096:	f1c1 0202 	rsble	r2, r1, #2
 801109a:	2201      	movgt	r2, #1
 801109c:	4413      	add	r3, r2
 801109e:	e7e0      	b.n	8011062 <_printf_float+0x172>
 80110a0:	6823      	ldr	r3, [r4, #0]
 80110a2:	055a      	lsls	r2, r3, #21
 80110a4:	d407      	bmi.n	80110b6 <_printf_float+0x1c6>
 80110a6:	6923      	ldr	r3, [r4, #16]
 80110a8:	4642      	mov	r2, r8
 80110aa:	4631      	mov	r1, r6
 80110ac:	4628      	mov	r0, r5
 80110ae:	47b8      	blx	r7
 80110b0:	3001      	adds	r0, #1
 80110b2:	d12a      	bne.n	801110a <_printf_float+0x21a>
 80110b4:	e76a      	b.n	8010f8c <_printf_float+0x9c>
 80110b6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80110ba:	f240 80e2 	bls.w	8011282 <_printf_float+0x392>
 80110be:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80110c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80110c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ca:	d133      	bne.n	8011134 <_printf_float+0x244>
 80110cc:	4a38      	ldr	r2, [pc, #224]	; (80111b0 <_printf_float+0x2c0>)
 80110ce:	2301      	movs	r3, #1
 80110d0:	4631      	mov	r1, r6
 80110d2:	4628      	mov	r0, r5
 80110d4:	47b8      	blx	r7
 80110d6:	3001      	adds	r0, #1
 80110d8:	f43f af58 	beq.w	8010f8c <_printf_float+0x9c>
 80110dc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80110e0:	429a      	cmp	r2, r3
 80110e2:	db02      	blt.n	80110ea <_printf_float+0x1fa>
 80110e4:	6823      	ldr	r3, [r4, #0]
 80110e6:	07d8      	lsls	r0, r3, #31
 80110e8:	d50f      	bpl.n	801110a <_printf_float+0x21a>
 80110ea:	4653      	mov	r3, sl
 80110ec:	465a      	mov	r2, fp
 80110ee:	4631      	mov	r1, r6
 80110f0:	4628      	mov	r0, r5
 80110f2:	47b8      	blx	r7
 80110f4:	3001      	adds	r0, #1
 80110f6:	f43f af49 	beq.w	8010f8c <_printf_float+0x9c>
 80110fa:	f04f 0800 	mov.w	r8, #0
 80110fe:	f104 091a 	add.w	r9, r4, #26
 8011102:	9b08      	ldr	r3, [sp, #32]
 8011104:	3b01      	subs	r3, #1
 8011106:	4543      	cmp	r3, r8
 8011108:	dc09      	bgt.n	801111e <_printf_float+0x22e>
 801110a:	6823      	ldr	r3, [r4, #0]
 801110c:	079b      	lsls	r3, r3, #30
 801110e:	f100 8108 	bmi.w	8011322 <_printf_float+0x432>
 8011112:	68e0      	ldr	r0, [r4, #12]
 8011114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011116:	4298      	cmp	r0, r3
 8011118:	bfb8      	it	lt
 801111a:	4618      	movlt	r0, r3
 801111c:	e738      	b.n	8010f90 <_printf_float+0xa0>
 801111e:	2301      	movs	r3, #1
 8011120:	464a      	mov	r2, r9
 8011122:	4631      	mov	r1, r6
 8011124:	4628      	mov	r0, r5
 8011126:	47b8      	blx	r7
 8011128:	3001      	adds	r0, #1
 801112a:	f43f af2f 	beq.w	8010f8c <_printf_float+0x9c>
 801112e:	f108 0801 	add.w	r8, r8, #1
 8011132:	e7e6      	b.n	8011102 <_printf_float+0x212>
 8011134:	9b07      	ldr	r3, [sp, #28]
 8011136:	2b00      	cmp	r3, #0
 8011138:	dc3c      	bgt.n	80111b4 <_printf_float+0x2c4>
 801113a:	4a1d      	ldr	r2, [pc, #116]	; (80111b0 <_printf_float+0x2c0>)
 801113c:	2301      	movs	r3, #1
 801113e:	4631      	mov	r1, r6
 8011140:	4628      	mov	r0, r5
 8011142:	47b8      	blx	r7
 8011144:	3001      	adds	r0, #1
 8011146:	f43f af21 	beq.w	8010f8c <_printf_float+0x9c>
 801114a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801114e:	4313      	orrs	r3, r2
 8011150:	d102      	bne.n	8011158 <_printf_float+0x268>
 8011152:	6823      	ldr	r3, [r4, #0]
 8011154:	07d9      	lsls	r1, r3, #31
 8011156:	d5d8      	bpl.n	801110a <_printf_float+0x21a>
 8011158:	4653      	mov	r3, sl
 801115a:	465a      	mov	r2, fp
 801115c:	4631      	mov	r1, r6
 801115e:	4628      	mov	r0, r5
 8011160:	47b8      	blx	r7
 8011162:	3001      	adds	r0, #1
 8011164:	f43f af12 	beq.w	8010f8c <_printf_float+0x9c>
 8011168:	f04f 0900 	mov.w	r9, #0
 801116c:	f104 0a1a 	add.w	sl, r4, #26
 8011170:	9b07      	ldr	r3, [sp, #28]
 8011172:	425b      	negs	r3, r3
 8011174:	454b      	cmp	r3, r9
 8011176:	dc01      	bgt.n	801117c <_printf_float+0x28c>
 8011178:	9b08      	ldr	r3, [sp, #32]
 801117a:	e795      	b.n	80110a8 <_printf_float+0x1b8>
 801117c:	2301      	movs	r3, #1
 801117e:	4652      	mov	r2, sl
 8011180:	4631      	mov	r1, r6
 8011182:	4628      	mov	r0, r5
 8011184:	47b8      	blx	r7
 8011186:	3001      	adds	r0, #1
 8011188:	f43f af00 	beq.w	8010f8c <_printf_float+0x9c>
 801118c:	f109 0901 	add.w	r9, r9, #1
 8011190:	e7ee      	b.n	8011170 <_printf_float+0x280>
 8011192:	bf00      	nop
 8011194:	f3af 8000 	nop.w
 8011198:	ffffffff 	.word	0xffffffff
 801119c:	7fefffff 	.word	0x7fefffff
 80111a0:	0801e324 	.word	0x0801e324
 80111a4:	0801e328 	.word	0x0801e328
 80111a8:	0801e330 	.word	0x0801e330
 80111ac:	0801e32c 	.word	0x0801e32c
 80111b0:	0801e334 	.word	0x0801e334
 80111b4:	9a08      	ldr	r2, [sp, #32]
 80111b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80111b8:	429a      	cmp	r2, r3
 80111ba:	bfa8      	it	ge
 80111bc:	461a      	movge	r2, r3
 80111be:	2a00      	cmp	r2, #0
 80111c0:	4691      	mov	r9, r2
 80111c2:	dc38      	bgt.n	8011236 <_printf_float+0x346>
 80111c4:	2300      	movs	r3, #0
 80111c6:	9305      	str	r3, [sp, #20]
 80111c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80111cc:	f104 021a 	add.w	r2, r4, #26
 80111d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80111d2:	9905      	ldr	r1, [sp, #20]
 80111d4:	9304      	str	r3, [sp, #16]
 80111d6:	eba3 0309 	sub.w	r3, r3, r9
 80111da:	428b      	cmp	r3, r1
 80111dc:	dc33      	bgt.n	8011246 <_printf_float+0x356>
 80111de:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80111e2:	429a      	cmp	r2, r3
 80111e4:	db3c      	blt.n	8011260 <_printf_float+0x370>
 80111e6:	6823      	ldr	r3, [r4, #0]
 80111e8:	07da      	lsls	r2, r3, #31
 80111ea:	d439      	bmi.n	8011260 <_printf_float+0x370>
 80111ec:	9b08      	ldr	r3, [sp, #32]
 80111ee:	9a04      	ldr	r2, [sp, #16]
 80111f0:	9907      	ldr	r1, [sp, #28]
 80111f2:	1a9a      	subs	r2, r3, r2
 80111f4:	eba3 0901 	sub.w	r9, r3, r1
 80111f8:	4591      	cmp	r9, r2
 80111fa:	bfa8      	it	ge
 80111fc:	4691      	movge	r9, r2
 80111fe:	f1b9 0f00 	cmp.w	r9, #0
 8011202:	dc35      	bgt.n	8011270 <_printf_float+0x380>
 8011204:	f04f 0800 	mov.w	r8, #0
 8011208:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801120c:	f104 0a1a 	add.w	sl, r4, #26
 8011210:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011214:	1a9b      	subs	r3, r3, r2
 8011216:	eba3 0309 	sub.w	r3, r3, r9
 801121a:	4543      	cmp	r3, r8
 801121c:	f77f af75 	ble.w	801110a <_printf_float+0x21a>
 8011220:	2301      	movs	r3, #1
 8011222:	4652      	mov	r2, sl
 8011224:	4631      	mov	r1, r6
 8011226:	4628      	mov	r0, r5
 8011228:	47b8      	blx	r7
 801122a:	3001      	adds	r0, #1
 801122c:	f43f aeae 	beq.w	8010f8c <_printf_float+0x9c>
 8011230:	f108 0801 	add.w	r8, r8, #1
 8011234:	e7ec      	b.n	8011210 <_printf_float+0x320>
 8011236:	4613      	mov	r3, r2
 8011238:	4631      	mov	r1, r6
 801123a:	4642      	mov	r2, r8
 801123c:	4628      	mov	r0, r5
 801123e:	47b8      	blx	r7
 8011240:	3001      	adds	r0, #1
 8011242:	d1bf      	bne.n	80111c4 <_printf_float+0x2d4>
 8011244:	e6a2      	b.n	8010f8c <_printf_float+0x9c>
 8011246:	2301      	movs	r3, #1
 8011248:	4631      	mov	r1, r6
 801124a:	4628      	mov	r0, r5
 801124c:	9204      	str	r2, [sp, #16]
 801124e:	47b8      	blx	r7
 8011250:	3001      	adds	r0, #1
 8011252:	f43f ae9b 	beq.w	8010f8c <_printf_float+0x9c>
 8011256:	9b05      	ldr	r3, [sp, #20]
 8011258:	9a04      	ldr	r2, [sp, #16]
 801125a:	3301      	adds	r3, #1
 801125c:	9305      	str	r3, [sp, #20]
 801125e:	e7b7      	b.n	80111d0 <_printf_float+0x2e0>
 8011260:	4653      	mov	r3, sl
 8011262:	465a      	mov	r2, fp
 8011264:	4631      	mov	r1, r6
 8011266:	4628      	mov	r0, r5
 8011268:	47b8      	blx	r7
 801126a:	3001      	adds	r0, #1
 801126c:	d1be      	bne.n	80111ec <_printf_float+0x2fc>
 801126e:	e68d      	b.n	8010f8c <_printf_float+0x9c>
 8011270:	9a04      	ldr	r2, [sp, #16]
 8011272:	464b      	mov	r3, r9
 8011274:	4442      	add	r2, r8
 8011276:	4631      	mov	r1, r6
 8011278:	4628      	mov	r0, r5
 801127a:	47b8      	blx	r7
 801127c:	3001      	adds	r0, #1
 801127e:	d1c1      	bne.n	8011204 <_printf_float+0x314>
 8011280:	e684      	b.n	8010f8c <_printf_float+0x9c>
 8011282:	9a08      	ldr	r2, [sp, #32]
 8011284:	2a01      	cmp	r2, #1
 8011286:	dc01      	bgt.n	801128c <_printf_float+0x39c>
 8011288:	07db      	lsls	r3, r3, #31
 801128a:	d537      	bpl.n	80112fc <_printf_float+0x40c>
 801128c:	2301      	movs	r3, #1
 801128e:	4642      	mov	r2, r8
 8011290:	4631      	mov	r1, r6
 8011292:	4628      	mov	r0, r5
 8011294:	47b8      	blx	r7
 8011296:	3001      	adds	r0, #1
 8011298:	f43f ae78 	beq.w	8010f8c <_printf_float+0x9c>
 801129c:	4653      	mov	r3, sl
 801129e:	465a      	mov	r2, fp
 80112a0:	4631      	mov	r1, r6
 80112a2:	4628      	mov	r0, r5
 80112a4:	47b8      	blx	r7
 80112a6:	3001      	adds	r0, #1
 80112a8:	f43f ae70 	beq.w	8010f8c <_printf_float+0x9c>
 80112ac:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80112b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80112b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112b8:	d01b      	beq.n	80112f2 <_printf_float+0x402>
 80112ba:	9b08      	ldr	r3, [sp, #32]
 80112bc:	f108 0201 	add.w	r2, r8, #1
 80112c0:	3b01      	subs	r3, #1
 80112c2:	4631      	mov	r1, r6
 80112c4:	4628      	mov	r0, r5
 80112c6:	47b8      	blx	r7
 80112c8:	3001      	adds	r0, #1
 80112ca:	d10e      	bne.n	80112ea <_printf_float+0x3fa>
 80112cc:	e65e      	b.n	8010f8c <_printf_float+0x9c>
 80112ce:	2301      	movs	r3, #1
 80112d0:	464a      	mov	r2, r9
 80112d2:	4631      	mov	r1, r6
 80112d4:	4628      	mov	r0, r5
 80112d6:	47b8      	blx	r7
 80112d8:	3001      	adds	r0, #1
 80112da:	f43f ae57 	beq.w	8010f8c <_printf_float+0x9c>
 80112de:	f108 0801 	add.w	r8, r8, #1
 80112e2:	9b08      	ldr	r3, [sp, #32]
 80112e4:	3b01      	subs	r3, #1
 80112e6:	4543      	cmp	r3, r8
 80112e8:	dcf1      	bgt.n	80112ce <_printf_float+0x3de>
 80112ea:	9b04      	ldr	r3, [sp, #16]
 80112ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80112f0:	e6db      	b.n	80110aa <_printf_float+0x1ba>
 80112f2:	f04f 0800 	mov.w	r8, #0
 80112f6:	f104 091a 	add.w	r9, r4, #26
 80112fa:	e7f2      	b.n	80112e2 <_printf_float+0x3f2>
 80112fc:	2301      	movs	r3, #1
 80112fe:	4642      	mov	r2, r8
 8011300:	e7df      	b.n	80112c2 <_printf_float+0x3d2>
 8011302:	2301      	movs	r3, #1
 8011304:	464a      	mov	r2, r9
 8011306:	4631      	mov	r1, r6
 8011308:	4628      	mov	r0, r5
 801130a:	47b8      	blx	r7
 801130c:	3001      	adds	r0, #1
 801130e:	f43f ae3d 	beq.w	8010f8c <_printf_float+0x9c>
 8011312:	f108 0801 	add.w	r8, r8, #1
 8011316:	68e3      	ldr	r3, [r4, #12]
 8011318:	9909      	ldr	r1, [sp, #36]	; 0x24
 801131a:	1a5b      	subs	r3, r3, r1
 801131c:	4543      	cmp	r3, r8
 801131e:	dcf0      	bgt.n	8011302 <_printf_float+0x412>
 8011320:	e6f7      	b.n	8011112 <_printf_float+0x222>
 8011322:	f04f 0800 	mov.w	r8, #0
 8011326:	f104 0919 	add.w	r9, r4, #25
 801132a:	e7f4      	b.n	8011316 <_printf_float+0x426>

0801132c <_printf_common>:
 801132c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011330:	4616      	mov	r6, r2
 8011332:	4699      	mov	r9, r3
 8011334:	688a      	ldr	r2, [r1, #8]
 8011336:	690b      	ldr	r3, [r1, #16]
 8011338:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801133c:	4293      	cmp	r3, r2
 801133e:	bfb8      	it	lt
 8011340:	4613      	movlt	r3, r2
 8011342:	6033      	str	r3, [r6, #0]
 8011344:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011348:	4607      	mov	r7, r0
 801134a:	460c      	mov	r4, r1
 801134c:	b10a      	cbz	r2, 8011352 <_printf_common+0x26>
 801134e:	3301      	adds	r3, #1
 8011350:	6033      	str	r3, [r6, #0]
 8011352:	6823      	ldr	r3, [r4, #0]
 8011354:	0699      	lsls	r1, r3, #26
 8011356:	bf42      	ittt	mi
 8011358:	6833      	ldrmi	r3, [r6, #0]
 801135a:	3302      	addmi	r3, #2
 801135c:	6033      	strmi	r3, [r6, #0]
 801135e:	6825      	ldr	r5, [r4, #0]
 8011360:	f015 0506 	ands.w	r5, r5, #6
 8011364:	d106      	bne.n	8011374 <_printf_common+0x48>
 8011366:	f104 0a19 	add.w	sl, r4, #25
 801136a:	68e3      	ldr	r3, [r4, #12]
 801136c:	6832      	ldr	r2, [r6, #0]
 801136e:	1a9b      	subs	r3, r3, r2
 8011370:	42ab      	cmp	r3, r5
 8011372:	dc26      	bgt.n	80113c2 <_printf_common+0x96>
 8011374:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011378:	1e13      	subs	r3, r2, #0
 801137a:	6822      	ldr	r2, [r4, #0]
 801137c:	bf18      	it	ne
 801137e:	2301      	movne	r3, #1
 8011380:	0692      	lsls	r2, r2, #26
 8011382:	d42b      	bmi.n	80113dc <_printf_common+0xb0>
 8011384:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011388:	4649      	mov	r1, r9
 801138a:	4638      	mov	r0, r7
 801138c:	47c0      	blx	r8
 801138e:	3001      	adds	r0, #1
 8011390:	d01e      	beq.n	80113d0 <_printf_common+0xa4>
 8011392:	6823      	ldr	r3, [r4, #0]
 8011394:	68e5      	ldr	r5, [r4, #12]
 8011396:	6832      	ldr	r2, [r6, #0]
 8011398:	f003 0306 	and.w	r3, r3, #6
 801139c:	2b04      	cmp	r3, #4
 801139e:	bf08      	it	eq
 80113a0:	1aad      	subeq	r5, r5, r2
 80113a2:	68a3      	ldr	r3, [r4, #8]
 80113a4:	6922      	ldr	r2, [r4, #16]
 80113a6:	bf0c      	ite	eq
 80113a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80113ac:	2500      	movne	r5, #0
 80113ae:	4293      	cmp	r3, r2
 80113b0:	bfc4      	itt	gt
 80113b2:	1a9b      	subgt	r3, r3, r2
 80113b4:	18ed      	addgt	r5, r5, r3
 80113b6:	2600      	movs	r6, #0
 80113b8:	341a      	adds	r4, #26
 80113ba:	42b5      	cmp	r5, r6
 80113bc:	d11a      	bne.n	80113f4 <_printf_common+0xc8>
 80113be:	2000      	movs	r0, #0
 80113c0:	e008      	b.n	80113d4 <_printf_common+0xa8>
 80113c2:	2301      	movs	r3, #1
 80113c4:	4652      	mov	r2, sl
 80113c6:	4649      	mov	r1, r9
 80113c8:	4638      	mov	r0, r7
 80113ca:	47c0      	blx	r8
 80113cc:	3001      	adds	r0, #1
 80113ce:	d103      	bne.n	80113d8 <_printf_common+0xac>
 80113d0:	f04f 30ff 	mov.w	r0, #4294967295
 80113d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113d8:	3501      	adds	r5, #1
 80113da:	e7c6      	b.n	801136a <_printf_common+0x3e>
 80113dc:	18e1      	adds	r1, r4, r3
 80113de:	1c5a      	adds	r2, r3, #1
 80113e0:	2030      	movs	r0, #48	; 0x30
 80113e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80113e6:	4422      	add	r2, r4
 80113e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80113ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80113f0:	3302      	adds	r3, #2
 80113f2:	e7c7      	b.n	8011384 <_printf_common+0x58>
 80113f4:	2301      	movs	r3, #1
 80113f6:	4622      	mov	r2, r4
 80113f8:	4649      	mov	r1, r9
 80113fa:	4638      	mov	r0, r7
 80113fc:	47c0      	blx	r8
 80113fe:	3001      	adds	r0, #1
 8011400:	d0e6      	beq.n	80113d0 <_printf_common+0xa4>
 8011402:	3601      	adds	r6, #1
 8011404:	e7d9      	b.n	80113ba <_printf_common+0x8e>
	...

08011408 <_printf_i>:
 8011408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801140c:	7e0f      	ldrb	r7, [r1, #24]
 801140e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011410:	2f78      	cmp	r7, #120	; 0x78
 8011412:	4691      	mov	r9, r2
 8011414:	4680      	mov	r8, r0
 8011416:	460c      	mov	r4, r1
 8011418:	469a      	mov	sl, r3
 801141a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801141e:	d807      	bhi.n	8011430 <_printf_i+0x28>
 8011420:	2f62      	cmp	r7, #98	; 0x62
 8011422:	d80a      	bhi.n	801143a <_printf_i+0x32>
 8011424:	2f00      	cmp	r7, #0
 8011426:	f000 80d8 	beq.w	80115da <_printf_i+0x1d2>
 801142a:	2f58      	cmp	r7, #88	; 0x58
 801142c:	f000 80a3 	beq.w	8011576 <_printf_i+0x16e>
 8011430:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011434:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011438:	e03a      	b.n	80114b0 <_printf_i+0xa8>
 801143a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801143e:	2b15      	cmp	r3, #21
 8011440:	d8f6      	bhi.n	8011430 <_printf_i+0x28>
 8011442:	a101      	add	r1, pc, #4	; (adr r1, 8011448 <_printf_i+0x40>)
 8011444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011448:	080114a1 	.word	0x080114a1
 801144c:	080114b5 	.word	0x080114b5
 8011450:	08011431 	.word	0x08011431
 8011454:	08011431 	.word	0x08011431
 8011458:	08011431 	.word	0x08011431
 801145c:	08011431 	.word	0x08011431
 8011460:	080114b5 	.word	0x080114b5
 8011464:	08011431 	.word	0x08011431
 8011468:	08011431 	.word	0x08011431
 801146c:	08011431 	.word	0x08011431
 8011470:	08011431 	.word	0x08011431
 8011474:	080115c1 	.word	0x080115c1
 8011478:	080114e5 	.word	0x080114e5
 801147c:	080115a3 	.word	0x080115a3
 8011480:	08011431 	.word	0x08011431
 8011484:	08011431 	.word	0x08011431
 8011488:	080115e3 	.word	0x080115e3
 801148c:	08011431 	.word	0x08011431
 8011490:	080114e5 	.word	0x080114e5
 8011494:	08011431 	.word	0x08011431
 8011498:	08011431 	.word	0x08011431
 801149c:	080115ab 	.word	0x080115ab
 80114a0:	682b      	ldr	r3, [r5, #0]
 80114a2:	1d1a      	adds	r2, r3, #4
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	602a      	str	r2, [r5, #0]
 80114a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80114ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80114b0:	2301      	movs	r3, #1
 80114b2:	e0a3      	b.n	80115fc <_printf_i+0x1f4>
 80114b4:	6820      	ldr	r0, [r4, #0]
 80114b6:	6829      	ldr	r1, [r5, #0]
 80114b8:	0606      	lsls	r6, r0, #24
 80114ba:	f101 0304 	add.w	r3, r1, #4
 80114be:	d50a      	bpl.n	80114d6 <_printf_i+0xce>
 80114c0:	680e      	ldr	r6, [r1, #0]
 80114c2:	602b      	str	r3, [r5, #0]
 80114c4:	2e00      	cmp	r6, #0
 80114c6:	da03      	bge.n	80114d0 <_printf_i+0xc8>
 80114c8:	232d      	movs	r3, #45	; 0x2d
 80114ca:	4276      	negs	r6, r6
 80114cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80114d0:	485e      	ldr	r0, [pc, #376]	; (801164c <_printf_i+0x244>)
 80114d2:	230a      	movs	r3, #10
 80114d4:	e019      	b.n	801150a <_printf_i+0x102>
 80114d6:	680e      	ldr	r6, [r1, #0]
 80114d8:	602b      	str	r3, [r5, #0]
 80114da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80114de:	bf18      	it	ne
 80114e0:	b236      	sxthne	r6, r6
 80114e2:	e7ef      	b.n	80114c4 <_printf_i+0xbc>
 80114e4:	682b      	ldr	r3, [r5, #0]
 80114e6:	6820      	ldr	r0, [r4, #0]
 80114e8:	1d19      	adds	r1, r3, #4
 80114ea:	6029      	str	r1, [r5, #0]
 80114ec:	0601      	lsls	r1, r0, #24
 80114ee:	d501      	bpl.n	80114f4 <_printf_i+0xec>
 80114f0:	681e      	ldr	r6, [r3, #0]
 80114f2:	e002      	b.n	80114fa <_printf_i+0xf2>
 80114f4:	0646      	lsls	r6, r0, #25
 80114f6:	d5fb      	bpl.n	80114f0 <_printf_i+0xe8>
 80114f8:	881e      	ldrh	r6, [r3, #0]
 80114fa:	4854      	ldr	r0, [pc, #336]	; (801164c <_printf_i+0x244>)
 80114fc:	2f6f      	cmp	r7, #111	; 0x6f
 80114fe:	bf0c      	ite	eq
 8011500:	2308      	moveq	r3, #8
 8011502:	230a      	movne	r3, #10
 8011504:	2100      	movs	r1, #0
 8011506:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801150a:	6865      	ldr	r5, [r4, #4]
 801150c:	60a5      	str	r5, [r4, #8]
 801150e:	2d00      	cmp	r5, #0
 8011510:	bfa2      	ittt	ge
 8011512:	6821      	ldrge	r1, [r4, #0]
 8011514:	f021 0104 	bicge.w	r1, r1, #4
 8011518:	6021      	strge	r1, [r4, #0]
 801151a:	b90e      	cbnz	r6, 8011520 <_printf_i+0x118>
 801151c:	2d00      	cmp	r5, #0
 801151e:	d04d      	beq.n	80115bc <_printf_i+0x1b4>
 8011520:	4615      	mov	r5, r2
 8011522:	fbb6 f1f3 	udiv	r1, r6, r3
 8011526:	fb03 6711 	mls	r7, r3, r1, r6
 801152a:	5dc7      	ldrb	r7, [r0, r7]
 801152c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011530:	4637      	mov	r7, r6
 8011532:	42bb      	cmp	r3, r7
 8011534:	460e      	mov	r6, r1
 8011536:	d9f4      	bls.n	8011522 <_printf_i+0x11a>
 8011538:	2b08      	cmp	r3, #8
 801153a:	d10b      	bne.n	8011554 <_printf_i+0x14c>
 801153c:	6823      	ldr	r3, [r4, #0]
 801153e:	07de      	lsls	r6, r3, #31
 8011540:	d508      	bpl.n	8011554 <_printf_i+0x14c>
 8011542:	6923      	ldr	r3, [r4, #16]
 8011544:	6861      	ldr	r1, [r4, #4]
 8011546:	4299      	cmp	r1, r3
 8011548:	bfde      	ittt	le
 801154a:	2330      	movle	r3, #48	; 0x30
 801154c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011550:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011554:	1b52      	subs	r2, r2, r5
 8011556:	6122      	str	r2, [r4, #16]
 8011558:	f8cd a000 	str.w	sl, [sp]
 801155c:	464b      	mov	r3, r9
 801155e:	aa03      	add	r2, sp, #12
 8011560:	4621      	mov	r1, r4
 8011562:	4640      	mov	r0, r8
 8011564:	f7ff fee2 	bl	801132c <_printf_common>
 8011568:	3001      	adds	r0, #1
 801156a:	d14c      	bne.n	8011606 <_printf_i+0x1fe>
 801156c:	f04f 30ff 	mov.w	r0, #4294967295
 8011570:	b004      	add	sp, #16
 8011572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011576:	4835      	ldr	r0, [pc, #212]	; (801164c <_printf_i+0x244>)
 8011578:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801157c:	6829      	ldr	r1, [r5, #0]
 801157e:	6823      	ldr	r3, [r4, #0]
 8011580:	f851 6b04 	ldr.w	r6, [r1], #4
 8011584:	6029      	str	r1, [r5, #0]
 8011586:	061d      	lsls	r5, r3, #24
 8011588:	d514      	bpl.n	80115b4 <_printf_i+0x1ac>
 801158a:	07df      	lsls	r7, r3, #31
 801158c:	bf44      	itt	mi
 801158e:	f043 0320 	orrmi.w	r3, r3, #32
 8011592:	6023      	strmi	r3, [r4, #0]
 8011594:	b91e      	cbnz	r6, 801159e <_printf_i+0x196>
 8011596:	6823      	ldr	r3, [r4, #0]
 8011598:	f023 0320 	bic.w	r3, r3, #32
 801159c:	6023      	str	r3, [r4, #0]
 801159e:	2310      	movs	r3, #16
 80115a0:	e7b0      	b.n	8011504 <_printf_i+0xfc>
 80115a2:	6823      	ldr	r3, [r4, #0]
 80115a4:	f043 0320 	orr.w	r3, r3, #32
 80115a8:	6023      	str	r3, [r4, #0]
 80115aa:	2378      	movs	r3, #120	; 0x78
 80115ac:	4828      	ldr	r0, [pc, #160]	; (8011650 <_printf_i+0x248>)
 80115ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80115b2:	e7e3      	b.n	801157c <_printf_i+0x174>
 80115b4:	0659      	lsls	r1, r3, #25
 80115b6:	bf48      	it	mi
 80115b8:	b2b6      	uxthmi	r6, r6
 80115ba:	e7e6      	b.n	801158a <_printf_i+0x182>
 80115bc:	4615      	mov	r5, r2
 80115be:	e7bb      	b.n	8011538 <_printf_i+0x130>
 80115c0:	682b      	ldr	r3, [r5, #0]
 80115c2:	6826      	ldr	r6, [r4, #0]
 80115c4:	6961      	ldr	r1, [r4, #20]
 80115c6:	1d18      	adds	r0, r3, #4
 80115c8:	6028      	str	r0, [r5, #0]
 80115ca:	0635      	lsls	r5, r6, #24
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	d501      	bpl.n	80115d4 <_printf_i+0x1cc>
 80115d0:	6019      	str	r1, [r3, #0]
 80115d2:	e002      	b.n	80115da <_printf_i+0x1d2>
 80115d4:	0670      	lsls	r0, r6, #25
 80115d6:	d5fb      	bpl.n	80115d0 <_printf_i+0x1c8>
 80115d8:	8019      	strh	r1, [r3, #0]
 80115da:	2300      	movs	r3, #0
 80115dc:	6123      	str	r3, [r4, #16]
 80115de:	4615      	mov	r5, r2
 80115e0:	e7ba      	b.n	8011558 <_printf_i+0x150>
 80115e2:	682b      	ldr	r3, [r5, #0]
 80115e4:	1d1a      	adds	r2, r3, #4
 80115e6:	602a      	str	r2, [r5, #0]
 80115e8:	681d      	ldr	r5, [r3, #0]
 80115ea:	6862      	ldr	r2, [r4, #4]
 80115ec:	2100      	movs	r1, #0
 80115ee:	4628      	mov	r0, r5
 80115f0:	f7ee fe7e 	bl	80002f0 <memchr>
 80115f4:	b108      	cbz	r0, 80115fa <_printf_i+0x1f2>
 80115f6:	1b40      	subs	r0, r0, r5
 80115f8:	6060      	str	r0, [r4, #4]
 80115fa:	6863      	ldr	r3, [r4, #4]
 80115fc:	6123      	str	r3, [r4, #16]
 80115fe:	2300      	movs	r3, #0
 8011600:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011604:	e7a8      	b.n	8011558 <_printf_i+0x150>
 8011606:	6923      	ldr	r3, [r4, #16]
 8011608:	462a      	mov	r2, r5
 801160a:	4649      	mov	r1, r9
 801160c:	4640      	mov	r0, r8
 801160e:	47d0      	blx	sl
 8011610:	3001      	adds	r0, #1
 8011612:	d0ab      	beq.n	801156c <_printf_i+0x164>
 8011614:	6823      	ldr	r3, [r4, #0]
 8011616:	079b      	lsls	r3, r3, #30
 8011618:	d413      	bmi.n	8011642 <_printf_i+0x23a>
 801161a:	68e0      	ldr	r0, [r4, #12]
 801161c:	9b03      	ldr	r3, [sp, #12]
 801161e:	4298      	cmp	r0, r3
 8011620:	bfb8      	it	lt
 8011622:	4618      	movlt	r0, r3
 8011624:	e7a4      	b.n	8011570 <_printf_i+0x168>
 8011626:	2301      	movs	r3, #1
 8011628:	4632      	mov	r2, r6
 801162a:	4649      	mov	r1, r9
 801162c:	4640      	mov	r0, r8
 801162e:	47d0      	blx	sl
 8011630:	3001      	adds	r0, #1
 8011632:	d09b      	beq.n	801156c <_printf_i+0x164>
 8011634:	3501      	adds	r5, #1
 8011636:	68e3      	ldr	r3, [r4, #12]
 8011638:	9903      	ldr	r1, [sp, #12]
 801163a:	1a5b      	subs	r3, r3, r1
 801163c:	42ab      	cmp	r3, r5
 801163e:	dcf2      	bgt.n	8011626 <_printf_i+0x21e>
 8011640:	e7eb      	b.n	801161a <_printf_i+0x212>
 8011642:	2500      	movs	r5, #0
 8011644:	f104 0619 	add.w	r6, r4, #25
 8011648:	e7f5      	b.n	8011636 <_printf_i+0x22e>
 801164a:	bf00      	nop
 801164c:	0801e336 	.word	0x0801e336
 8011650:	0801e347 	.word	0x0801e347

08011654 <srand>:
 8011654:	b538      	push	{r3, r4, r5, lr}
 8011656:	4b10      	ldr	r3, [pc, #64]	; (8011698 <srand+0x44>)
 8011658:	681d      	ldr	r5, [r3, #0]
 801165a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801165c:	4604      	mov	r4, r0
 801165e:	b9b3      	cbnz	r3, 801168e <srand+0x3a>
 8011660:	2018      	movs	r0, #24
 8011662:	f000 ffb5 	bl	80125d0 <malloc>
 8011666:	4602      	mov	r2, r0
 8011668:	63a8      	str	r0, [r5, #56]	; 0x38
 801166a:	b920      	cbnz	r0, 8011676 <srand+0x22>
 801166c:	4b0b      	ldr	r3, [pc, #44]	; (801169c <srand+0x48>)
 801166e:	480c      	ldr	r0, [pc, #48]	; (80116a0 <srand+0x4c>)
 8011670:	2142      	movs	r1, #66	; 0x42
 8011672:	f000 f97d 	bl	8011970 <__assert_func>
 8011676:	490b      	ldr	r1, [pc, #44]	; (80116a4 <srand+0x50>)
 8011678:	4b0b      	ldr	r3, [pc, #44]	; (80116a8 <srand+0x54>)
 801167a:	e9c0 1300 	strd	r1, r3, [r0]
 801167e:	4b0b      	ldr	r3, [pc, #44]	; (80116ac <srand+0x58>)
 8011680:	6083      	str	r3, [r0, #8]
 8011682:	230b      	movs	r3, #11
 8011684:	8183      	strh	r3, [r0, #12]
 8011686:	2100      	movs	r1, #0
 8011688:	2001      	movs	r0, #1
 801168a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801168e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8011690:	2200      	movs	r2, #0
 8011692:	611c      	str	r4, [r3, #16]
 8011694:	615a      	str	r2, [r3, #20]
 8011696:	bd38      	pop	{r3, r4, r5, pc}
 8011698:	24000414 	.word	0x24000414
 801169c:	0801e358 	.word	0x0801e358
 80116a0:	0801e36f 	.word	0x0801e36f
 80116a4:	abcd330e 	.word	0xabcd330e
 80116a8:	e66d1234 	.word	0xe66d1234
 80116ac:	0005deec 	.word	0x0005deec

080116b0 <rand>:
 80116b0:	4b16      	ldr	r3, [pc, #88]	; (801170c <rand+0x5c>)
 80116b2:	b510      	push	{r4, lr}
 80116b4:	681c      	ldr	r4, [r3, #0]
 80116b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80116b8:	b9b3      	cbnz	r3, 80116e8 <rand+0x38>
 80116ba:	2018      	movs	r0, #24
 80116bc:	f000 ff88 	bl	80125d0 <malloc>
 80116c0:	63a0      	str	r0, [r4, #56]	; 0x38
 80116c2:	b928      	cbnz	r0, 80116d0 <rand+0x20>
 80116c4:	4602      	mov	r2, r0
 80116c6:	4b12      	ldr	r3, [pc, #72]	; (8011710 <rand+0x60>)
 80116c8:	4812      	ldr	r0, [pc, #72]	; (8011714 <rand+0x64>)
 80116ca:	214e      	movs	r1, #78	; 0x4e
 80116cc:	f000 f950 	bl	8011970 <__assert_func>
 80116d0:	4a11      	ldr	r2, [pc, #68]	; (8011718 <rand+0x68>)
 80116d2:	4b12      	ldr	r3, [pc, #72]	; (801171c <rand+0x6c>)
 80116d4:	e9c0 2300 	strd	r2, r3, [r0]
 80116d8:	4b11      	ldr	r3, [pc, #68]	; (8011720 <rand+0x70>)
 80116da:	6083      	str	r3, [r0, #8]
 80116dc:	230b      	movs	r3, #11
 80116de:	8183      	strh	r3, [r0, #12]
 80116e0:	2201      	movs	r2, #1
 80116e2:	2300      	movs	r3, #0
 80116e4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80116e8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80116ea:	4a0e      	ldr	r2, [pc, #56]	; (8011724 <rand+0x74>)
 80116ec:	6920      	ldr	r0, [r4, #16]
 80116ee:	6963      	ldr	r3, [r4, #20]
 80116f0:	490d      	ldr	r1, [pc, #52]	; (8011728 <rand+0x78>)
 80116f2:	4342      	muls	r2, r0
 80116f4:	fb01 2203 	mla	r2, r1, r3, r2
 80116f8:	fba0 0101 	umull	r0, r1, r0, r1
 80116fc:	1c43      	adds	r3, r0, #1
 80116fe:	eb42 0001 	adc.w	r0, r2, r1
 8011702:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8011706:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801170a:	bd10      	pop	{r4, pc}
 801170c:	24000414 	.word	0x24000414
 8011710:	0801e358 	.word	0x0801e358
 8011714:	0801e36f 	.word	0x0801e36f
 8011718:	abcd330e 	.word	0xabcd330e
 801171c:	e66d1234 	.word	0xe66d1234
 8011720:	0005deec 	.word	0x0005deec
 8011724:	5851f42d 	.word	0x5851f42d
 8011728:	4c957f2d 	.word	0x4c957f2d

0801172c <siprintf>:
 801172c:	b40e      	push	{r1, r2, r3}
 801172e:	b500      	push	{lr}
 8011730:	b09c      	sub	sp, #112	; 0x70
 8011732:	ab1d      	add	r3, sp, #116	; 0x74
 8011734:	9002      	str	r0, [sp, #8]
 8011736:	9006      	str	r0, [sp, #24]
 8011738:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801173c:	4809      	ldr	r0, [pc, #36]	; (8011764 <siprintf+0x38>)
 801173e:	9107      	str	r1, [sp, #28]
 8011740:	9104      	str	r1, [sp, #16]
 8011742:	4909      	ldr	r1, [pc, #36]	; (8011768 <siprintf+0x3c>)
 8011744:	f853 2b04 	ldr.w	r2, [r3], #4
 8011748:	9105      	str	r1, [sp, #20]
 801174a:	6800      	ldr	r0, [r0, #0]
 801174c:	9301      	str	r3, [sp, #4]
 801174e:	a902      	add	r1, sp, #8
 8011750:	f001 fc1c 	bl	8012f8c <_svfiprintf_r>
 8011754:	9b02      	ldr	r3, [sp, #8]
 8011756:	2200      	movs	r2, #0
 8011758:	701a      	strb	r2, [r3, #0]
 801175a:	b01c      	add	sp, #112	; 0x70
 801175c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011760:	b003      	add	sp, #12
 8011762:	4770      	bx	lr
 8011764:	24000414 	.word	0x24000414
 8011768:	ffff0208 	.word	0xffff0208

0801176c <strcpy>:
 801176c:	4603      	mov	r3, r0
 801176e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011772:	f803 2b01 	strb.w	r2, [r3], #1
 8011776:	2a00      	cmp	r2, #0
 8011778:	d1f9      	bne.n	801176e <strcpy+0x2>
 801177a:	4770      	bx	lr

0801177c <strcspn>:
 801177c:	b570      	push	{r4, r5, r6, lr}
 801177e:	4603      	mov	r3, r0
 8011780:	461e      	mov	r6, r3
 8011782:	f813 4b01 	ldrb.w	r4, [r3], #1
 8011786:	b144      	cbz	r4, 801179a <strcspn+0x1e>
 8011788:	1e4a      	subs	r2, r1, #1
 801178a:	e001      	b.n	8011790 <strcspn+0x14>
 801178c:	42a5      	cmp	r5, r4
 801178e:	d004      	beq.n	801179a <strcspn+0x1e>
 8011790:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8011794:	2d00      	cmp	r5, #0
 8011796:	d1f9      	bne.n	801178c <strcspn+0x10>
 8011798:	e7f2      	b.n	8011780 <strcspn+0x4>
 801179a:	1a30      	subs	r0, r6, r0
 801179c:	bd70      	pop	{r4, r5, r6, pc}
	...

080117a0 <strtok>:
 80117a0:	4b16      	ldr	r3, [pc, #88]	; (80117fc <strtok+0x5c>)
 80117a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80117a4:	681e      	ldr	r6, [r3, #0]
 80117a6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80117a8:	4605      	mov	r5, r0
 80117aa:	b9fc      	cbnz	r4, 80117ec <strtok+0x4c>
 80117ac:	2050      	movs	r0, #80	; 0x50
 80117ae:	9101      	str	r1, [sp, #4]
 80117b0:	f000 ff0e 	bl	80125d0 <malloc>
 80117b4:	9901      	ldr	r1, [sp, #4]
 80117b6:	65b0      	str	r0, [r6, #88]	; 0x58
 80117b8:	4602      	mov	r2, r0
 80117ba:	b920      	cbnz	r0, 80117c6 <strtok+0x26>
 80117bc:	4b10      	ldr	r3, [pc, #64]	; (8011800 <strtok+0x60>)
 80117be:	4811      	ldr	r0, [pc, #68]	; (8011804 <strtok+0x64>)
 80117c0:	2157      	movs	r1, #87	; 0x57
 80117c2:	f000 f8d5 	bl	8011970 <__assert_func>
 80117c6:	e9c0 4400 	strd	r4, r4, [r0]
 80117ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80117ce:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80117d2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80117d6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80117da:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80117de:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80117e2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80117e6:	6184      	str	r4, [r0, #24]
 80117e8:	7704      	strb	r4, [r0, #28]
 80117ea:	6244      	str	r4, [r0, #36]	; 0x24
 80117ec:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80117ee:	2301      	movs	r3, #1
 80117f0:	4628      	mov	r0, r5
 80117f2:	b002      	add	sp, #8
 80117f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80117f8:	f000 b806 	b.w	8011808 <__strtok_r>
 80117fc:	24000414 	.word	0x24000414
 8011800:	0801e358 	.word	0x0801e358
 8011804:	0801e3ca 	.word	0x0801e3ca

08011808 <__strtok_r>:
 8011808:	b5f0      	push	{r4, r5, r6, r7, lr}
 801180a:	b908      	cbnz	r0, 8011810 <__strtok_r+0x8>
 801180c:	6810      	ldr	r0, [r2, #0]
 801180e:	b188      	cbz	r0, 8011834 <__strtok_r+0x2c>
 8011810:	4604      	mov	r4, r0
 8011812:	4620      	mov	r0, r4
 8011814:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011818:	460f      	mov	r7, r1
 801181a:	f817 6b01 	ldrb.w	r6, [r7], #1
 801181e:	b91e      	cbnz	r6, 8011828 <__strtok_r+0x20>
 8011820:	b965      	cbnz	r5, 801183c <__strtok_r+0x34>
 8011822:	6015      	str	r5, [r2, #0]
 8011824:	4628      	mov	r0, r5
 8011826:	e005      	b.n	8011834 <__strtok_r+0x2c>
 8011828:	42b5      	cmp	r5, r6
 801182a:	d1f6      	bne.n	801181a <__strtok_r+0x12>
 801182c:	2b00      	cmp	r3, #0
 801182e:	d1f0      	bne.n	8011812 <__strtok_r+0xa>
 8011830:	6014      	str	r4, [r2, #0]
 8011832:	7003      	strb	r3, [r0, #0]
 8011834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011836:	461c      	mov	r4, r3
 8011838:	e00c      	b.n	8011854 <__strtok_r+0x4c>
 801183a:	b915      	cbnz	r5, 8011842 <__strtok_r+0x3a>
 801183c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011840:	460e      	mov	r6, r1
 8011842:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011846:	42ab      	cmp	r3, r5
 8011848:	d1f7      	bne.n	801183a <__strtok_r+0x32>
 801184a:	2b00      	cmp	r3, #0
 801184c:	d0f3      	beq.n	8011836 <__strtok_r+0x2e>
 801184e:	2300      	movs	r3, #0
 8011850:	f804 3c01 	strb.w	r3, [r4, #-1]
 8011854:	6014      	str	r4, [r2, #0]
 8011856:	e7ed      	b.n	8011834 <__strtok_r+0x2c>

08011858 <_strtol_l.constprop.0>:
 8011858:	2b01      	cmp	r3, #1
 801185a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801185e:	d001      	beq.n	8011864 <_strtol_l.constprop.0+0xc>
 8011860:	2b24      	cmp	r3, #36	; 0x24
 8011862:	d906      	bls.n	8011872 <_strtol_l.constprop.0+0x1a>
 8011864:	f7ff fa74 	bl	8010d50 <__errno>
 8011868:	2316      	movs	r3, #22
 801186a:	6003      	str	r3, [r0, #0]
 801186c:	2000      	movs	r0, #0
 801186e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011872:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8011958 <_strtol_l.constprop.0+0x100>
 8011876:	460d      	mov	r5, r1
 8011878:	462e      	mov	r6, r5
 801187a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801187e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8011882:	f017 0708 	ands.w	r7, r7, #8
 8011886:	d1f7      	bne.n	8011878 <_strtol_l.constprop.0+0x20>
 8011888:	2c2d      	cmp	r4, #45	; 0x2d
 801188a:	d132      	bne.n	80118f2 <_strtol_l.constprop.0+0x9a>
 801188c:	782c      	ldrb	r4, [r5, #0]
 801188e:	2701      	movs	r7, #1
 8011890:	1cb5      	adds	r5, r6, #2
 8011892:	2b00      	cmp	r3, #0
 8011894:	d05b      	beq.n	801194e <_strtol_l.constprop.0+0xf6>
 8011896:	2b10      	cmp	r3, #16
 8011898:	d109      	bne.n	80118ae <_strtol_l.constprop.0+0x56>
 801189a:	2c30      	cmp	r4, #48	; 0x30
 801189c:	d107      	bne.n	80118ae <_strtol_l.constprop.0+0x56>
 801189e:	782c      	ldrb	r4, [r5, #0]
 80118a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80118a4:	2c58      	cmp	r4, #88	; 0x58
 80118a6:	d14d      	bne.n	8011944 <_strtol_l.constprop.0+0xec>
 80118a8:	786c      	ldrb	r4, [r5, #1]
 80118aa:	2310      	movs	r3, #16
 80118ac:	3502      	adds	r5, #2
 80118ae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80118b2:	f108 38ff 	add.w	r8, r8, #4294967295
 80118b6:	f04f 0c00 	mov.w	ip, #0
 80118ba:	fbb8 f9f3 	udiv	r9, r8, r3
 80118be:	4666      	mov	r6, ip
 80118c0:	fb03 8a19 	mls	sl, r3, r9, r8
 80118c4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80118c8:	f1be 0f09 	cmp.w	lr, #9
 80118cc:	d816      	bhi.n	80118fc <_strtol_l.constprop.0+0xa4>
 80118ce:	4674      	mov	r4, lr
 80118d0:	42a3      	cmp	r3, r4
 80118d2:	dd24      	ble.n	801191e <_strtol_l.constprop.0+0xc6>
 80118d4:	f1bc 0f00 	cmp.w	ip, #0
 80118d8:	db1e      	blt.n	8011918 <_strtol_l.constprop.0+0xc0>
 80118da:	45b1      	cmp	r9, r6
 80118dc:	d31c      	bcc.n	8011918 <_strtol_l.constprop.0+0xc0>
 80118de:	d101      	bne.n	80118e4 <_strtol_l.constprop.0+0x8c>
 80118e0:	45a2      	cmp	sl, r4
 80118e2:	db19      	blt.n	8011918 <_strtol_l.constprop.0+0xc0>
 80118e4:	fb06 4603 	mla	r6, r6, r3, r4
 80118e8:	f04f 0c01 	mov.w	ip, #1
 80118ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80118f0:	e7e8      	b.n	80118c4 <_strtol_l.constprop.0+0x6c>
 80118f2:	2c2b      	cmp	r4, #43	; 0x2b
 80118f4:	bf04      	itt	eq
 80118f6:	782c      	ldrbeq	r4, [r5, #0]
 80118f8:	1cb5      	addeq	r5, r6, #2
 80118fa:	e7ca      	b.n	8011892 <_strtol_l.constprop.0+0x3a>
 80118fc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8011900:	f1be 0f19 	cmp.w	lr, #25
 8011904:	d801      	bhi.n	801190a <_strtol_l.constprop.0+0xb2>
 8011906:	3c37      	subs	r4, #55	; 0x37
 8011908:	e7e2      	b.n	80118d0 <_strtol_l.constprop.0+0x78>
 801190a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801190e:	f1be 0f19 	cmp.w	lr, #25
 8011912:	d804      	bhi.n	801191e <_strtol_l.constprop.0+0xc6>
 8011914:	3c57      	subs	r4, #87	; 0x57
 8011916:	e7db      	b.n	80118d0 <_strtol_l.constprop.0+0x78>
 8011918:	f04f 3cff 	mov.w	ip, #4294967295
 801191c:	e7e6      	b.n	80118ec <_strtol_l.constprop.0+0x94>
 801191e:	f1bc 0f00 	cmp.w	ip, #0
 8011922:	da05      	bge.n	8011930 <_strtol_l.constprop.0+0xd8>
 8011924:	2322      	movs	r3, #34	; 0x22
 8011926:	6003      	str	r3, [r0, #0]
 8011928:	4646      	mov	r6, r8
 801192a:	b942      	cbnz	r2, 801193e <_strtol_l.constprop.0+0xe6>
 801192c:	4630      	mov	r0, r6
 801192e:	e79e      	b.n	801186e <_strtol_l.constprop.0+0x16>
 8011930:	b107      	cbz	r7, 8011934 <_strtol_l.constprop.0+0xdc>
 8011932:	4276      	negs	r6, r6
 8011934:	2a00      	cmp	r2, #0
 8011936:	d0f9      	beq.n	801192c <_strtol_l.constprop.0+0xd4>
 8011938:	f1bc 0f00 	cmp.w	ip, #0
 801193c:	d000      	beq.n	8011940 <_strtol_l.constprop.0+0xe8>
 801193e:	1e69      	subs	r1, r5, #1
 8011940:	6011      	str	r1, [r2, #0]
 8011942:	e7f3      	b.n	801192c <_strtol_l.constprop.0+0xd4>
 8011944:	2430      	movs	r4, #48	; 0x30
 8011946:	2b00      	cmp	r3, #0
 8011948:	d1b1      	bne.n	80118ae <_strtol_l.constprop.0+0x56>
 801194a:	2308      	movs	r3, #8
 801194c:	e7af      	b.n	80118ae <_strtol_l.constprop.0+0x56>
 801194e:	2c30      	cmp	r4, #48	; 0x30
 8011950:	d0a5      	beq.n	801189e <_strtol_l.constprop.0+0x46>
 8011952:	230a      	movs	r3, #10
 8011954:	e7ab      	b.n	80118ae <_strtol_l.constprop.0+0x56>
 8011956:	bf00      	nop
 8011958:	0801e21d 	.word	0x0801e21d

0801195c <strtol>:
 801195c:	4613      	mov	r3, r2
 801195e:	460a      	mov	r2, r1
 8011960:	4601      	mov	r1, r0
 8011962:	4802      	ldr	r0, [pc, #8]	; (801196c <strtol+0x10>)
 8011964:	6800      	ldr	r0, [r0, #0]
 8011966:	f7ff bf77 	b.w	8011858 <_strtol_l.constprop.0>
 801196a:	bf00      	nop
 801196c:	24000414 	.word	0x24000414

08011970 <__assert_func>:
 8011970:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011972:	4614      	mov	r4, r2
 8011974:	461a      	mov	r2, r3
 8011976:	4b09      	ldr	r3, [pc, #36]	; (801199c <__assert_func+0x2c>)
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	4605      	mov	r5, r0
 801197c:	68d8      	ldr	r0, [r3, #12]
 801197e:	b14c      	cbz	r4, 8011994 <__assert_func+0x24>
 8011980:	4b07      	ldr	r3, [pc, #28]	; (80119a0 <__assert_func+0x30>)
 8011982:	9100      	str	r1, [sp, #0]
 8011984:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011988:	4906      	ldr	r1, [pc, #24]	; (80119a4 <__assert_func+0x34>)
 801198a:	462b      	mov	r3, r5
 801198c:	f000 fe0a 	bl	80125a4 <fiprintf>
 8011990:	f001 fe26 	bl	80135e0 <abort>
 8011994:	4b04      	ldr	r3, [pc, #16]	; (80119a8 <__assert_func+0x38>)
 8011996:	461c      	mov	r4, r3
 8011998:	e7f3      	b.n	8011982 <__assert_func+0x12>
 801199a:	bf00      	nop
 801199c:	24000414 	.word	0x24000414
 80119a0:	0801e427 	.word	0x0801e427
 80119a4:	0801e434 	.word	0x0801e434
 80119a8:	0801e462 	.word	0x0801e462

080119ac <quorem>:
 80119ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119b0:	6903      	ldr	r3, [r0, #16]
 80119b2:	690c      	ldr	r4, [r1, #16]
 80119b4:	42a3      	cmp	r3, r4
 80119b6:	4607      	mov	r7, r0
 80119b8:	f2c0 8081 	blt.w	8011abe <quorem+0x112>
 80119bc:	3c01      	subs	r4, #1
 80119be:	f101 0814 	add.w	r8, r1, #20
 80119c2:	f100 0514 	add.w	r5, r0, #20
 80119c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80119ca:	9301      	str	r3, [sp, #4]
 80119cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80119d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80119d4:	3301      	adds	r3, #1
 80119d6:	429a      	cmp	r2, r3
 80119d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80119dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80119e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80119e4:	d331      	bcc.n	8011a4a <quorem+0x9e>
 80119e6:	f04f 0e00 	mov.w	lr, #0
 80119ea:	4640      	mov	r0, r8
 80119ec:	46ac      	mov	ip, r5
 80119ee:	46f2      	mov	sl, lr
 80119f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80119f4:	b293      	uxth	r3, r2
 80119f6:	fb06 e303 	mla	r3, r6, r3, lr
 80119fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80119fe:	b29b      	uxth	r3, r3
 8011a00:	ebaa 0303 	sub.w	r3, sl, r3
 8011a04:	f8dc a000 	ldr.w	sl, [ip]
 8011a08:	0c12      	lsrs	r2, r2, #16
 8011a0a:	fa13 f38a 	uxtah	r3, r3, sl
 8011a0e:	fb06 e202 	mla	r2, r6, r2, lr
 8011a12:	9300      	str	r3, [sp, #0]
 8011a14:	9b00      	ldr	r3, [sp, #0]
 8011a16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011a1a:	b292      	uxth	r2, r2
 8011a1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011a20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011a24:	f8bd 3000 	ldrh.w	r3, [sp]
 8011a28:	4581      	cmp	r9, r0
 8011a2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011a2e:	f84c 3b04 	str.w	r3, [ip], #4
 8011a32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011a36:	d2db      	bcs.n	80119f0 <quorem+0x44>
 8011a38:	f855 300b 	ldr.w	r3, [r5, fp]
 8011a3c:	b92b      	cbnz	r3, 8011a4a <quorem+0x9e>
 8011a3e:	9b01      	ldr	r3, [sp, #4]
 8011a40:	3b04      	subs	r3, #4
 8011a42:	429d      	cmp	r5, r3
 8011a44:	461a      	mov	r2, r3
 8011a46:	d32e      	bcc.n	8011aa6 <quorem+0xfa>
 8011a48:	613c      	str	r4, [r7, #16]
 8011a4a:	4638      	mov	r0, r7
 8011a4c:	f001 f84a 	bl	8012ae4 <__mcmp>
 8011a50:	2800      	cmp	r0, #0
 8011a52:	db24      	blt.n	8011a9e <quorem+0xf2>
 8011a54:	3601      	adds	r6, #1
 8011a56:	4628      	mov	r0, r5
 8011a58:	f04f 0c00 	mov.w	ip, #0
 8011a5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8011a60:	f8d0 e000 	ldr.w	lr, [r0]
 8011a64:	b293      	uxth	r3, r2
 8011a66:	ebac 0303 	sub.w	r3, ip, r3
 8011a6a:	0c12      	lsrs	r2, r2, #16
 8011a6c:	fa13 f38e 	uxtah	r3, r3, lr
 8011a70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011a74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011a78:	b29b      	uxth	r3, r3
 8011a7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011a7e:	45c1      	cmp	r9, r8
 8011a80:	f840 3b04 	str.w	r3, [r0], #4
 8011a84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011a88:	d2e8      	bcs.n	8011a5c <quorem+0xb0>
 8011a8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011a8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011a92:	b922      	cbnz	r2, 8011a9e <quorem+0xf2>
 8011a94:	3b04      	subs	r3, #4
 8011a96:	429d      	cmp	r5, r3
 8011a98:	461a      	mov	r2, r3
 8011a9a:	d30a      	bcc.n	8011ab2 <quorem+0x106>
 8011a9c:	613c      	str	r4, [r7, #16]
 8011a9e:	4630      	mov	r0, r6
 8011aa0:	b003      	add	sp, #12
 8011aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aa6:	6812      	ldr	r2, [r2, #0]
 8011aa8:	3b04      	subs	r3, #4
 8011aaa:	2a00      	cmp	r2, #0
 8011aac:	d1cc      	bne.n	8011a48 <quorem+0x9c>
 8011aae:	3c01      	subs	r4, #1
 8011ab0:	e7c7      	b.n	8011a42 <quorem+0x96>
 8011ab2:	6812      	ldr	r2, [r2, #0]
 8011ab4:	3b04      	subs	r3, #4
 8011ab6:	2a00      	cmp	r2, #0
 8011ab8:	d1f0      	bne.n	8011a9c <quorem+0xf0>
 8011aba:	3c01      	subs	r4, #1
 8011abc:	e7eb      	b.n	8011a96 <quorem+0xea>
 8011abe:	2000      	movs	r0, #0
 8011ac0:	e7ee      	b.n	8011aa0 <quorem+0xf4>
 8011ac2:	0000      	movs	r0, r0
 8011ac4:	0000      	movs	r0, r0
	...

08011ac8 <_dtoa_r>:
 8011ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011acc:	ed2d 8b02 	vpush	{d8}
 8011ad0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011ad2:	b091      	sub	sp, #68	; 0x44
 8011ad4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8011ad8:	ec59 8b10 	vmov	r8, r9, d0
 8011adc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8011ade:	9106      	str	r1, [sp, #24]
 8011ae0:	4606      	mov	r6, r0
 8011ae2:	9208      	str	r2, [sp, #32]
 8011ae4:	930c      	str	r3, [sp, #48]	; 0x30
 8011ae6:	b975      	cbnz	r5, 8011b06 <_dtoa_r+0x3e>
 8011ae8:	2010      	movs	r0, #16
 8011aea:	f000 fd71 	bl	80125d0 <malloc>
 8011aee:	4602      	mov	r2, r0
 8011af0:	6270      	str	r0, [r6, #36]	; 0x24
 8011af2:	b920      	cbnz	r0, 8011afe <_dtoa_r+0x36>
 8011af4:	4baa      	ldr	r3, [pc, #680]	; (8011da0 <_dtoa_r+0x2d8>)
 8011af6:	21ea      	movs	r1, #234	; 0xea
 8011af8:	48aa      	ldr	r0, [pc, #680]	; (8011da4 <_dtoa_r+0x2dc>)
 8011afa:	f7ff ff39 	bl	8011970 <__assert_func>
 8011afe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011b02:	6005      	str	r5, [r0, #0]
 8011b04:	60c5      	str	r5, [r0, #12]
 8011b06:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011b08:	6819      	ldr	r1, [r3, #0]
 8011b0a:	b151      	cbz	r1, 8011b22 <_dtoa_r+0x5a>
 8011b0c:	685a      	ldr	r2, [r3, #4]
 8011b0e:	604a      	str	r2, [r1, #4]
 8011b10:	2301      	movs	r3, #1
 8011b12:	4093      	lsls	r3, r2
 8011b14:	608b      	str	r3, [r1, #8]
 8011b16:	4630      	mov	r0, r6
 8011b18:	f000 fda2 	bl	8012660 <_Bfree>
 8011b1c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011b1e:	2200      	movs	r2, #0
 8011b20:	601a      	str	r2, [r3, #0]
 8011b22:	f1b9 0300 	subs.w	r3, r9, #0
 8011b26:	bfbb      	ittet	lt
 8011b28:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011b2c:	9303      	strlt	r3, [sp, #12]
 8011b2e:	2300      	movge	r3, #0
 8011b30:	2201      	movlt	r2, #1
 8011b32:	bfac      	ite	ge
 8011b34:	6023      	strge	r3, [r4, #0]
 8011b36:	6022      	strlt	r2, [r4, #0]
 8011b38:	4b9b      	ldr	r3, [pc, #620]	; (8011da8 <_dtoa_r+0x2e0>)
 8011b3a:	9c03      	ldr	r4, [sp, #12]
 8011b3c:	43a3      	bics	r3, r4
 8011b3e:	d11c      	bne.n	8011b7a <_dtoa_r+0xb2>
 8011b40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b42:	f242 730f 	movw	r3, #9999	; 0x270f
 8011b46:	6013      	str	r3, [r2, #0]
 8011b48:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8011b4c:	ea53 0308 	orrs.w	r3, r3, r8
 8011b50:	f000 84fd 	beq.w	801254e <_dtoa_r+0xa86>
 8011b54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011b56:	b963      	cbnz	r3, 8011b72 <_dtoa_r+0xaa>
 8011b58:	4b94      	ldr	r3, [pc, #592]	; (8011dac <_dtoa_r+0x2e4>)
 8011b5a:	e01f      	b.n	8011b9c <_dtoa_r+0xd4>
 8011b5c:	4b94      	ldr	r3, [pc, #592]	; (8011db0 <_dtoa_r+0x2e8>)
 8011b5e:	9301      	str	r3, [sp, #4]
 8011b60:	3308      	adds	r3, #8
 8011b62:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8011b64:	6013      	str	r3, [r2, #0]
 8011b66:	9801      	ldr	r0, [sp, #4]
 8011b68:	b011      	add	sp, #68	; 0x44
 8011b6a:	ecbd 8b02 	vpop	{d8}
 8011b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b72:	4b8e      	ldr	r3, [pc, #568]	; (8011dac <_dtoa_r+0x2e4>)
 8011b74:	9301      	str	r3, [sp, #4]
 8011b76:	3303      	adds	r3, #3
 8011b78:	e7f3      	b.n	8011b62 <_dtoa_r+0x9a>
 8011b7a:	ed9d 8b02 	vldr	d8, [sp, #8]
 8011b7e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b86:	d10b      	bne.n	8011ba0 <_dtoa_r+0xd8>
 8011b88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	6013      	str	r3, [r2, #0]
 8011b8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	f000 84d9 	beq.w	8012548 <_dtoa_r+0xa80>
 8011b96:	4887      	ldr	r0, [pc, #540]	; (8011db4 <_dtoa_r+0x2ec>)
 8011b98:	6018      	str	r0, [r3, #0]
 8011b9a:	1e43      	subs	r3, r0, #1
 8011b9c:	9301      	str	r3, [sp, #4]
 8011b9e:	e7e2      	b.n	8011b66 <_dtoa_r+0x9e>
 8011ba0:	a90f      	add	r1, sp, #60	; 0x3c
 8011ba2:	aa0e      	add	r2, sp, #56	; 0x38
 8011ba4:	4630      	mov	r0, r6
 8011ba6:	eeb0 0b48 	vmov.f64	d0, d8
 8011baa:	f001 f841 	bl	8012c30 <__d2b>
 8011bae:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8011bb2:	4605      	mov	r5, r0
 8011bb4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8011bb6:	2900      	cmp	r1, #0
 8011bb8:	d046      	beq.n	8011c48 <_dtoa_r+0x180>
 8011bba:	ee18 4a90 	vmov	r4, s17
 8011bbe:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011bc2:	ec53 2b18 	vmov	r2, r3, d8
 8011bc6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8011bca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011bce:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8011bd2:	2400      	movs	r4, #0
 8011bd4:	ec43 2b16 	vmov	d6, r2, r3
 8011bd8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8011bdc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8011d88 <_dtoa_r+0x2c0>
 8011be0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8011be4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8011d90 <_dtoa_r+0x2c8>
 8011be8:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011bec:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8011d98 <_dtoa_r+0x2d0>
 8011bf0:	ee07 1a90 	vmov	s15, r1
 8011bf4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8011bf8:	eeb0 7b46 	vmov.f64	d7, d6
 8011bfc:	eea4 7b05 	vfma.f64	d7, d4, d5
 8011c00:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8011c04:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c0c:	ee16 ba90 	vmov	fp, s13
 8011c10:	940a      	str	r4, [sp, #40]	; 0x28
 8011c12:	d508      	bpl.n	8011c26 <_dtoa_r+0x15e>
 8011c14:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011c18:	eeb4 6b47 	vcmp.f64	d6, d7
 8011c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c20:	bf18      	it	ne
 8011c22:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8011c26:	f1bb 0f16 	cmp.w	fp, #22
 8011c2a:	d82f      	bhi.n	8011c8c <_dtoa_r+0x1c4>
 8011c2c:	4b62      	ldr	r3, [pc, #392]	; (8011db8 <_dtoa_r+0x2f0>)
 8011c2e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011c32:	ed93 7b00 	vldr	d7, [r3]
 8011c36:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8011c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c3e:	d501      	bpl.n	8011c44 <_dtoa_r+0x17c>
 8011c40:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011c44:	2300      	movs	r3, #0
 8011c46:	e022      	b.n	8011c8e <_dtoa_r+0x1c6>
 8011c48:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011c4a:	4401      	add	r1, r0
 8011c4c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8011c50:	2b20      	cmp	r3, #32
 8011c52:	bfc1      	itttt	gt
 8011c54:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011c58:	fa04 f303 	lslgt.w	r3, r4, r3
 8011c5c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8011c60:	fa28 f804 	lsrgt.w	r8, r8, r4
 8011c64:	bfd6      	itet	le
 8011c66:	f1c3 0320 	rsble	r3, r3, #32
 8011c6a:	ea43 0808 	orrgt.w	r8, r3, r8
 8011c6e:	fa08 f803 	lslle.w	r8, r8, r3
 8011c72:	ee07 8a90 	vmov	s15, r8
 8011c76:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8011c7a:	3901      	subs	r1, #1
 8011c7c:	ee17 4a90 	vmov	r4, s15
 8011c80:	ec53 2b17 	vmov	r2, r3, d7
 8011c84:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8011c88:	2401      	movs	r4, #1
 8011c8a:	e7a3      	b.n	8011bd4 <_dtoa_r+0x10c>
 8011c8c:	2301      	movs	r3, #1
 8011c8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c90:	1a43      	subs	r3, r0, r1
 8011c92:	1e5a      	subs	r2, r3, #1
 8011c94:	bf45      	ittet	mi
 8011c96:	f1c3 0301 	rsbmi	r3, r3, #1
 8011c9a:	9304      	strmi	r3, [sp, #16]
 8011c9c:	2300      	movpl	r3, #0
 8011c9e:	2300      	movmi	r3, #0
 8011ca0:	9205      	str	r2, [sp, #20]
 8011ca2:	bf54      	ite	pl
 8011ca4:	9304      	strpl	r3, [sp, #16]
 8011ca6:	9305      	strmi	r3, [sp, #20]
 8011ca8:	f1bb 0f00 	cmp.w	fp, #0
 8011cac:	db18      	blt.n	8011ce0 <_dtoa_r+0x218>
 8011cae:	9b05      	ldr	r3, [sp, #20]
 8011cb0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8011cb4:	445b      	add	r3, fp
 8011cb6:	9305      	str	r3, [sp, #20]
 8011cb8:	2300      	movs	r3, #0
 8011cba:	9a06      	ldr	r2, [sp, #24]
 8011cbc:	2a09      	cmp	r2, #9
 8011cbe:	d849      	bhi.n	8011d54 <_dtoa_r+0x28c>
 8011cc0:	2a05      	cmp	r2, #5
 8011cc2:	bfc4      	itt	gt
 8011cc4:	3a04      	subgt	r2, #4
 8011cc6:	9206      	strgt	r2, [sp, #24]
 8011cc8:	9a06      	ldr	r2, [sp, #24]
 8011cca:	f1a2 0202 	sub.w	r2, r2, #2
 8011cce:	bfcc      	ite	gt
 8011cd0:	2400      	movgt	r4, #0
 8011cd2:	2401      	movle	r4, #1
 8011cd4:	2a03      	cmp	r2, #3
 8011cd6:	d848      	bhi.n	8011d6a <_dtoa_r+0x2a2>
 8011cd8:	e8df f002 	tbb	[pc, r2]
 8011cdc:	3a2c2e0b 	.word	0x3a2c2e0b
 8011ce0:	9b04      	ldr	r3, [sp, #16]
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	eba3 030b 	sub.w	r3, r3, fp
 8011ce8:	9304      	str	r3, [sp, #16]
 8011cea:	9209      	str	r2, [sp, #36]	; 0x24
 8011cec:	f1cb 0300 	rsb	r3, fp, #0
 8011cf0:	e7e3      	b.n	8011cba <_dtoa_r+0x1f2>
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	9207      	str	r2, [sp, #28]
 8011cf6:	9a08      	ldr	r2, [sp, #32]
 8011cf8:	2a00      	cmp	r2, #0
 8011cfa:	dc39      	bgt.n	8011d70 <_dtoa_r+0x2a8>
 8011cfc:	f04f 0a01 	mov.w	sl, #1
 8011d00:	46d1      	mov	r9, sl
 8011d02:	4652      	mov	r2, sl
 8011d04:	f8cd a020 	str.w	sl, [sp, #32]
 8011d08:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8011d0a:	2100      	movs	r1, #0
 8011d0c:	6079      	str	r1, [r7, #4]
 8011d0e:	2004      	movs	r0, #4
 8011d10:	f100 0c14 	add.w	ip, r0, #20
 8011d14:	4594      	cmp	ip, r2
 8011d16:	6879      	ldr	r1, [r7, #4]
 8011d18:	d92f      	bls.n	8011d7a <_dtoa_r+0x2b2>
 8011d1a:	4630      	mov	r0, r6
 8011d1c:	930d      	str	r3, [sp, #52]	; 0x34
 8011d1e:	f000 fc5f 	bl	80125e0 <_Balloc>
 8011d22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d24:	9001      	str	r0, [sp, #4]
 8011d26:	4602      	mov	r2, r0
 8011d28:	2800      	cmp	r0, #0
 8011d2a:	d149      	bne.n	8011dc0 <_dtoa_r+0x2f8>
 8011d2c:	4b23      	ldr	r3, [pc, #140]	; (8011dbc <_dtoa_r+0x2f4>)
 8011d2e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011d32:	e6e1      	b.n	8011af8 <_dtoa_r+0x30>
 8011d34:	2201      	movs	r2, #1
 8011d36:	e7dd      	b.n	8011cf4 <_dtoa_r+0x22c>
 8011d38:	2200      	movs	r2, #0
 8011d3a:	9207      	str	r2, [sp, #28]
 8011d3c:	9a08      	ldr	r2, [sp, #32]
 8011d3e:	eb0b 0a02 	add.w	sl, fp, r2
 8011d42:	f10a 0901 	add.w	r9, sl, #1
 8011d46:	464a      	mov	r2, r9
 8011d48:	2a01      	cmp	r2, #1
 8011d4a:	bfb8      	it	lt
 8011d4c:	2201      	movlt	r2, #1
 8011d4e:	e7db      	b.n	8011d08 <_dtoa_r+0x240>
 8011d50:	2201      	movs	r2, #1
 8011d52:	e7f2      	b.n	8011d3a <_dtoa_r+0x272>
 8011d54:	2401      	movs	r4, #1
 8011d56:	2200      	movs	r2, #0
 8011d58:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8011d5c:	f04f 3aff 	mov.w	sl, #4294967295
 8011d60:	2100      	movs	r1, #0
 8011d62:	46d1      	mov	r9, sl
 8011d64:	2212      	movs	r2, #18
 8011d66:	9108      	str	r1, [sp, #32]
 8011d68:	e7ce      	b.n	8011d08 <_dtoa_r+0x240>
 8011d6a:	2201      	movs	r2, #1
 8011d6c:	9207      	str	r2, [sp, #28]
 8011d6e:	e7f5      	b.n	8011d5c <_dtoa_r+0x294>
 8011d70:	f8dd a020 	ldr.w	sl, [sp, #32]
 8011d74:	46d1      	mov	r9, sl
 8011d76:	4652      	mov	r2, sl
 8011d78:	e7c6      	b.n	8011d08 <_dtoa_r+0x240>
 8011d7a:	3101      	adds	r1, #1
 8011d7c:	6079      	str	r1, [r7, #4]
 8011d7e:	0040      	lsls	r0, r0, #1
 8011d80:	e7c6      	b.n	8011d10 <_dtoa_r+0x248>
 8011d82:	bf00      	nop
 8011d84:	f3af 8000 	nop.w
 8011d88:	636f4361 	.word	0x636f4361
 8011d8c:	3fd287a7 	.word	0x3fd287a7
 8011d90:	8b60c8b3 	.word	0x8b60c8b3
 8011d94:	3fc68a28 	.word	0x3fc68a28
 8011d98:	509f79fb 	.word	0x509f79fb
 8011d9c:	3fd34413 	.word	0x3fd34413
 8011da0:	0801e358 	.word	0x0801e358
 8011da4:	0801e470 	.word	0x0801e470
 8011da8:	7ff00000 	.word	0x7ff00000
 8011dac:	0801e46c 	.word	0x0801e46c
 8011db0:	0801e463 	.word	0x0801e463
 8011db4:	0801e335 	.word	0x0801e335
 8011db8:	0801e560 	.word	0x0801e560
 8011dbc:	0801e4cb 	.word	0x0801e4cb
 8011dc0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8011dc2:	9901      	ldr	r1, [sp, #4]
 8011dc4:	6011      	str	r1, [r2, #0]
 8011dc6:	f1b9 0f0e 	cmp.w	r9, #14
 8011dca:	d86c      	bhi.n	8011ea6 <_dtoa_r+0x3de>
 8011dcc:	2c00      	cmp	r4, #0
 8011dce:	d06a      	beq.n	8011ea6 <_dtoa_r+0x3de>
 8011dd0:	f1bb 0f00 	cmp.w	fp, #0
 8011dd4:	f340 80a0 	ble.w	8011f18 <_dtoa_r+0x450>
 8011dd8:	49c1      	ldr	r1, [pc, #772]	; (80120e0 <_dtoa_r+0x618>)
 8011dda:	f00b 020f 	and.w	r2, fp, #15
 8011dde:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8011de2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8011de6:	ed92 7b00 	vldr	d7, [r2]
 8011dea:	ea4f 112b 	mov.w	r1, fp, asr #4
 8011dee:	f000 8087 	beq.w	8011f00 <_dtoa_r+0x438>
 8011df2:	4abc      	ldr	r2, [pc, #752]	; (80120e4 <_dtoa_r+0x61c>)
 8011df4:	ed92 6b08 	vldr	d6, [r2, #32]
 8011df8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011dfc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011e00:	f001 010f 	and.w	r1, r1, #15
 8011e04:	2203      	movs	r2, #3
 8011e06:	48b7      	ldr	r0, [pc, #732]	; (80120e4 <_dtoa_r+0x61c>)
 8011e08:	2900      	cmp	r1, #0
 8011e0a:	d17b      	bne.n	8011f04 <_dtoa_r+0x43c>
 8011e0c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011e10:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011e14:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011e18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011e1a:	2900      	cmp	r1, #0
 8011e1c:	f000 80a2 	beq.w	8011f64 <_dtoa_r+0x49c>
 8011e20:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011e24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011e28:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e30:	f140 8098 	bpl.w	8011f64 <_dtoa_r+0x49c>
 8011e34:	f1b9 0f00 	cmp.w	r9, #0
 8011e38:	f000 8094 	beq.w	8011f64 <_dtoa_r+0x49c>
 8011e3c:	f1ba 0f00 	cmp.w	sl, #0
 8011e40:	dd2f      	ble.n	8011ea2 <_dtoa_r+0x3da>
 8011e42:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8011e46:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011e4a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011e4e:	f10b 37ff 	add.w	r7, fp, #4294967295
 8011e52:	3201      	adds	r2, #1
 8011e54:	4650      	mov	r0, sl
 8011e56:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011e5a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8011e5e:	ee07 2a90 	vmov	s15, r2
 8011e62:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011e66:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011e6a:	ee15 4a90 	vmov	r4, s11
 8011e6e:	ec52 1b15 	vmov	r1, r2, d5
 8011e72:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8011e76:	2800      	cmp	r0, #0
 8011e78:	d177      	bne.n	8011f6a <_dtoa_r+0x4a2>
 8011e7a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8011e7e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8011e82:	ec42 1b17 	vmov	d7, r1, r2
 8011e86:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e8e:	f300 8263 	bgt.w	8012358 <_dtoa_r+0x890>
 8011e92:	eeb1 7b47 	vneg.f64	d7, d7
 8011e96:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e9e:	f100 8258 	bmi.w	8012352 <_dtoa_r+0x88a>
 8011ea2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8011ea6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011ea8:	2a00      	cmp	r2, #0
 8011eaa:	f2c0 811d 	blt.w	80120e8 <_dtoa_r+0x620>
 8011eae:	f1bb 0f0e 	cmp.w	fp, #14
 8011eb2:	f300 8119 	bgt.w	80120e8 <_dtoa_r+0x620>
 8011eb6:	4b8a      	ldr	r3, [pc, #552]	; (80120e0 <_dtoa_r+0x618>)
 8011eb8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011ebc:	ed93 6b00 	vldr	d6, [r3]
 8011ec0:	9b08      	ldr	r3, [sp, #32]
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	f280 80b7 	bge.w	8012036 <_dtoa_r+0x56e>
 8011ec8:	f1b9 0f00 	cmp.w	r9, #0
 8011ecc:	f300 80b3 	bgt.w	8012036 <_dtoa_r+0x56e>
 8011ed0:	f040 823f 	bne.w	8012352 <_dtoa_r+0x88a>
 8011ed4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8011ed8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011edc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011ee0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ee8:	464c      	mov	r4, r9
 8011eea:	464f      	mov	r7, r9
 8011eec:	f280 8215 	bge.w	801231a <_dtoa_r+0x852>
 8011ef0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011ef4:	2331      	movs	r3, #49	; 0x31
 8011ef6:	f808 3b01 	strb.w	r3, [r8], #1
 8011efa:	f10b 0b01 	add.w	fp, fp, #1
 8011efe:	e211      	b.n	8012324 <_dtoa_r+0x85c>
 8011f00:	2202      	movs	r2, #2
 8011f02:	e780      	b.n	8011e06 <_dtoa_r+0x33e>
 8011f04:	07cc      	lsls	r4, r1, #31
 8011f06:	d504      	bpl.n	8011f12 <_dtoa_r+0x44a>
 8011f08:	ed90 6b00 	vldr	d6, [r0]
 8011f0c:	3201      	adds	r2, #1
 8011f0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011f12:	1049      	asrs	r1, r1, #1
 8011f14:	3008      	adds	r0, #8
 8011f16:	e777      	b.n	8011e08 <_dtoa_r+0x340>
 8011f18:	d022      	beq.n	8011f60 <_dtoa_r+0x498>
 8011f1a:	f1cb 0100 	rsb	r1, fp, #0
 8011f1e:	4a70      	ldr	r2, [pc, #448]	; (80120e0 <_dtoa_r+0x618>)
 8011f20:	f001 000f 	and.w	r0, r1, #15
 8011f24:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011f28:	ed92 7b00 	vldr	d7, [r2]
 8011f2c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011f30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011f34:	486b      	ldr	r0, [pc, #428]	; (80120e4 <_dtoa_r+0x61c>)
 8011f36:	1109      	asrs	r1, r1, #4
 8011f38:	2400      	movs	r4, #0
 8011f3a:	2202      	movs	r2, #2
 8011f3c:	b929      	cbnz	r1, 8011f4a <_dtoa_r+0x482>
 8011f3e:	2c00      	cmp	r4, #0
 8011f40:	f43f af6a 	beq.w	8011e18 <_dtoa_r+0x350>
 8011f44:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011f48:	e766      	b.n	8011e18 <_dtoa_r+0x350>
 8011f4a:	07cf      	lsls	r7, r1, #31
 8011f4c:	d505      	bpl.n	8011f5a <_dtoa_r+0x492>
 8011f4e:	ed90 6b00 	vldr	d6, [r0]
 8011f52:	3201      	adds	r2, #1
 8011f54:	2401      	movs	r4, #1
 8011f56:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011f5a:	1049      	asrs	r1, r1, #1
 8011f5c:	3008      	adds	r0, #8
 8011f5e:	e7ed      	b.n	8011f3c <_dtoa_r+0x474>
 8011f60:	2202      	movs	r2, #2
 8011f62:	e759      	b.n	8011e18 <_dtoa_r+0x350>
 8011f64:	465f      	mov	r7, fp
 8011f66:	4648      	mov	r0, r9
 8011f68:	e775      	b.n	8011e56 <_dtoa_r+0x38e>
 8011f6a:	ec42 1b17 	vmov	d7, r1, r2
 8011f6e:	4a5c      	ldr	r2, [pc, #368]	; (80120e0 <_dtoa_r+0x618>)
 8011f70:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011f74:	ed12 4b02 	vldr	d4, [r2, #-8]
 8011f78:	9a01      	ldr	r2, [sp, #4]
 8011f7a:	1814      	adds	r4, r2, r0
 8011f7c:	9a07      	ldr	r2, [sp, #28]
 8011f7e:	b352      	cbz	r2, 8011fd6 <_dtoa_r+0x50e>
 8011f80:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8011f84:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8011f88:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011f8c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8011f90:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8011f94:	ee35 7b47 	vsub.f64	d7, d5, d7
 8011f98:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011f9c:	ee14 2a90 	vmov	r2, s9
 8011fa0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011fa4:	3230      	adds	r2, #48	; 0x30
 8011fa6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011faa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fb2:	f808 2b01 	strb.w	r2, [r8], #1
 8011fb6:	d439      	bmi.n	801202c <_dtoa_r+0x564>
 8011fb8:	ee32 5b46 	vsub.f64	d5, d2, d6
 8011fbc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8011fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fc4:	d472      	bmi.n	80120ac <_dtoa_r+0x5e4>
 8011fc6:	45a0      	cmp	r8, r4
 8011fc8:	f43f af6b 	beq.w	8011ea2 <_dtoa_r+0x3da>
 8011fcc:	ee27 7b03 	vmul.f64	d7, d7, d3
 8011fd0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011fd4:	e7e0      	b.n	8011f98 <_dtoa_r+0x4d0>
 8011fd6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011fda:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011fde:	4621      	mov	r1, r4
 8011fe0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8011fe4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011fe8:	ee14 2a90 	vmov	r2, s9
 8011fec:	3230      	adds	r2, #48	; 0x30
 8011fee:	f808 2b01 	strb.w	r2, [r8], #1
 8011ff2:	45a0      	cmp	r8, r4
 8011ff4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011ff8:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011ffc:	d118      	bne.n	8012030 <_dtoa_r+0x568>
 8011ffe:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8012002:	ee37 4b05 	vadd.f64	d4, d7, d5
 8012006:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801200a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801200e:	dc4d      	bgt.n	80120ac <_dtoa_r+0x5e4>
 8012010:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012014:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801201c:	f57f af41 	bpl.w	8011ea2 <_dtoa_r+0x3da>
 8012020:	4688      	mov	r8, r1
 8012022:	3901      	subs	r1, #1
 8012024:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012028:	2b30      	cmp	r3, #48	; 0x30
 801202a:	d0f9      	beq.n	8012020 <_dtoa_r+0x558>
 801202c:	46bb      	mov	fp, r7
 801202e:	e02a      	b.n	8012086 <_dtoa_r+0x5be>
 8012030:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012034:	e7d6      	b.n	8011fe4 <_dtoa_r+0x51c>
 8012036:	ed9d 7b02 	vldr	d7, [sp, #8]
 801203a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801203e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012042:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012046:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801204a:	ee15 3a10 	vmov	r3, s10
 801204e:	3330      	adds	r3, #48	; 0x30
 8012050:	f808 3b01 	strb.w	r3, [r8], #1
 8012054:	9b01      	ldr	r3, [sp, #4]
 8012056:	eba8 0303 	sub.w	r3, r8, r3
 801205a:	4599      	cmp	r9, r3
 801205c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012060:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012064:	d133      	bne.n	80120ce <_dtoa_r+0x606>
 8012066:	ee37 7b07 	vadd.f64	d7, d7, d7
 801206a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801206e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012072:	dc1a      	bgt.n	80120aa <_dtoa_r+0x5e2>
 8012074:	eeb4 7b46 	vcmp.f64	d7, d6
 8012078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207c:	d103      	bne.n	8012086 <_dtoa_r+0x5be>
 801207e:	ee15 3a10 	vmov	r3, s10
 8012082:	07d9      	lsls	r1, r3, #31
 8012084:	d411      	bmi.n	80120aa <_dtoa_r+0x5e2>
 8012086:	4629      	mov	r1, r5
 8012088:	4630      	mov	r0, r6
 801208a:	f000 fae9 	bl	8012660 <_Bfree>
 801208e:	2300      	movs	r3, #0
 8012090:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012092:	f888 3000 	strb.w	r3, [r8]
 8012096:	f10b 0301 	add.w	r3, fp, #1
 801209a:	6013      	str	r3, [r2, #0]
 801209c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801209e:	2b00      	cmp	r3, #0
 80120a0:	f43f ad61 	beq.w	8011b66 <_dtoa_r+0x9e>
 80120a4:	f8c3 8000 	str.w	r8, [r3]
 80120a8:	e55d      	b.n	8011b66 <_dtoa_r+0x9e>
 80120aa:	465f      	mov	r7, fp
 80120ac:	4643      	mov	r3, r8
 80120ae:	4698      	mov	r8, r3
 80120b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80120b4:	2a39      	cmp	r2, #57	; 0x39
 80120b6:	d106      	bne.n	80120c6 <_dtoa_r+0x5fe>
 80120b8:	9a01      	ldr	r2, [sp, #4]
 80120ba:	429a      	cmp	r2, r3
 80120bc:	d1f7      	bne.n	80120ae <_dtoa_r+0x5e6>
 80120be:	9901      	ldr	r1, [sp, #4]
 80120c0:	2230      	movs	r2, #48	; 0x30
 80120c2:	3701      	adds	r7, #1
 80120c4:	700a      	strb	r2, [r1, #0]
 80120c6:	781a      	ldrb	r2, [r3, #0]
 80120c8:	3201      	adds	r2, #1
 80120ca:	701a      	strb	r2, [r3, #0]
 80120cc:	e7ae      	b.n	801202c <_dtoa_r+0x564>
 80120ce:	ee27 7b04 	vmul.f64	d7, d7, d4
 80120d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80120d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120da:	d1b2      	bne.n	8012042 <_dtoa_r+0x57a>
 80120dc:	e7d3      	b.n	8012086 <_dtoa_r+0x5be>
 80120de:	bf00      	nop
 80120e0:	0801e560 	.word	0x0801e560
 80120e4:	0801e538 	.word	0x0801e538
 80120e8:	9907      	ldr	r1, [sp, #28]
 80120ea:	2900      	cmp	r1, #0
 80120ec:	f000 80d0 	beq.w	8012290 <_dtoa_r+0x7c8>
 80120f0:	9906      	ldr	r1, [sp, #24]
 80120f2:	2901      	cmp	r1, #1
 80120f4:	f300 80b4 	bgt.w	8012260 <_dtoa_r+0x798>
 80120f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80120fa:	2900      	cmp	r1, #0
 80120fc:	f000 80ac 	beq.w	8012258 <_dtoa_r+0x790>
 8012100:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012104:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012108:	461c      	mov	r4, r3
 801210a:	930a      	str	r3, [sp, #40]	; 0x28
 801210c:	9b04      	ldr	r3, [sp, #16]
 801210e:	4413      	add	r3, r2
 8012110:	9304      	str	r3, [sp, #16]
 8012112:	9b05      	ldr	r3, [sp, #20]
 8012114:	2101      	movs	r1, #1
 8012116:	4413      	add	r3, r2
 8012118:	4630      	mov	r0, r6
 801211a:	9305      	str	r3, [sp, #20]
 801211c:	f000 fb58 	bl	80127d0 <__i2b>
 8012120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012122:	4607      	mov	r7, r0
 8012124:	f1b8 0f00 	cmp.w	r8, #0
 8012128:	dd0d      	ble.n	8012146 <_dtoa_r+0x67e>
 801212a:	9a05      	ldr	r2, [sp, #20]
 801212c:	2a00      	cmp	r2, #0
 801212e:	dd0a      	ble.n	8012146 <_dtoa_r+0x67e>
 8012130:	4542      	cmp	r2, r8
 8012132:	9904      	ldr	r1, [sp, #16]
 8012134:	bfa8      	it	ge
 8012136:	4642      	movge	r2, r8
 8012138:	1a89      	subs	r1, r1, r2
 801213a:	9104      	str	r1, [sp, #16]
 801213c:	9905      	ldr	r1, [sp, #20]
 801213e:	eba8 0802 	sub.w	r8, r8, r2
 8012142:	1a8a      	subs	r2, r1, r2
 8012144:	9205      	str	r2, [sp, #20]
 8012146:	b303      	cbz	r3, 801218a <_dtoa_r+0x6c2>
 8012148:	9a07      	ldr	r2, [sp, #28]
 801214a:	2a00      	cmp	r2, #0
 801214c:	f000 80a5 	beq.w	801229a <_dtoa_r+0x7d2>
 8012150:	2c00      	cmp	r4, #0
 8012152:	dd13      	ble.n	801217c <_dtoa_r+0x6b4>
 8012154:	4639      	mov	r1, r7
 8012156:	4622      	mov	r2, r4
 8012158:	4630      	mov	r0, r6
 801215a:	930d      	str	r3, [sp, #52]	; 0x34
 801215c:	f000 fbf8 	bl	8012950 <__pow5mult>
 8012160:	462a      	mov	r2, r5
 8012162:	4601      	mov	r1, r0
 8012164:	4607      	mov	r7, r0
 8012166:	4630      	mov	r0, r6
 8012168:	f000 fb48 	bl	80127fc <__multiply>
 801216c:	4629      	mov	r1, r5
 801216e:	900a      	str	r0, [sp, #40]	; 0x28
 8012170:	4630      	mov	r0, r6
 8012172:	f000 fa75 	bl	8012660 <_Bfree>
 8012176:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012178:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801217a:	4615      	mov	r5, r2
 801217c:	1b1a      	subs	r2, r3, r4
 801217e:	d004      	beq.n	801218a <_dtoa_r+0x6c2>
 8012180:	4629      	mov	r1, r5
 8012182:	4630      	mov	r0, r6
 8012184:	f000 fbe4 	bl	8012950 <__pow5mult>
 8012188:	4605      	mov	r5, r0
 801218a:	2101      	movs	r1, #1
 801218c:	4630      	mov	r0, r6
 801218e:	f000 fb1f 	bl	80127d0 <__i2b>
 8012192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012194:	2b00      	cmp	r3, #0
 8012196:	4604      	mov	r4, r0
 8012198:	f340 8081 	ble.w	801229e <_dtoa_r+0x7d6>
 801219c:	461a      	mov	r2, r3
 801219e:	4601      	mov	r1, r0
 80121a0:	4630      	mov	r0, r6
 80121a2:	f000 fbd5 	bl	8012950 <__pow5mult>
 80121a6:	9b06      	ldr	r3, [sp, #24]
 80121a8:	2b01      	cmp	r3, #1
 80121aa:	4604      	mov	r4, r0
 80121ac:	dd7a      	ble.n	80122a4 <_dtoa_r+0x7dc>
 80121ae:	2300      	movs	r3, #0
 80121b0:	930a      	str	r3, [sp, #40]	; 0x28
 80121b2:	6922      	ldr	r2, [r4, #16]
 80121b4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80121b8:	6910      	ldr	r0, [r2, #16]
 80121ba:	f000 fab9 	bl	8012730 <__hi0bits>
 80121be:	f1c0 0020 	rsb	r0, r0, #32
 80121c2:	9b05      	ldr	r3, [sp, #20]
 80121c4:	4418      	add	r0, r3
 80121c6:	f010 001f 	ands.w	r0, r0, #31
 80121ca:	f000 808c 	beq.w	80122e6 <_dtoa_r+0x81e>
 80121ce:	f1c0 0220 	rsb	r2, r0, #32
 80121d2:	2a04      	cmp	r2, #4
 80121d4:	f340 8085 	ble.w	80122e2 <_dtoa_r+0x81a>
 80121d8:	f1c0 001c 	rsb	r0, r0, #28
 80121dc:	9b04      	ldr	r3, [sp, #16]
 80121de:	4403      	add	r3, r0
 80121e0:	9304      	str	r3, [sp, #16]
 80121e2:	9b05      	ldr	r3, [sp, #20]
 80121e4:	4403      	add	r3, r0
 80121e6:	4480      	add	r8, r0
 80121e8:	9305      	str	r3, [sp, #20]
 80121ea:	9b04      	ldr	r3, [sp, #16]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	dd05      	ble.n	80121fc <_dtoa_r+0x734>
 80121f0:	4629      	mov	r1, r5
 80121f2:	461a      	mov	r2, r3
 80121f4:	4630      	mov	r0, r6
 80121f6:	f000 fc05 	bl	8012a04 <__lshift>
 80121fa:	4605      	mov	r5, r0
 80121fc:	9b05      	ldr	r3, [sp, #20]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	dd05      	ble.n	801220e <_dtoa_r+0x746>
 8012202:	4621      	mov	r1, r4
 8012204:	461a      	mov	r2, r3
 8012206:	4630      	mov	r0, r6
 8012208:	f000 fbfc 	bl	8012a04 <__lshift>
 801220c:	4604      	mov	r4, r0
 801220e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012210:	2b00      	cmp	r3, #0
 8012212:	d06a      	beq.n	80122ea <_dtoa_r+0x822>
 8012214:	4621      	mov	r1, r4
 8012216:	4628      	mov	r0, r5
 8012218:	f000 fc64 	bl	8012ae4 <__mcmp>
 801221c:	2800      	cmp	r0, #0
 801221e:	da64      	bge.n	80122ea <_dtoa_r+0x822>
 8012220:	2300      	movs	r3, #0
 8012222:	4629      	mov	r1, r5
 8012224:	220a      	movs	r2, #10
 8012226:	4630      	mov	r0, r6
 8012228:	f000 fa3c 	bl	80126a4 <__multadd>
 801222c:	9b07      	ldr	r3, [sp, #28]
 801222e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012232:	4605      	mov	r5, r0
 8012234:	2b00      	cmp	r3, #0
 8012236:	f000 8191 	beq.w	801255c <_dtoa_r+0xa94>
 801223a:	4639      	mov	r1, r7
 801223c:	2300      	movs	r3, #0
 801223e:	220a      	movs	r2, #10
 8012240:	4630      	mov	r0, r6
 8012242:	f000 fa2f 	bl	80126a4 <__multadd>
 8012246:	f1ba 0f00 	cmp.w	sl, #0
 801224a:	4607      	mov	r7, r0
 801224c:	f300 808d 	bgt.w	801236a <_dtoa_r+0x8a2>
 8012250:	9b06      	ldr	r3, [sp, #24]
 8012252:	2b02      	cmp	r3, #2
 8012254:	dc50      	bgt.n	80122f8 <_dtoa_r+0x830>
 8012256:	e088      	b.n	801236a <_dtoa_r+0x8a2>
 8012258:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801225a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801225e:	e751      	b.n	8012104 <_dtoa_r+0x63c>
 8012260:	f109 34ff 	add.w	r4, r9, #4294967295
 8012264:	42a3      	cmp	r3, r4
 8012266:	bfbf      	itttt	lt
 8012268:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 801226a:	1ae3      	sublt	r3, r4, r3
 801226c:	18d2      	addlt	r2, r2, r3
 801226e:	9209      	strlt	r2, [sp, #36]	; 0x24
 8012270:	bfb6      	itet	lt
 8012272:	4623      	movlt	r3, r4
 8012274:	1b1c      	subge	r4, r3, r4
 8012276:	2400      	movlt	r4, #0
 8012278:	f1b9 0f00 	cmp.w	r9, #0
 801227c:	bfb5      	itete	lt
 801227e:	9a04      	ldrlt	r2, [sp, #16]
 8012280:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8012284:	eba2 0809 	sublt.w	r8, r2, r9
 8012288:	464a      	movge	r2, r9
 801228a:	bfb8      	it	lt
 801228c:	2200      	movlt	r2, #0
 801228e:	e73c      	b.n	801210a <_dtoa_r+0x642>
 8012290:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012294:	9f07      	ldr	r7, [sp, #28]
 8012296:	461c      	mov	r4, r3
 8012298:	e744      	b.n	8012124 <_dtoa_r+0x65c>
 801229a:	461a      	mov	r2, r3
 801229c:	e770      	b.n	8012180 <_dtoa_r+0x6b8>
 801229e:	9b06      	ldr	r3, [sp, #24]
 80122a0:	2b01      	cmp	r3, #1
 80122a2:	dc18      	bgt.n	80122d6 <_dtoa_r+0x80e>
 80122a4:	9b02      	ldr	r3, [sp, #8]
 80122a6:	b9b3      	cbnz	r3, 80122d6 <_dtoa_r+0x80e>
 80122a8:	9b03      	ldr	r3, [sp, #12]
 80122aa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80122ae:	b9a2      	cbnz	r2, 80122da <_dtoa_r+0x812>
 80122b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80122b4:	0d12      	lsrs	r2, r2, #20
 80122b6:	0512      	lsls	r2, r2, #20
 80122b8:	b18a      	cbz	r2, 80122de <_dtoa_r+0x816>
 80122ba:	9b04      	ldr	r3, [sp, #16]
 80122bc:	3301      	adds	r3, #1
 80122be:	9304      	str	r3, [sp, #16]
 80122c0:	9b05      	ldr	r3, [sp, #20]
 80122c2:	3301      	adds	r3, #1
 80122c4:	9305      	str	r3, [sp, #20]
 80122c6:	2301      	movs	r3, #1
 80122c8:	930a      	str	r3, [sp, #40]	; 0x28
 80122ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	f47f af70 	bne.w	80121b2 <_dtoa_r+0x6ea>
 80122d2:	2001      	movs	r0, #1
 80122d4:	e775      	b.n	80121c2 <_dtoa_r+0x6fa>
 80122d6:	2300      	movs	r3, #0
 80122d8:	e7f6      	b.n	80122c8 <_dtoa_r+0x800>
 80122da:	9b02      	ldr	r3, [sp, #8]
 80122dc:	e7f4      	b.n	80122c8 <_dtoa_r+0x800>
 80122de:	920a      	str	r2, [sp, #40]	; 0x28
 80122e0:	e7f3      	b.n	80122ca <_dtoa_r+0x802>
 80122e2:	d082      	beq.n	80121ea <_dtoa_r+0x722>
 80122e4:	4610      	mov	r0, r2
 80122e6:	301c      	adds	r0, #28
 80122e8:	e778      	b.n	80121dc <_dtoa_r+0x714>
 80122ea:	f1b9 0f00 	cmp.w	r9, #0
 80122ee:	dc37      	bgt.n	8012360 <_dtoa_r+0x898>
 80122f0:	9b06      	ldr	r3, [sp, #24]
 80122f2:	2b02      	cmp	r3, #2
 80122f4:	dd34      	ble.n	8012360 <_dtoa_r+0x898>
 80122f6:	46ca      	mov	sl, r9
 80122f8:	f1ba 0f00 	cmp.w	sl, #0
 80122fc:	d10d      	bne.n	801231a <_dtoa_r+0x852>
 80122fe:	4621      	mov	r1, r4
 8012300:	4653      	mov	r3, sl
 8012302:	2205      	movs	r2, #5
 8012304:	4630      	mov	r0, r6
 8012306:	f000 f9cd 	bl	80126a4 <__multadd>
 801230a:	4601      	mov	r1, r0
 801230c:	4604      	mov	r4, r0
 801230e:	4628      	mov	r0, r5
 8012310:	f000 fbe8 	bl	8012ae4 <__mcmp>
 8012314:	2800      	cmp	r0, #0
 8012316:	f73f adeb 	bgt.w	8011ef0 <_dtoa_r+0x428>
 801231a:	9b08      	ldr	r3, [sp, #32]
 801231c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012320:	ea6f 0b03 	mvn.w	fp, r3
 8012324:	f04f 0900 	mov.w	r9, #0
 8012328:	4621      	mov	r1, r4
 801232a:	4630      	mov	r0, r6
 801232c:	f000 f998 	bl	8012660 <_Bfree>
 8012330:	2f00      	cmp	r7, #0
 8012332:	f43f aea8 	beq.w	8012086 <_dtoa_r+0x5be>
 8012336:	f1b9 0f00 	cmp.w	r9, #0
 801233a:	d005      	beq.n	8012348 <_dtoa_r+0x880>
 801233c:	45b9      	cmp	r9, r7
 801233e:	d003      	beq.n	8012348 <_dtoa_r+0x880>
 8012340:	4649      	mov	r1, r9
 8012342:	4630      	mov	r0, r6
 8012344:	f000 f98c 	bl	8012660 <_Bfree>
 8012348:	4639      	mov	r1, r7
 801234a:	4630      	mov	r0, r6
 801234c:	f000 f988 	bl	8012660 <_Bfree>
 8012350:	e699      	b.n	8012086 <_dtoa_r+0x5be>
 8012352:	2400      	movs	r4, #0
 8012354:	4627      	mov	r7, r4
 8012356:	e7e0      	b.n	801231a <_dtoa_r+0x852>
 8012358:	46bb      	mov	fp, r7
 801235a:	4604      	mov	r4, r0
 801235c:	4607      	mov	r7, r0
 801235e:	e5c7      	b.n	8011ef0 <_dtoa_r+0x428>
 8012360:	9b07      	ldr	r3, [sp, #28]
 8012362:	46ca      	mov	sl, r9
 8012364:	2b00      	cmp	r3, #0
 8012366:	f000 8100 	beq.w	801256a <_dtoa_r+0xaa2>
 801236a:	f1b8 0f00 	cmp.w	r8, #0
 801236e:	dd05      	ble.n	801237c <_dtoa_r+0x8b4>
 8012370:	4639      	mov	r1, r7
 8012372:	4642      	mov	r2, r8
 8012374:	4630      	mov	r0, r6
 8012376:	f000 fb45 	bl	8012a04 <__lshift>
 801237a:	4607      	mov	r7, r0
 801237c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801237e:	2b00      	cmp	r3, #0
 8012380:	d05d      	beq.n	801243e <_dtoa_r+0x976>
 8012382:	6879      	ldr	r1, [r7, #4]
 8012384:	4630      	mov	r0, r6
 8012386:	f000 f92b 	bl	80125e0 <_Balloc>
 801238a:	4680      	mov	r8, r0
 801238c:	b928      	cbnz	r0, 801239a <_dtoa_r+0x8d2>
 801238e:	4b82      	ldr	r3, [pc, #520]	; (8012598 <_dtoa_r+0xad0>)
 8012390:	4602      	mov	r2, r0
 8012392:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012396:	f7ff bbaf 	b.w	8011af8 <_dtoa_r+0x30>
 801239a:	693a      	ldr	r2, [r7, #16]
 801239c:	3202      	adds	r2, #2
 801239e:	0092      	lsls	r2, r2, #2
 80123a0:	f107 010c 	add.w	r1, r7, #12
 80123a4:	300c      	adds	r0, #12
 80123a6:	f7fe fcfd 	bl	8010da4 <memcpy>
 80123aa:	2201      	movs	r2, #1
 80123ac:	4641      	mov	r1, r8
 80123ae:	4630      	mov	r0, r6
 80123b0:	f000 fb28 	bl	8012a04 <__lshift>
 80123b4:	9b01      	ldr	r3, [sp, #4]
 80123b6:	3301      	adds	r3, #1
 80123b8:	9304      	str	r3, [sp, #16]
 80123ba:	9b01      	ldr	r3, [sp, #4]
 80123bc:	4453      	add	r3, sl
 80123be:	9308      	str	r3, [sp, #32]
 80123c0:	9b02      	ldr	r3, [sp, #8]
 80123c2:	f003 0301 	and.w	r3, r3, #1
 80123c6:	46b9      	mov	r9, r7
 80123c8:	9307      	str	r3, [sp, #28]
 80123ca:	4607      	mov	r7, r0
 80123cc:	9b04      	ldr	r3, [sp, #16]
 80123ce:	4621      	mov	r1, r4
 80123d0:	3b01      	subs	r3, #1
 80123d2:	4628      	mov	r0, r5
 80123d4:	9302      	str	r3, [sp, #8]
 80123d6:	f7ff fae9 	bl	80119ac <quorem>
 80123da:	4603      	mov	r3, r0
 80123dc:	3330      	adds	r3, #48	; 0x30
 80123de:	9005      	str	r0, [sp, #20]
 80123e0:	4649      	mov	r1, r9
 80123e2:	4628      	mov	r0, r5
 80123e4:	9309      	str	r3, [sp, #36]	; 0x24
 80123e6:	f000 fb7d 	bl	8012ae4 <__mcmp>
 80123ea:	463a      	mov	r2, r7
 80123ec:	4682      	mov	sl, r0
 80123ee:	4621      	mov	r1, r4
 80123f0:	4630      	mov	r0, r6
 80123f2:	f000 fb93 	bl	8012b1c <__mdiff>
 80123f6:	68c2      	ldr	r2, [r0, #12]
 80123f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123fa:	4680      	mov	r8, r0
 80123fc:	bb0a      	cbnz	r2, 8012442 <_dtoa_r+0x97a>
 80123fe:	4601      	mov	r1, r0
 8012400:	4628      	mov	r0, r5
 8012402:	f000 fb6f 	bl	8012ae4 <__mcmp>
 8012406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012408:	4602      	mov	r2, r0
 801240a:	4641      	mov	r1, r8
 801240c:	4630      	mov	r0, r6
 801240e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8012412:	f000 f925 	bl	8012660 <_Bfree>
 8012416:	9b06      	ldr	r3, [sp, #24]
 8012418:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801241a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801241e:	ea43 0102 	orr.w	r1, r3, r2
 8012422:	9b07      	ldr	r3, [sp, #28]
 8012424:	430b      	orrs	r3, r1
 8012426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012428:	d10d      	bne.n	8012446 <_dtoa_r+0x97e>
 801242a:	2b39      	cmp	r3, #57	; 0x39
 801242c:	d029      	beq.n	8012482 <_dtoa_r+0x9ba>
 801242e:	f1ba 0f00 	cmp.w	sl, #0
 8012432:	dd01      	ble.n	8012438 <_dtoa_r+0x970>
 8012434:	9b05      	ldr	r3, [sp, #20]
 8012436:	3331      	adds	r3, #49	; 0x31
 8012438:	9a02      	ldr	r2, [sp, #8]
 801243a:	7013      	strb	r3, [r2, #0]
 801243c:	e774      	b.n	8012328 <_dtoa_r+0x860>
 801243e:	4638      	mov	r0, r7
 8012440:	e7b8      	b.n	80123b4 <_dtoa_r+0x8ec>
 8012442:	2201      	movs	r2, #1
 8012444:	e7e1      	b.n	801240a <_dtoa_r+0x942>
 8012446:	f1ba 0f00 	cmp.w	sl, #0
 801244a:	db06      	blt.n	801245a <_dtoa_r+0x992>
 801244c:	9906      	ldr	r1, [sp, #24]
 801244e:	ea41 0a0a 	orr.w	sl, r1, sl
 8012452:	9907      	ldr	r1, [sp, #28]
 8012454:	ea5a 0101 	orrs.w	r1, sl, r1
 8012458:	d120      	bne.n	801249c <_dtoa_r+0x9d4>
 801245a:	2a00      	cmp	r2, #0
 801245c:	ddec      	ble.n	8012438 <_dtoa_r+0x970>
 801245e:	4629      	mov	r1, r5
 8012460:	2201      	movs	r2, #1
 8012462:	4630      	mov	r0, r6
 8012464:	9304      	str	r3, [sp, #16]
 8012466:	f000 facd 	bl	8012a04 <__lshift>
 801246a:	4621      	mov	r1, r4
 801246c:	4605      	mov	r5, r0
 801246e:	f000 fb39 	bl	8012ae4 <__mcmp>
 8012472:	2800      	cmp	r0, #0
 8012474:	9b04      	ldr	r3, [sp, #16]
 8012476:	dc02      	bgt.n	801247e <_dtoa_r+0x9b6>
 8012478:	d1de      	bne.n	8012438 <_dtoa_r+0x970>
 801247a:	07da      	lsls	r2, r3, #31
 801247c:	d5dc      	bpl.n	8012438 <_dtoa_r+0x970>
 801247e:	2b39      	cmp	r3, #57	; 0x39
 8012480:	d1d8      	bne.n	8012434 <_dtoa_r+0x96c>
 8012482:	9a02      	ldr	r2, [sp, #8]
 8012484:	2339      	movs	r3, #57	; 0x39
 8012486:	7013      	strb	r3, [r2, #0]
 8012488:	4643      	mov	r3, r8
 801248a:	4698      	mov	r8, r3
 801248c:	3b01      	subs	r3, #1
 801248e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8012492:	2a39      	cmp	r2, #57	; 0x39
 8012494:	d051      	beq.n	801253a <_dtoa_r+0xa72>
 8012496:	3201      	adds	r2, #1
 8012498:	701a      	strb	r2, [r3, #0]
 801249a:	e745      	b.n	8012328 <_dtoa_r+0x860>
 801249c:	2a00      	cmp	r2, #0
 801249e:	dd03      	ble.n	80124a8 <_dtoa_r+0x9e0>
 80124a0:	2b39      	cmp	r3, #57	; 0x39
 80124a2:	d0ee      	beq.n	8012482 <_dtoa_r+0x9ba>
 80124a4:	3301      	adds	r3, #1
 80124a6:	e7c7      	b.n	8012438 <_dtoa_r+0x970>
 80124a8:	9a04      	ldr	r2, [sp, #16]
 80124aa:	9908      	ldr	r1, [sp, #32]
 80124ac:	f802 3c01 	strb.w	r3, [r2, #-1]
 80124b0:	428a      	cmp	r2, r1
 80124b2:	d02b      	beq.n	801250c <_dtoa_r+0xa44>
 80124b4:	4629      	mov	r1, r5
 80124b6:	2300      	movs	r3, #0
 80124b8:	220a      	movs	r2, #10
 80124ba:	4630      	mov	r0, r6
 80124bc:	f000 f8f2 	bl	80126a4 <__multadd>
 80124c0:	45b9      	cmp	r9, r7
 80124c2:	4605      	mov	r5, r0
 80124c4:	f04f 0300 	mov.w	r3, #0
 80124c8:	f04f 020a 	mov.w	r2, #10
 80124cc:	4649      	mov	r1, r9
 80124ce:	4630      	mov	r0, r6
 80124d0:	d107      	bne.n	80124e2 <_dtoa_r+0xa1a>
 80124d2:	f000 f8e7 	bl	80126a4 <__multadd>
 80124d6:	4681      	mov	r9, r0
 80124d8:	4607      	mov	r7, r0
 80124da:	9b04      	ldr	r3, [sp, #16]
 80124dc:	3301      	adds	r3, #1
 80124de:	9304      	str	r3, [sp, #16]
 80124e0:	e774      	b.n	80123cc <_dtoa_r+0x904>
 80124e2:	f000 f8df 	bl	80126a4 <__multadd>
 80124e6:	4639      	mov	r1, r7
 80124e8:	4681      	mov	r9, r0
 80124ea:	2300      	movs	r3, #0
 80124ec:	220a      	movs	r2, #10
 80124ee:	4630      	mov	r0, r6
 80124f0:	f000 f8d8 	bl	80126a4 <__multadd>
 80124f4:	4607      	mov	r7, r0
 80124f6:	e7f0      	b.n	80124da <_dtoa_r+0xa12>
 80124f8:	f1ba 0f00 	cmp.w	sl, #0
 80124fc:	9a01      	ldr	r2, [sp, #4]
 80124fe:	bfcc      	ite	gt
 8012500:	46d0      	movgt	r8, sl
 8012502:	f04f 0801 	movle.w	r8, #1
 8012506:	4490      	add	r8, r2
 8012508:	f04f 0900 	mov.w	r9, #0
 801250c:	4629      	mov	r1, r5
 801250e:	2201      	movs	r2, #1
 8012510:	4630      	mov	r0, r6
 8012512:	9302      	str	r3, [sp, #8]
 8012514:	f000 fa76 	bl	8012a04 <__lshift>
 8012518:	4621      	mov	r1, r4
 801251a:	4605      	mov	r5, r0
 801251c:	f000 fae2 	bl	8012ae4 <__mcmp>
 8012520:	2800      	cmp	r0, #0
 8012522:	dcb1      	bgt.n	8012488 <_dtoa_r+0x9c0>
 8012524:	d102      	bne.n	801252c <_dtoa_r+0xa64>
 8012526:	9b02      	ldr	r3, [sp, #8]
 8012528:	07db      	lsls	r3, r3, #31
 801252a:	d4ad      	bmi.n	8012488 <_dtoa_r+0x9c0>
 801252c:	4643      	mov	r3, r8
 801252e:	4698      	mov	r8, r3
 8012530:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012534:	2a30      	cmp	r2, #48	; 0x30
 8012536:	d0fa      	beq.n	801252e <_dtoa_r+0xa66>
 8012538:	e6f6      	b.n	8012328 <_dtoa_r+0x860>
 801253a:	9a01      	ldr	r2, [sp, #4]
 801253c:	429a      	cmp	r2, r3
 801253e:	d1a4      	bne.n	801248a <_dtoa_r+0x9c2>
 8012540:	f10b 0b01 	add.w	fp, fp, #1
 8012544:	2331      	movs	r3, #49	; 0x31
 8012546:	e778      	b.n	801243a <_dtoa_r+0x972>
 8012548:	4b14      	ldr	r3, [pc, #80]	; (801259c <_dtoa_r+0xad4>)
 801254a:	f7ff bb27 	b.w	8011b9c <_dtoa_r+0xd4>
 801254e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012550:	2b00      	cmp	r3, #0
 8012552:	f47f ab03 	bne.w	8011b5c <_dtoa_r+0x94>
 8012556:	4b12      	ldr	r3, [pc, #72]	; (80125a0 <_dtoa_r+0xad8>)
 8012558:	f7ff bb20 	b.w	8011b9c <_dtoa_r+0xd4>
 801255c:	f1ba 0f00 	cmp.w	sl, #0
 8012560:	dc03      	bgt.n	801256a <_dtoa_r+0xaa2>
 8012562:	9b06      	ldr	r3, [sp, #24]
 8012564:	2b02      	cmp	r3, #2
 8012566:	f73f aec7 	bgt.w	80122f8 <_dtoa_r+0x830>
 801256a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801256e:	4621      	mov	r1, r4
 8012570:	4628      	mov	r0, r5
 8012572:	f7ff fa1b 	bl	80119ac <quorem>
 8012576:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801257a:	f808 3b01 	strb.w	r3, [r8], #1
 801257e:	9a01      	ldr	r2, [sp, #4]
 8012580:	eba8 0202 	sub.w	r2, r8, r2
 8012584:	4592      	cmp	sl, r2
 8012586:	ddb7      	ble.n	80124f8 <_dtoa_r+0xa30>
 8012588:	4629      	mov	r1, r5
 801258a:	2300      	movs	r3, #0
 801258c:	220a      	movs	r2, #10
 801258e:	4630      	mov	r0, r6
 8012590:	f000 f888 	bl	80126a4 <__multadd>
 8012594:	4605      	mov	r5, r0
 8012596:	e7ea      	b.n	801256e <_dtoa_r+0xaa6>
 8012598:	0801e4cb 	.word	0x0801e4cb
 801259c:	0801e334 	.word	0x0801e334
 80125a0:	0801e463 	.word	0x0801e463

080125a4 <fiprintf>:
 80125a4:	b40e      	push	{r1, r2, r3}
 80125a6:	b503      	push	{r0, r1, lr}
 80125a8:	4601      	mov	r1, r0
 80125aa:	ab03      	add	r3, sp, #12
 80125ac:	4805      	ldr	r0, [pc, #20]	; (80125c4 <fiprintf+0x20>)
 80125ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80125b2:	6800      	ldr	r0, [r0, #0]
 80125b4:	9301      	str	r3, [sp, #4]
 80125b6:	f000 fe13 	bl	80131e0 <_vfiprintf_r>
 80125ba:	b002      	add	sp, #8
 80125bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80125c0:	b003      	add	sp, #12
 80125c2:	4770      	bx	lr
 80125c4:	24000414 	.word	0x24000414

080125c8 <_localeconv_r>:
 80125c8:	4800      	ldr	r0, [pc, #0]	; (80125cc <_localeconv_r+0x4>)
 80125ca:	4770      	bx	lr
 80125cc:	24000568 	.word	0x24000568

080125d0 <malloc>:
 80125d0:	4b02      	ldr	r3, [pc, #8]	; (80125dc <malloc+0xc>)
 80125d2:	4601      	mov	r1, r0
 80125d4:	6818      	ldr	r0, [r3, #0]
 80125d6:	f000 bc09 	b.w	8012dec <_malloc_r>
 80125da:	bf00      	nop
 80125dc:	24000414 	.word	0x24000414

080125e0 <_Balloc>:
 80125e0:	b570      	push	{r4, r5, r6, lr}
 80125e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80125e4:	4604      	mov	r4, r0
 80125e6:	460d      	mov	r5, r1
 80125e8:	b976      	cbnz	r6, 8012608 <_Balloc+0x28>
 80125ea:	2010      	movs	r0, #16
 80125ec:	f7ff fff0 	bl	80125d0 <malloc>
 80125f0:	4602      	mov	r2, r0
 80125f2:	6260      	str	r0, [r4, #36]	; 0x24
 80125f4:	b920      	cbnz	r0, 8012600 <_Balloc+0x20>
 80125f6:	4b18      	ldr	r3, [pc, #96]	; (8012658 <_Balloc+0x78>)
 80125f8:	4818      	ldr	r0, [pc, #96]	; (801265c <_Balloc+0x7c>)
 80125fa:	2166      	movs	r1, #102	; 0x66
 80125fc:	f7ff f9b8 	bl	8011970 <__assert_func>
 8012600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012604:	6006      	str	r6, [r0, #0]
 8012606:	60c6      	str	r6, [r0, #12]
 8012608:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801260a:	68f3      	ldr	r3, [r6, #12]
 801260c:	b183      	cbz	r3, 8012630 <_Balloc+0x50>
 801260e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012610:	68db      	ldr	r3, [r3, #12]
 8012612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012616:	b9b8      	cbnz	r0, 8012648 <_Balloc+0x68>
 8012618:	2101      	movs	r1, #1
 801261a:	fa01 f605 	lsl.w	r6, r1, r5
 801261e:	1d72      	adds	r2, r6, #5
 8012620:	0092      	lsls	r2, r2, #2
 8012622:	4620      	mov	r0, r4
 8012624:	f000 fb60 	bl	8012ce8 <_calloc_r>
 8012628:	b160      	cbz	r0, 8012644 <_Balloc+0x64>
 801262a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801262e:	e00e      	b.n	801264e <_Balloc+0x6e>
 8012630:	2221      	movs	r2, #33	; 0x21
 8012632:	2104      	movs	r1, #4
 8012634:	4620      	mov	r0, r4
 8012636:	f000 fb57 	bl	8012ce8 <_calloc_r>
 801263a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801263c:	60f0      	str	r0, [r6, #12]
 801263e:	68db      	ldr	r3, [r3, #12]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d1e4      	bne.n	801260e <_Balloc+0x2e>
 8012644:	2000      	movs	r0, #0
 8012646:	bd70      	pop	{r4, r5, r6, pc}
 8012648:	6802      	ldr	r2, [r0, #0]
 801264a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801264e:	2300      	movs	r3, #0
 8012650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012654:	e7f7      	b.n	8012646 <_Balloc+0x66>
 8012656:	bf00      	nop
 8012658:	0801e358 	.word	0x0801e358
 801265c:	0801e4dc 	.word	0x0801e4dc

08012660 <_Bfree>:
 8012660:	b570      	push	{r4, r5, r6, lr}
 8012662:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012664:	4605      	mov	r5, r0
 8012666:	460c      	mov	r4, r1
 8012668:	b976      	cbnz	r6, 8012688 <_Bfree+0x28>
 801266a:	2010      	movs	r0, #16
 801266c:	f7ff ffb0 	bl	80125d0 <malloc>
 8012670:	4602      	mov	r2, r0
 8012672:	6268      	str	r0, [r5, #36]	; 0x24
 8012674:	b920      	cbnz	r0, 8012680 <_Bfree+0x20>
 8012676:	4b09      	ldr	r3, [pc, #36]	; (801269c <_Bfree+0x3c>)
 8012678:	4809      	ldr	r0, [pc, #36]	; (80126a0 <_Bfree+0x40>)
 801267a:	218a      	movs	r1, #138	; 0x8a
 801267c:	f7ff f978 	bl	8011970 <__assert_func>
 8012680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012684:	6006      	str	r6, [r0, #0]
 8012686:	60c6      	str	r6, [r0, #12]
 8012688:	b13c      	cbz	r4, 801269a <_Bfree+0x3a>
 801268a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801268c:	6862      	ldr	r2, [r4, #4]
 801268e:	68db      	ldr	r3, [r3, #12]
 8012690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012694:	6021      	str	r1, [r4, #0]
 8012696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801269a:	bd70      	pop	{r4, r5, r6, pc}
 801269c:	0801e358 	.word	0x0801e358
 80126a0:	0801e4dc 	.word	0x0801e4dc

080126a4 <__multadd>:
 80126a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126a8:	690d      	ldr	r5, [r1, #16]
 80126aa:	4607      	mov	r7, r0
 80126ac:	460c      	mov	r4, r1
 80126ae:	461e      	mov	r6, r3
 80126b0:	f101 0c14 	add.w	ip, r1, #20
 80126b4:	2000      	movs	r0, #0
 80126b6:	f8dc 3000 	ldr.w	r3, [ip]
 80126ba:	b299      	uxth	r1, r3
 80126bc:	fb02 6101 	mla	r1, r2, r1, r6
 80126c0:	0c1e      	lsrs	r6, r3, #16
 80126c2:	0c0b      	lsrs	r3, r1, #16
 80126c4:	fb02 3306 	mla	r3, r2, r6, r3
 80126c8:	b289      	uxth	r1, r1
 80126ca:	3001      	adds	r0, #1
 80126cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80126d0:	4285      	cmp	r5, r0
 80126d2:	f84c 1b04 	str.w	r1, [ip], #4
 80126d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80126da:	dcec      	bgt.n	80126b6 <__multadd+0x12>
 80126dc:	b30e      	cbz	r6, 8012722 <__multadd+0x7e>
 80126de:	68a3      	ldr	r3, [r4, #8]
 80126e0:	42ab      	cmp	r3, r5
 80126e2:	dc19      	bgt.n	8012718 <__multadd+0x74>
 80126e4:	6861      	ldr	r1, [r4, #4]
 80126e6:	4638      	mov	r0, r7
 80126e8:	3101      	adds	r1, #1
 80126ea:	f7ff ff79 	bl	80125e0 <_Balloc>
 80126ee:	4680      	mov	r8, r0
 80126f0:	b928      	cbnz	r0, 80126fe <__multadd+0x5a>
 80126f2:	4602      	mov	r2, r0
 80126f4:	4b0c      	ldr	r3, [pc, #48]	; (8012728 <__multadd+0x84>)
 80126f6:	480d      	ldr	r0, [pc, #52]	; (801272c <__multadd+0x88>)
 80126f8:	21b5      	movs	r1, #181	; 0xb5
 80126fa:	f7ff f939 	bl	8011970 <__assert_func>
 80126fe:	6922      	ldr	r2, [r4, #16]
 8012700:	3202      	adds	r2, #2
 8012702:	f104 010c 	add.w	r1, r4, #12
 8012706:	0092      	lsls	r2, r2, #2
 8012708:	300c      	adds	r0, #12
 801270a:	f7fe fb4b 	bl	8010da4 <memcpy>
 801270e:	4621      	mov	r1, r4
 8012710:	4638      	mov	r0, r7
 8012712:	f7ff ffa5 	bl	8012660 <_Bfree>
 8012716:	4644      	mov	r4, r8
 8012718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801271c:	3501      	adds	r5, #1
 801271e:	615e      	str	r6, [r3, #20]
 8012720:	6125      	str	r5, [r4, #16]
 8012722:	4620      	mov	r0, r4
 8012724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012728:	0801e4cb 	.word	0x0801e4cb
 801272c:	0801e4dc 	.word	0x0801e4dc

08012730 <__hi0bits>:
 8012730:	0c03      	lsrs	r3, r0, #16
 8012732:	041b      	lsls	r3, r3, #16
 8012734:	b9d3      	cbnz	r3, 801276c <__hi0bits+0x3c>
 8012736:	0400      	lsls	r0, r0, #16
 8012738:	2310      	movs	r3, #16
 801273a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801273e:	bf04      	itt	eq
 8012740:	0200      	lsleq	r0, r0, #8
 8012742:	3308      	addeq	r3, #8
 8012744:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012748:	bf04      	itt	eq
 801274a:	0100      	lsleq	r0, r0, #4
 801274c:	3304      	addeq	r3, #4
 801274e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012752:	bf04      	itt	eq
 8012754:	0080      	lsleq	r0, r0, #2
 8012756:	3302      	addeq	r3, #2
 8012758:	2800      	cmp	r0, #0
 801275a:	db05      	blt.n	8012768 <__hi0bits+0x38>
 801275c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012760:	f103 0301 	add.w	r3, r3, #1
 8012764:	bf08      	it	eq
 8012766:	2320      	moveq	r3, #32
 8012768:	4618      	mov	r0, r3
 801276a:	4770      	bx	lr
 801276c:	2300      	movs	r3, #0
 801276e:	e7e4      	b.n	801273a <__hi0bits+0xa>

08012770 <__lo0bits>:
 8012770:	6803      	ldr	r3, [r0, #0]
 8012772:	f013 0207 	ands.w	r2, r3, #7
 8012776:	4601      	mov	r1, r0
 8012778:	d00b      	beq.n	8012792 <__lo0bits+0x22>
 801277a:	07da      	lsls	r2, r3, #31
 801277c:	d423      	bmi.n	80127c6 <__lo0bits+0x56>
 801277e:	0798      	lsls	r0, r3, #30
 8012780:	bf49      	itett	mi
 8012782:	085b      	lsrmi	r3, r3, #1
 8012784:	089b      	lsrpl	r3, r3, #2
 8012786:	2001      	movmi	r0, #1
 8012788:	600b      	strmi	r3, [r1, #0]
 801278a:	bf5c      	itt	pl
 801278c:	600b      	strpl	r3, [r1, #0]
 801278e:	2002      	movpl	r0, #2
 8012790:	4770      	bx	lr
 8012792:	b298      	uxth	r0, r3
 8012794:	b9a8      	cbnz	r0, 80127c2 <__lo0bits+0x52>
 8012796:	0c1b      	lsrs	r3, r3, #16
 8012798:	2010      	movs	r0, #16
 801279a:	b2da      	uxtb	r2, r3
 801279c:	b90a      	cbnz	r2, 80127a2 <__lo0bits+0x32>
 801279e:	3008      	adds	r0, #8
 80127a0:	0a1b      	lsrs	r3, r3, #8
 80127a2:	071a      	lsls	r2, r3, #28
 80127a4:	bf04      	itt	eq
 80127a6:	091b      	lsreq	r3, r3, #4
 80127a8:	3004      	addeq	r0, #4
 80127aa:	079a      	lsls	r2, r3, #30
 80127ac:	bf04      	itt	eq
 80127ae:	089b      	lsreq	r3, r3, #2
 80127b0:	3002      	addeq	r0, #2
 80127b2:	07da      	lsls	r2, r3, #31
 80127b4:	d403      	bmi.n	80127be <__lo0bits+0x4e>
 80127b6:	085b      	lsrs	r3, r3, #1
 80127b8:	f100 0001 	add.w	r0, r0, #1
 80127bc:	d005      	beq.n	80127ca <__lo0bits+0x5a>
 80127be:	600b      	str	r3, [r1, #0]
 80127c0:	4770      	bx	lr
 80127c2:	4610      	mov	r0, r2
 80127c4:	e7e9      	b.n	801279a <__lo0bits+0x2a>
 80127c6:	2000      	movs	r0, #0
 80127c8:	4770      	bx	lr
 80127ca:	2020      	movs	r0, #32
 80127cc:	4770      	bx	lr
	...

080127d0 <__i2b>:
 80127d0:	b510      	push	{r4, lr}
 80127d2:	460c      	mov	r4, r1
 80127d4:	2101      	movs	r1, #1
 80127d6:	f7ff ff03 	bl	80125e0 <_Balloc>
 80127da:	4602      	mov	r2, r0
 80127dc:	b928      	cbnz	r0, 80127ea <__i2b+0x1a>
 80127de:	4b05      	ldr	r3, [pc, #20]	; (80127f4 <__i2b+0x24>)
 80127e0:	4805      	ldr	r0, [pc, #20]	; (80127f8 <__i2b+0x28>)
 80127e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80127e6:	f7ff f8c3 	bl	8011970 <__assert_func>
 80127ea:	2301      	movs	r3, #1
 80127ec:	6144      	str	r4, [r0, #20]
 80127ee:	6103      	str	r3, [r0, #16]
 80127f0:	bd10      	pop	{r4, pc}
 80127f2:	bf00      	nop
 80127f4:	0801e4cb 	.word	0x0801e4cb
 80127f8:	0801e4dc 	.word	0x0801e4dc

080127fc <__multiply>:
 80127fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012800:	4691      	mov	r9, r2
 8012802:	690a      	ldr	r2, [r1, #16]
 8012804:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012808:	429a      	cmp	r2, r3
 801280a:	bfb8      	it	lt
 801280c:	460b      	movlt	r3, r1
 801280e:	460c      	mov	r4, r1
 8012810:	bfbc      	itt	lt
 8012812:	464c      	movlt	r4, r9
 8012814:	4699      	movlt	r9, r3
 8012816:	6927      	ldr	r7, [r4, #16]
 8012818:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801281c:	68a3      	ldr	r3, [r4, #8]
 801281e:	6861      	ldr	r1, [r4, #4]
 8012820:	eb07 060a 	add.w	r6, r7, sl
 8012824:	42b3      	cmp	r3, r6
 8012826:	b085      	sub	sp, #20
 8012828:	bfb8      	it	lt
 801282a:	3101      	addlt	r1, #1
 801282c:	f7ff fed8 	bl	80125e0 <_Balloc>
 8012830:	b930      	cbnz	r0, 8012840 <__multiply+0x44>
 8012832:	4602      	mov	r2, r0
 8012834:	4b44      	ldr	r3, [pc, #272]	; (8012948 <__multiply+0x14c>)
 8012836:	4845      	ldr	r0, [pc, #276]	; (801294c <__multiply+0x150>)
 8012838:	f240 115d 	movw	r1, #349	; 0x15d
 801283c:	f7ff f898 	bl	8011970 <__assert_func>
 8012840:	f100 0514 	add.w	r5, r0, #20
 8012844:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012848:	462b      	mov	r3, r5
 801284a:	2200      	movs	r2, #0
 801284c:	4543      	cmp	r3, r8
 801284e:	d321      	bcc.n	8012894 <__multiply+0x98>
 8012850:	f104 0314 	add.w	r3, r4, #20
 8012854:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012858:	f109 0314 	add.w	r3, r9, #20
 801285c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012860:	9202      	str	r2, [sp, #8]
 8012862:	1b3a      	subs	r2, r7, r4
 8012864:	3a15      	subs	r2, #21
 8012866:	f022 0203 	bic.w	r2, r2, #3
 801286a:	3204      	adds	r2, #4
 801286c:	f104 0115 	add.w	r1, r4, #21
 8012870:	428f      	cmp	r7, r1
 8012872:	bf38      	it	cc
 8012874:	2204      	movcc	r2, #4
 8012876:	9201      	str	r2, [sp, #4]
 8012878:	9a02      	ldr	r2, [sp, #8]
 801287a:	9303      	str	r3, [sp, #12]
 801287c:	429a      	cmp	r2, r3
 801287e:	d80c      	bhi.n	801289a <__multiply+0x9e>
 8012880:	2e00      	cmp	r6, #0
 8012882:	dd03      	ble.n	801288c <__multiply+0x90>
 8012884:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012888:	2b00      	cmp	r3, #0
 801288a:	d05a      	beq.n	8012942 <__multiply+0x146>
 801288c:	6106      	str	r6, [r0, #16]
 801288e:	b005      	add	sp, #20
 8012890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012894:	f843 2b04 	str.w	r2, [r3], #4
 8012898:	e7d8      	b.n	801284c <__multiply+0x50>
 801289a:	f8b3 a000 	ldrh.w	sl, [r3]
 801289e:	f1ba 0f00 	cmp.w	sl, #0
 80128a2:	d024      	beq.n	80128ee <__multiply+0xf2>
 80128a4:	f104 0e14 	add.w	lr, r4, #20
 80128a8:	46a9      	mov	r9, r5
 80128aa:	f04f 0c00 	mov.w	ip, #0
 80128ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 80128b2:	f8d9 1000 	ldr.w	r1, [r9]
 80128b6:	fa1f fb82 	uxth.w	fp, r2
 80128ba:	b289      	uxth	r1, r1
 80128bc:	fb0a 110b 	mla	r1, sl, fp, r1
 80128c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80128c4:	f8d9 2000 	ldr.w	r2, [r9]
 80128c8:	4461      	add	r1, ip
 80128ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80128ce:	fb0a c20b 	mla	r2, sl, fp, ip
 80128d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80128d6:	b289      	uxth	r1, r1
 80128d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80128dc:	4577      	cmp	r7, lr
 80128de:	f849 1b04 	str.w	r1, [r9], #4
 80128e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80128e6:	d8e2      	bhi.n	80128ae <__multiply+0xb2>
 80128e8:	9a01      	ldr	r2, [sp, #4]
 80128ea:	f845 c002 	str.w	ip, [r5, r2]
 80128ee:	9a03      	ldr	r2, [sp, #12]
 80128f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80128f4:	3304      	adds	r3, #4
 80128f6:	f1b9 0f00 	cmp.w	r9, #0
 80128fa:	d020      	beq.n	801293e <__multiply+0x142>
 80128fc:	6829      	ldr	r1, [r5, #0]
 80128fe:	f104 0c14 	add.w	ip, r4, #20
 8012902:	46ae      	mov	lr, r5
 8012904:	f04f 0a00 	mov.w	sl, #0
 8012908:	f8bc b000 	ldrh.w	fp, [ip]
 801290c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012910:	fb09 220b 	mla	r2, r9, fp, r2
 8012914:	4492      	add	sl, r2
 8012916:	b289      	uxth	r1, r1
 8012918:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801291c:	f84e 1b04 	str.w	r1, [lr], #4
 8012920:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012924:	f8be 1000 	ldrh.w	r1, [lr]
 8012928:	0c12      	lsrs	r2, r2, #16
 801292a:	fb09 1102 	mla	r1, r9, r2, r1
 801292e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012932:	4567      	cmp	r7, ip
 8012934:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012938:	d8e6      	bhi.n	8012908 <__multiply+0x10c>
 801293a:	9a01      	ldr	r2, [sp, #4]
 801293c:	50a9      	str	r1, [r5, r2]
 801293e:	3504      	adds	r5, #4
 8012940:	e79a      	b.n	8012878 <__multiply+0x7c>
 8012942:	3e01      	subs	r6, #1
 8012944:	e79c      	b.n	8012880 <__multiply+0x84>
 8012946:	bf00      	nop
 8012948:	0801e4cb 	.word	0x0801e4cb
 801294c:	0801e4dc 	.word	0x0801e4dc

08012950 <__pow5mult>:
 8012950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012954:	4615      	mov	r5, r2
 8012956:	f012 0203 	ands.w	r2, r2, #3
 801295a:	4606      	mov	r6, r0
 801295c:	460f      	mov	r7, r1
 801295e:	d007      	beq.n	8012970 <__pow5mult+0x20>
 8012960:	4c25      	ldr	r4, [pc, #148]	; (80129f8 <__pow5mult+0xa8>)
 8012962:	3a01      	subs	r2, #1
 8012964:	2300      	movs	r3, #0
 8012966:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801296a:	f7ff fe9b 	bl	80126a4 <__multadd>
 801296e:	4607      	mov	r7, r0
 8012970:	10ad      	asrs	r5, r5, #2
 8012972:	d03d      	beq.n	80129f0 <__pow5mult+0xa0>
 8012974:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012976:	b97c      	cbnz	r4, 8012998 <__pow5mult+0x48>
 8012978:	2010      	movs	r0, #16
 801297a:	f7ff fe29 	bl	80125d0 <malloc>
 801297e:	4602      	mov	r2, r0
 8012980:	6270      	str	r0, [r6, #36]	; 0x24
 8012982:	b928      	cbnz	r0, 8012990 <__pow5mult+0x40>
 8012984:	4b1d      	ldr	r3, [pc, #116]	; (80129fc <__pow5mult+0xac>)
 8012986:	481e      	ldr	r0, [pc, #120]	; (8012a00 <__pow5mult+0xb0>)
 8012988:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801298c:	f7fe fff0 	bl	8011970 <__assert_func>
 8012990:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012994:	6004      	str	r4, [r0, #0]
 8012996:	60c4      	str	r4, [r0, #12]
 8012998:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801299c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80129a0:	b94c      	cbnz	r4, 80129b6 <__pow5mult+0x66>
 80129a2:	f240 2171 	movw	r1, #625	; 0x271
 80129a6:	4630      	mov	r0, r6
 80129a8:	f7ff ff12 	bl	80127d0 <__i2b>
 80129ac:	2300      	movs	r3, #0
 80129ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80129b2:	4604      	mov	r4, r0
 80129b4:	6003      	str	r3, [r0, #0]
 80129b6:	f04f 0900 	mov.w	r9, #0
 80129ba:	07eb      	lsls	r3, r5, #31
 80129bc:	d50a      	bpl.n	80129d4 <__pow5mult+0x84>
 80129be:	4639      	mov	r1, r7
 80129c0:	4622      	mov	r2, r4
 80129c2:	4630      	mov	r0, r6
 80129c4:	f7ff ff1a 	bl	80127fc <__multiply>
 80129c8:	4639      	mov	r1, r7
 80129ca:	4680      	mov	r8, r0
 80129cc:	4630      	mov	r0, r6
 80129ce:	f7ff fe47 	bl	8012660 <_Bfree>
 80129d2:	4647      	mov	r7, r8
 80129d4:	106d      	asrs	r5, r5, #1
 80129d6:	d00b      	beq.n	80129f0 <__pow5mult+0xa0>
 80129d8:	6820      	ldr	r0, [r4, #0]
 80129da:	b938      	cbnz	r0, 80129ec <__pow5mult+0x9c>
 80129dc:	4622      	mov	r2, r4
 80129de:	4621      	mov	r1, r4
 80129e0:	4630      	mov	r0, r6
 80129e2:	f7ff ff0b 	bl	80127fc <__multiply>
 80129e6:	6020      	str	r0, [r4, #0]
 80129e8:	f8c0 9000 	str.w	r9, [r0]
 80129ec:	4604      	mov	r4, r0
 80129ee:	e7e4      	b.n	80129ba <__pow5mult+0x6a>
 80129f0:	4638      	mov	r0, r7
 80129f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129f6:	bf00      	nop
 80129f8:	0801e628 	.word	0x0801e628
 80129fc:	0801e358 	.word	0x0801e358
 8012a00:	0801e4dc 	.word	0x0801e4dc

08012a04 <__lshift>:
 8012a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a08:	460c      	mov	r4, r1
 8012a0a:	6849      	ldr	r1, [r1, #4]
 8012a0c:	6923      	ldr	r3, [r4, #16]
 8012a0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012a12:	68a3      	ldr	r3, [r4, #8]
 8012a14:	4607      	mov	r7, r0
 8012a16:	4691      	mov	r9, r2
 8012a18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012a1c:	f108 0601 	add.w	r6, r8, #1
 8012a20:	42b3      	cmp	r3, r6
 8012a22:	db0b      	blt.n	8012a3c <__lshift+0x38>
 8012a24:	4638      	mov	r0, r7
 8012a26:	f7ff fddb 	bl	80125e0 <_Balloc>
 8012a2a:	4605      	mov	r5, r0
 8012a2c:	b948      	cbnz	r0, 8012a42 <__lshift+0x3e>
 8012a2e:	4602      	mov	r2, r0
 8012a30:	4b2a      	ldr	r3, [pc, #168]	; (8012adc <__lshift+0xd8>)
 8012a32:	482b      	ldr	r0, [pc, #172]	; (8012ae0 <__lshift+0xdc>)
 8012a34:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012a38:	f7fe ff9a 	bl	8011970 <__assert_func>
 8012a3c:	3101      	adds	r1, #1
 8012a3e:	005b      	lsls	r3, r3, #1
 8012a40:	e7ee      	b.n	8012a20 <__lshift+0x1c>
 8012a42:	2300      	movs	r3, #0
 8012a44:	f100 0114 	add.w	r1, r0, #20
 8012a48:	f100 0210 	add.w	r2, r0, #16
 8012a4c:	4618      	mov	r0, r3
 8012a4e:	4553      	cmp	r3, sl
 8012a50:	db37      	blt.n	8012ac2 <__lshift+0xbe>
 8012a52:	6920      	ldr	r0, [r4, #16]
 8012a54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012a58:	f104 0314 	add.w	r3, r4, #20
 8012a5c:	f019 091f 	ands.w	r9, r9, #31
 8012a60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012a64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012a68:	d02f      	beq.n	8012aca <__lshift+0xc6>
 8012a6a:	f1c9 0e20 	rsb	lr, r9, #32
 8012a6e:	468a      	mov	sl, r1
 8012a70:	f04f 0c00 	mov.w	ip, #0
 8012a74:	681a      	ldr	r2, [r3, #0]
 8012a76:	fa02 f209 	lsl.w	r2, r2, r9
 8012a7a:	ea42 020c 	orr.w	r2, r2, ip
 8012a7e:	f84a 2b04 	str.w	r2, [sl], #4
 8012a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a86:	4298      	cmp	r0, r3
 8012a88:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012a8c:	d8f2      	bhi.n	8012a74 <__lshift+0x70>
 8012a8e:	1b03      	subs	r3, r0, r4
 8012a90:	3b15      	subs	r3, #21
 8012a92:	f023 0303 	bic.w	r3, r3, #3
 8012a96:	3304      	adds	r3, #4
 8012a98:	f104 0215 	add.w	r2, r4, #21
 8012a9c:	4290      	cmp	r0, r2
 8012a9e:	bf38      	it	cc
 8012aa0:	2304      	movcc	r3, #4
 8012aa2:	f841 c003 	str.w	ip, [r1, r3]
 8012aa6:	f1bc 0f00 	cmp.w	ip, #0
 8012aaa:	d001      	beq.n	8012ab0 <__lshift+0xac>
 8012aac:	f108 0602 	add.w	r6, r8, #2
 8012ab0:	3e01      	subs	r6, #1
 8012ab2:	4638      	mov	r0, r7
 8012ab4:	612e      	str	r6, [r5, #16]
 8012ab6:	4621      	mov	r1, r4
 8012ab8:	f7ff fdd2 	bl	8012660 <_Bfree>
 8012abc:	4628      	mov	r0, r5
 8012abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ac2:	f842 0f04 	str.w	r0, [r2, #4]!
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	e7c1      	b.n	8012a4e <__lshift+0x4a>
 8012aca:	3904      	subs	r1, #4
 8012acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ad0:	f841 2f04 	str.w	r2, [r1, #4]!
 8012ad4:	4298      	cmp	r0, r3
 8012ad6:	d8f9      	bhi.n	8012acc <__lshift+0xc8>
 8012ad8:	e7ea      	b.n	8012ab0 <__lshift+0xac>
 8012ada:	bf00      	nop
 8012adc:	0801e4cb 	.word	0x0801e4cb
 8012ae0:	0801e4dc 	.word	0x0801e4dc

08012ae4 <__mcmp>:
 8012ae4:	b530      	push	{r4, r5, lr}
 8012ae6:	6902      	ldr	r2, [r0, #16]
 8012ae8:	690c      	ldr	r4, [r1, #16]
 8012aea:	1b12      	subs	r2, r2, r4
 8012aec:	d10e      	bne.n	8012b0c <__mcmp+0x28>
 8012aee:	f100 0314 	add.w	r3, r0, #20
 8012af2:	3114      	adds	r1, #20
 8012af4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012af8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012afc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012b00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012b04:	42a5      	cmp	r5, r4
 8012b06:	d003      	beq.n	8012b10 <__mcmp+0x2c>
 8012b08:	d305      	bcc.n	8012b16 <__mcmp+0x32>
 8012b0a:	2201      	movs	r2, #1
 8012b0c:	4610      	mov	r0, r2
 8012b0e:	bd30      	pop	{r4, r5, pc}
 8012b10:	4283      	cmp	r3, r0
 8012b12:	d3f3      	bcc.n	8012afc <__mcmp+0x18>
 8012b14:	e7fa      	b.n	8012b0c <__mcmp+0x28>
 8012b16:	f04f 32ff 	mov.w	r2, #4294967295
 8012b1a:	e7f7      	b.n	8012b0c <__mcmp+0x28>

08012b1c <__mdiff>:
 8012b1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b20:	460c      	mov	r4, r1
 8012b22:	4606      	mov	r6, r0
 8012b24:	4611      	mov	r1, r2
 8012b26:	4620      	mov	r0, r4
 8012b28:	4690      	mov	r8, r2
 8012b2a:	f7ff ffdb 	bl	8012ae4 <__mcmp>
 8012b2e:	1e05      	subs	r5, r0, #0
 8012b30:	d110      	bne.n	8012b54 <__mdiff+0x38>
 8012b32:	4629      	mov	r1, r5
 8012b34:	4630      	mov	r0, r6
 8012b36:	f7ff fd53 	bl	80125e0 <_Balloc>
 8012b3a:	b930      	cbnz	r0, 8012b4a <__mdiff+0x2e>
 8012b3c:	4b3a      	ldr	r3, [pc, #232]	; (8012c28 <__mdiff+0x10c>)
 8012b3e:	4602      	mov	r2, r0
 8012b40:	f240 2132 	movw	r1, #562	; 0x232
 8012b44:	4839      	ldr	r0, [pc, #228]	; (8012c2c <__mdiff+0x110>)
 8012b46:	f7fe ff13 	bl	8011970 <__assert_func>
 8012b4a:	2301      	movs	r3, #1
 8012b4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012b50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b54:	bfa4      	itt	ge
 8012b56:	4643      	movge	r3, r8
 8012b58:	46a0      	movge	r8, r4
 8012b5a:	4630      	mov	r0, r6
 8012b5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012b60:	bfa6      	itte	ge
 8012b62:	461c      	movge	r4, r3
 8012b64:	2500      	movge	r5, #0
 8012b66:	2501      	movlt	r5, #1
 8012b68:	f7ff fd3a 	bl	80125e0 <_Balloc>
 8012b6c:	b920      	cbnz	r0, 8012b78 <__mdiff+0x5c>
 8012b6e:	4b2e      	ldr	r3, [pc, #184]	; (8012c28 <__mdiff+0x10c>)
 8012b70:	4602      	mov	r2, r0
 8012b72:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012b76:	e7e5      	b.n	8012b44 <__mdiff+0x28>
 8012b78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012b7c:	6926      	ldr	r6, [r4, #16]
 8012b7e:	60c5      	str	r5, [r0, #12]
 8012b80:	f104 0914 	add.w	r9, r4, #20
 8012b84:	f108 0514 	add.w	r5, r8, #20
 8012b88:	f100 0e14 	add.w	lr, r0, #20
 8012b8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012b90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012b94:	f108 0210 	add.w	r2, r8, #16
 8012b98:	46f2      	mov	sl, lr
 8012b9a:	2100      	movs	r1, #0
 8012b9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8012ba0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012ba4:	fa1f f883 	uxth.w	r8, r3
 8012ba8:	fa11 f18b 	uxtah	r1, r1, fp
 8012bac:	0c1b      	lsrs	r3, r3, #16
 8012bae:	eba1 0808 	sub.w	r8, r1, r8
 8012bb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012bb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012bba:	fa1f f888 	uxth.w	r8, r8
 8012bbe:	1419      	asrs	r1, r3, #16
 8012bc0:	454e      	cmp	r6, r9
 8012bc2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012bc6:	f84a 3b04 	str.w	r3, [sl], #4
 8012bca:	d8e7      	bhi.n	8012b9c <__mdiff+0x80>
 8012bcc:	1b33      	subs	r3, r6, r4
 8012bce:	3b15      	subs	r3, #21
 8012bd0:	f023 0303 	bic.w	r3, r3, #3
 8012bd4:	3304      	adds	r3, #4
 8012bd6:	3415      	adds	r4, #21
 8012bd8:	42a6      	cmp	r6, r4
 8012bda:	bf38      	it	cc
 8012bdc:	2304      	movcc	r3, #4
 8012bde:	441d      	add	r5, r3
 8012be0:	4473      	add	r3, lr
 8012be2:	469e      	mov	lr, r3
 8012be4:	462e      	mov	r6, r5
 8012be6:	4566      	cmp	r6, ip
 8012be8:	d30e      	bcc.n	8012c08 <__mdiff+0xec>
 8012bea:	f10c 0203 	add.w	r2, ip, #3
 8012bee:	1b52      	subs	r2, r2, r5
 8012bf0:	f022 0203 	bic.w	r2, r2, #3
 8012bf4:	3d03      	subs	r5, #3
 8012bf6:	45ac      	cmp	ip, r5
 8012bf8:	bf38      	it	cc
 8012bfa:	2200      	movcc	r2, #0
 8012bfc:	441a      	add	r2, r3
 8012bfe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012c02:	b17b      	cbz	r3, 8012c24 <__mdiff+0x108>
 8012c04:	6107      	str	r7, [r0, #16]
 8012c06:	e7a3      	b.n	8012b50 <__mdiff+0x34>
 8012c08:	f856 8b04 	ldr.w	r8, [r6], #4
 8012c0c:	fa11 f288 	uxtah	r2, r1, r8
 8012c10:	1414      	asrs	r4, r2, #16
 8012c12:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012c16:	b292      	uxth	r2, r2
 8012c18:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012c1c:	f84e 2b04 	str.w	r2, [lr], #4
 8012c20:	1421      	asrs	r1, r4, #16
 8012c22:	e7e0      	b.n	8012be6 <__mdiff+0xca>
 8012c24:	3f01      	subs	r7, #1
 8012c26:	e7ea      	b.n	8012bfe <__mdiff+0xe2>
 8012c28:	0801e4cb 	.word	0x0801e4cb
 8012c2c:	0801e4dc 	.word	0x0801e4dc

08012c30 <__d2b>:
 8012c30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012c34:	4689      	mov	r9, r1
 8012c36:	2101      	movs	r1, #1
 8012c38:	ec57 6b10 	vmov	r6, r7, d0
 8012c3c:	4690      	mov	r8, r2
 8012c3e:	f7ff fccf 	bl	80125e0 <_Balloc>
 8012c42:	4604      	mov	r4, r0
 8012c44:	b930      	cbnz	r0, 8012c54 <__d2b+0x24>
 8012c46:	4602      	mov	r2, r0
 8012c48:	4b25      	ldr	r3, [pc, #148]	; (8012ce0 <__d2b+0xb0>)
 8012c4a:	4826      	ldr	r0, [pc, #152]	; (8012ce4 <__d2b+0xb4>)
 8012c4c:	f240 310a 	movw	r1, #778	; 0x30a
 8012c50:	f7fe fe8e 	bl	8011970 <__assert_func>
 8012c54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012c58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012c5c:	bb35      	cbnz	r5, 8012cac <__d2b+0x7c>
 8012c5e:	2e00      	cmp	r6, #0
 8012c60:	9301      	str	r3, [sp, #4]
 8012c62:	d028      	beq.n	8012cb6 <__d2b+0x86>
 8012c64:	4668      	mov	r0, sp
 8012c66:	9600      	str	r6, [sp, #0]
 8012c68:	f7ff fd82 	bl	8012770 <__lo0bits>
 8012c6c:	9900      	ldr	r1, [sp, #0]
 8012c6e:	b300      	cbz	r0, 8012cb2 <__d2b+0x82>
 8012c70:	9a01      	ldr	r2, [sp, #4]
 8012c72:	f1c0 0320 	rsb	r3, r0, #32
 8012c76:	fa02 f303 	lsl.w	r3, r2, r3
 8012c7a:	430b      	orrs	r3, r1
 8012c7c:	40c2      	lsrs	r2, r0
 8012c7e:	6163      	str	r3, [r4, #20]
 8012c80:	9201      	str	r2, [sp, #4]
 8012c82:	9b01      	ldr	r3, [sp, #4]
 8012c84:	61a3      	str	r3, [r4, #24]
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	bf14      	ite	ne
 8012c8a:	2202      	movne	r2, #2
 8012c8c:	2201      	moveq	r2, #1
 8012c8e:	6122      	str	r2, [r4, #16]
 8012c90:	b1d5      	cbz	r5, 8012cc8 <__d2b+0x98>
 8012c92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012c96:	4405      	add	r5, r0
 8012c98:	f8c9 5000 	str.w	r5, [r9]
 8012c9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012ca0:	f8c8 0000 	str.w	r0, [r8]
 8012ca4:	4620      	mov	r0, r4
 8012ca6:	b003      	add	sp, #12
 8012ca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012cac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012cb0:	e7d5      	b.n	8012c5e <__d2b+0x2e>
 8012cb2:	6161      	str	r1, [r4, #20]
 8012cb4:	e7e5      	b.n	8012c82 <__d2b+0x52>
 8012cb6:	a801      	add	r0, sp, #4
 8012cb8:	f7ff fd5a 	bl	8012770 <__lo0bits>
 8012cbc:	9b01      	ldr	r3, [sp, #4]
 8012cbe:	6163      	str	r3, [r4, #20]
 8012cc0:	2201      	movs	r2, #1
 8012cc2:	6122      	str	r2, [r4, #16]
 8012cc4:	3020      	adds	r0, #32
 8012cc6:	e7e3      	b.n	8012c90 <__d2b+0x60>
 8012cc8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012ccc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012cd0:	f8c9 0000 	str.w	r0, [r9]
 8012cd4:	6918      	ldr	r0, [r3, #16]
 8012cd6:	f7ff fd2b 	bl	8012730 <__hi0bits>
 8012cda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012cde:	e7df      	b.n	8012ca0 <__d2b+0x70>
 8012ce0:	0801e4cb 	.word	0x0801e4cb
 8012ce4:	0801e4dc 	.word	0x0801e4dc

08012ce8 <_calloc_r>:
 8012ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012cea:	fba1 2402 	umull	r2, r4, r1, r2
 8012cee:	b94c      	cbnz	r4, 8012d04 <_calloc_r+0x1c>
 8012cf0:	4611      	mov	r1, r2
 8012cf2:	9201      	str	r2, [sp, #4]
 8012cf4:	f000 f87a 	bl	8012dec <_malloc_r>
 8012cf8:	9a01      	ldr	r2, [sp, #4]
 8012cfa:	4605      	mov	r5, r0
 8012cfc:	b930      	cbnz	r0, 8012d0c <_calloc_r+0x24>
 8012cfe:	4628      	mov	r0, r5
 8012d00:	b003      	add	sp, #12
 8012d02:	bd30      	pop	{r4, r5, pc}
 8012d04:	220c      	movs	r2, #12
 8012d06:	6002      	str	r2, [r0, #0]
 8012d08:	2500      	movs	r5, #0
 8012d0a:	e7f8      	b.n	8012cfe <_calloc_r+0x16>
 8012d0c:	4621      	mov	r1, r4
 8012d0e:	f7fe f857 	bl	8010dc0 <memset>
 8012d12:	e7f4      	b.n	8012cfe <_calloc_r+0x16>

08012d14 <_free_r>:
 8012d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012d16:	2900      	cmp	r1, #0
 8012d18:	d044      	beq.n	8012da4 <_free_r+0x90>
 8012d1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d1e:	9001      	str	r0, [sp, #4]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	f1a1 0404 	sub.w	r4, r1, #4
 8012d26:	bfb8      	it	lt
 8012d28:	18e4      	addlt	r4, r4, r3
 8012d2a:	f000 fead 	bl	8013a88 <__malloc_lock>
 8012d2e:	4a1e      	ldr	r2, [pc, #120]	; (8012da8 <_free_r+0x94>)
 8012d30:	9801      	ldr	r0, [sp, #4]
 8012d32:	6813      	ldr	r3, [r2, #0]
 8012d34:	b933      	cbnz	r3, 8012d44 <_free_r+0x30>
 8012d36:	6063      	str	r3, [r4, #4]
 8012d38:	6014      	str	r4, [r2, #0]
 8012d3a:	b003      	add	sp, #12
 8012d3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012d40:	f000 bea8 	b.w	8013a94 <__malloc_unlock>
 8012d44:	42a3      	cmp	r3, r4
 8012d46:	d908      	bls.n	8012d5a <_free_r+0x46>
 8012d48:	6825      	ldr	r5, [r4, #0]
 8012d4a:	1961      	adds	r1, r4, r5
 8012d4c:	428b      	cmp	r3, r1
 8012d4e:	bf01      	itttt	eq
 8012d50:	6819      	ldreq	r1, [r3, #0]
 8012d52:	685b      	ldreq	r3, [r3, #4]
 8012d54:	1949      	addeq	r1, r1, r5
 8012d56:	6021      	streq	r1, [r4, #0]
 8012d58:	e7ed      	b.n	8012d36 <_free_r+0x22>
 8012d5a:	461a      	mov	r2, r3
 8012d5c:	685b      	ldr	r3, [r3, #4]
 8012d5e:	b10b      	cbz	r3, 8012d64 <_free_r+0x50>
 8012d60:	42a3      	cmp	r3, r4
 8012d62:	d9fa      	bls.n	8012d5a <_free_r+0x46>
 8012d64:	6811      	ldr	r1, [r2, #0]
 8012d66:	1855      	adds	r5, r2, r1
 8012d68:	42a5      	cmp	r5, r4
 8012d6a:	d10b      	bne.n	8012d84 <_free_r+0x70>
 8012d6c:	6824      	ldr	r4, [r4, #0]
 8012d6e:	4421      	add	r1, r4
 8012d70:	1854      	adds	r4, r2, r1
 8012d72:	42a3      	cmp	r3, r4
 8012d74:	6011      	str	r1, [r2, #0]
 8012d76:	d1e0      	bne.n	8012d3a <_free_r+0x26>
 8012d78:	681c      	ldr	r4, [r3, #0]
 8012d7a:	685b      	ldr	r3, [r3, #4]
 8012d7c:	6053      	str	r3, [r2, #4]
 8012d7e:	4421      	add	r1, r4
 8012d80:	6011      	str	r1, [r2, #0]
 8012d82:	e7da      	b.n	8012d3a <_free_r+0x26>
 8012d84:	d902      	bls.n	8012d8c <_free_r+0x78>
 8012d86:	230c      	movs	r3, #12
 8012d88:	6003      	str	r3, [r0, #0]
 8012d8a:	e7d6      	b.n	8012d3a <_free_r+0x26>
 8012d8c:	6825      	ldr	r5, [r4, #0]
 8012d8e:	1961      	adds	r1, r4, r5
 8012d90:	428b      	cmp	r3, r1
 8012d92:	bf04      	itt	eq
 8012d94:	6819      	ldreq	r1, [r3, #0]
 8012d96:	685b      	ldreq	r3, [r3, #4]
 8012d98:	6063      	str	r3, [r4, #4]
 8012d9a:	bf04      	itt	eq
 8012d9c:	1949      	addeq	r1, r1, r5
 8012d9e:	6021      	streq	r1, [r4, #0]
 8012da0:	6054      	str	r4, [r2, #4]
 8012da2:	e7ca      	b.n	8012d3a <_free_r+0x26>
 8012da4:	b003      	add	sp, #12
 8012da6:	bd30      	pop	{r4, r5, pc}
 8012da8:	2400e5ec 	.word	0x2400e5ec

08012dac <sbrk_aligned>:
 8012dac:	b570      	push	{r4, r5, r6, lr}
 8012dae:	4e0e      	ldr	r6, [pc, #56]	; (8012de8 <sbrk_aligned+0x3c>)
 8012db0:	460c      	mov	r4, r1
 8012db2:	6831      	ldr	r1, [r6, #0]
 8012db4:	4605      	mov	r5, r0
 8012db6:	b911      	cbnz	r1, 8012dbe <sbrk_aligned+0x12>
 8012db8:	f000 fb42 	bl	8013440 <_sbrk_r>
 8012dbc:	6030      	str	r0, [r6, #0]
 8012dbe:	4621      	mov	r1, r4
 8012dc0:	4628      	mov	r0, r5
 8012dc2:	f000 fb3d 	bl	8013440 <_sbrk_r>
 8012dc6:	1c43      	adds	r3, r0, #1
 8012dc8:	d00a      	beq.n	8012de0 <sbrk_aligned+0x34>
 8012dca:	1cc4      	adds	r4, r0, #3
 8012dcc:	f024 0403 	bic.w	r4, r4, #3
 8012dd0:	42a0      	cmp	r0, r4
 8012dd2:	d007      	beq.n	8012de4 <sbrk_aligned+0x38>
 8012dd4:	1a21      	subs	r1, r4, r0
 8012dd6:	4628      	mov	r0, r5
 8012dd8:	f000 fb32 	bl	8013440 <_sbrk_r>
 8012ddc:	3001      	adds	r0, #1
 8012dde:	d101      	bne.n	8012de4 <sbrk_aligned+0x38>
 8012de0:	f04f 34ff 	mov.w	r4, #4294967295
 8012de4:	4620      	mov	r0, r4
 8012de6:	bd70      	pop	{r4, r5, r6, pc}
 8012de8:	2400e5f0 	.word	0x2400e5f0

08012dec <_malloc_r>:
 8012dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012df0:	1ccd      	adds	r5, r1, #3
 8012df2:	f025 0503 	bic.w	r5, r5, #3
 8012df6:	3508      	adds	r5, #8
 8012df8:	2d0c      	cmp	r5, #12
 8012dfa:	bf38      	it	cc
 8012dfc:	250c      	movcc	r5, #12
 8012dfe:	2d00      	cmp	r5, #0
 8012e00:	4607      	mov	r7, r0
 8012e02:	db01      	blt.n	8012e08 <_malloc_r+0x1c>
 8012e04:	42a9      	cmp	r1, r5
 8012e06:	d905      	bls.n	8012e14 <_malloc_r+0x28>
 8012e08:	230c      	movs	r3, #12
 8012e0a:	603b      	str	r3, [r7, #0]
 8012e0c:	2600      	movs	r6, #0
 8012e0e:	4630      	mov	r0, r6
 8012e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e14:	4e2e      	ldr	r6, [pc, #184]	; (8012ed0 <_malloc_r+0xe4>)
 8012e16:	f000 fe37 	bl	8013a88 <__malloc_lock>
 8012e1a:	6833      	ldr	r3, [r6, #0]
 8012e1c:	461c      	mov	r4, r3
 8012e1e:	bb34      	cbnz	r4, 8012e6e <_malloc_r+0x82>
 8012e20:	4629      	mov	r1, r5
 8012e22:	4638      	mov	r0, r7
 8012e24:	f7ff ffc2 	bl	8012dac <sbrk_aligned>
 8012e28:	1c43      	adds	r3, r0, #1
 8012e2a:	4604      	mov	r4, r0
 8012e2c:	d14d      	bne.n	8012eca <_malloc_r+0xde>
 8012e2e:	6834      	ldr	r4, [r6, #0]
 8012e30:	4626      	mov	r6, r4
 8012e32:	2e00      	cmp	r6, #0
 8012e34:	d140      	bne.n	8012eb8 <_malloc_r+0xcc>
 8012e36:	6823      	ldr	r3, [r4, #0]
 8012e38:	4631      	mov	r1, r6
 8012e3a:	4638      	mov	r0, r7
 8012e3c:	eb04 0803 	add.w	r8, r4, r3
 8012e40:	f000 fafe 	bl	8013440 <_sbrk_r>
 8012e44:	4580      	cmp	r8, r0
 8012e46:	d13a      	bne.n	8012ebe <_malloc_r+0xd2>
 8012e48:	6821      	ldr	r1, [r4, #0]
 8012e4a:	3503      	adds	r5, #3
 8012e4c:	1a6d      	subs	r5, r5, r1
 8012e4e:	f025 0503 	bic.w	r5, r5, #3
 8012e52:	3508      	adds	r5, #8
 8012e54:	2d0c      	cmp	r5, #12
 8012e56:	bf38      	it	cc
 8012e58:	250c      	movcc	r5, #12
 8012e5a:	4629      	mov	r1, r5
 8012e5c:	4638      	mov	r0, r7
 8012e5e:	f7ff ffa5 	bl	8012dac <sbrk_aligned>
 8012e62:	3001      	adds	r0, #1
 8012e64:	d02b      	beq.n	8012ebe <_malloc_r+0xd2>
 8012e66:	6823      	ldr	r3, [r4, #0]
 8012e68:	442b      	add	r3, r5
 8012e6a:	6023      	str	r3, [r4, #0]
 8012e6c:	e00e      	b.n	8012e8c <_malloc_r+0xa0>
 8012e6e:	6822      	ldr	r2, [r4, #0]
 8012e70:	1b52      	subs	r2, r2, r5
 8012e72:	d41e      	bmi.n	8012eb2 <_malloc_r+0xc6>
 8012e74:	2a0b      	cmp	r2, #11
 8012e76:	d916      	bls.n	8012ea6 <_malloc_r+0xba>
 8012e78:	1961      	adds	r1, r4, r5
 8012e7a:	42a3      	cmp	r3, r4
 8012e7c:	6025      	str	r5, [r4, #0]
 8012e7e:	bf18      	it	ne
 8012e80:	6059      	strne	r1, [r3, #4]
 8012e82:	6863      	ldr	r3, [r4, #4]
 8012e84:	bf08      	it	eq
 8012e86:	6031      	streq	r1, [r6, #0]
 8012e88:	5162      	str	r2, [r4, r5]
 8012e8a:	604b      	str	r3, [r1, #4]
 8012e8c:	4638      	mov	r0, r7
 8012e8e:	f104 060b 	add.w	r6, r4, #11
 8012e92:	f000 fdff 	bl	8013a94 <__malloc_unlock>
 8012e96:	f026 0607 	bic.w	r6, r6, #7
 8012e9a:	1d23      	adds	r3, r4, #4
 8012e9c:	1af2      	subs	r2, r6, r3
 8012e9e:	d0b6      	beq.n	8012e0e <_malloc_r+0x22>
 8012ea0:	1b9b      	subs	r3, r3, r6
 8012ea2:	50a3      	str	r3, [r4, r2]
 8012ea4:	e7b3      	b.n	8012e0e <_malloc_r+0x22>
 8012ea6:	6862      	ldr	r2, [r4, #4]
 8012ea8:	42a3      	cmp	r3, r4
 8012eaa:	bf0c      	ite	eq
 8012eac:	6032      	streq	r2, [r6, #0]
 8012eae:	605a      	strne	r2, [r3, #4]
 8012eb0:	e7ec      	b.n	8012e8c <_malloc_r+0xa0>
 8012eb2:	4623      	mov	r3, r4
 8012eb4:	6864      	ldr	r4, [r4, #4]
 8012eb6:	e7b2      	b.n	8012e1e <_malloc_r+0x32>
 8012eb8:	4634      	mov	r4, r6
 8012eba:	6876      	ldr	r6, [r6, #4]
 8012ebc:	e7b9      	b.n	8012e32 <_malloc_r+0x46>
 8012ebe:	230c      	movs	r3, #12
 8012ec0:	603b      	str	r3, [r7, #0]
 8012ec2:	4638      	mov	r0, r7
 8012ec4:	f000 fde6 	bl	8013a94 <__malloc_unlock>
 8012ec8:	e7a1      	b.n	8012e0e <_malloc_r+0x22>
 8012eca:	6025      	str	r5, [r4, #0]
 8012ecc:	e7de      	b.n	8012e8c <_malloc_r+0xa0>
 8012ece:	bf00      	nop
 8012ed0:	2400e5ec 	.word	0x2400e5ec

08012ed4 <__ssputs_r>:
 8012ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ed8:	688e      	ldr	r6, [r1, #8]
 8012eda:	429e      	cmp	r6, r3
 8012edc:	4682      	mov	sl, r0
 8012ede:	460c      	mov	r4, r1
 8012ee0:	4690      	mov	r8, r2
 8012ee2:	461f      	mov	r7, r3
 8012ee4:	d838      	bhi.n	8012f58 <__ssputs_r+0x84>
 8012ee6:	898a      	ldrh	r2, [r1, #12]
 8012ee8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012eec:	d032      	beq.n	8012f54 <__ssputs_r+0x80>
 8012eee:	6825      	ldr	r5, [r4, #0]
 8012ef0:	6909      	ldr	r1, [r1, #16]
 8012ef2:	eba5 0901 	sub.w	r9, r5, r1
 8012ef6:	6965      	ldr	r5, [r4, #20]
 8012ef8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012efc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012f00:	3301      	adds	r3, #1
 8012f02:	444b      	add	r3, r9
 8012f04:	106d      	asrs	r5, r5, #1
 8012f06:	429d      	cmp	r5, r3
 8012f08:	bf38      	it	cc
 8012f0a:	461d      	movcc	r5, r3
 8012f0c:	0553      	lsls	r3, r2, #21
 8012f0e:	d531      	bpl.n	8012f74 <__ssputs_r+0xa0>
 8012f10:	4629      	mov	r1, r5
 8012f12:	f7ff ff6b 	bl	8012dec <_malloc_r>
 8012f16:	4606      	mov	r6, r0
 8012f18:	b950      	cbnz	r0, 8012f30 <__ssputs_r+0x5c>
 8012f1a:	230c      	movs	r3, #12
 8012f1c:	f8ca 3000 	str.w	r3, [sl]
 8012f20:	89a3      	ldrh	r3, [r4, #12]
 8012f22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012f26:	81a3      	strh	r3, [r4, #12]
 8012f28:	f04f 30ff 	mov.w	r0, #4294967295
 8012f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f30:	6921      	ldr	r1, [r4, #16]
 8012f32:	464a      	mov	r2, r9
 8012f34:	f7fd ff36 	bl	8010da4 <memcpy>
 8012f38:	89a3      	ldrh	r3, [r4, #12]
 8012f3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012f3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012f42:	81a3      	strh	r3, [r4, #12]
 8012f44:	6126      	str	r6, [r4, #16]
 8012f46:	6165      	str	r5, [r4, #20]
 8012f48:	444e      	add	r6, r9
 8012f4a:	eba5 0509 	sub.w	r5, r5, r9
 8012f4e:	6026      	str	r6, [r4, #0]
 8012f50:	60a5      	str	r5, [r4, #8]
 8012f52:	463e      	mov	r6, r7
 8012f54:	42be      	cmp	r6, r7
 8012f56:	d900      	bls.n	8012f5a <__ssputs_r+0x86>
 8012f58:	463e      	mov	r6, r7
 8012f5a:	6820      	ldr	r0, [r4, #0]
 8012f5c:	4632      	mov	r2, r6
 8012f5e:	4641      	mov	r1, r8
 8012f60:	f000 fd78 	bl	8013a54 <memmove>
 8012f64:	68a3      	ldr	r3, [r4, #8]
 8012f66:	1b9b      	subs	r3, r3, r6
 8012f68:	60a3      	str	r3, [r4, #8]
 8012f6a:	6823      	ldr	r3, [r4, #0]
 8012f6c:	4433      	add	r3, r6
 8012f6e:	6023      	str	r3, [r4, #0]
 8012f70:	2000      	movs	r0, #0
 8012f72:	e7db      	b.n	8012f2c <__ssputs_r+0x58>
 8012f74:	462a      	mov	r2, r5
 8012f76:	f000 fd93 	bl	8013aa0 <_realloc_r>
 8012f7a:	4606      	mov	r6, r0
 8012f7c:	2800      	cmp	r0, #0
 8012f7e:	d1e1      	bne.n	8012f44 <__ssputs_r+0x70>
 8012f80:	6921      	ldr	r1, [r4, #16]
 8012f82:	4650      	mov	r0, sl
 8012f84:	f7ff fec6 	bl	8012d14 <_free_r>
 8012f88:	e7c7      	b.n	8012f1a <__ssputs_r+0x46>
	...

08012f8c <_svfiprintf_r>:
 8012f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f90:	4698      	mov	r8, r3
 8012f92:	898b      	ldrh	r3, [r1, #12]
 8012f94:	061b      	lsls	r3, r3, #24
 8012f96:	b09d      	sub	sp, #116	; 0x74
 8012f98:	4607      	mov	r7, r0
 8012f9a:	460d      	mov	r5, r1
 8012f9c:	4614      	mov	r4, r2
 8012f9e:	d50e      	bpl.n	8012fbe <_svfiprintf_r+0x32>
 8012fa0:	690b      	ldr	r3, [r1, #16]
 8012fa2:	b963      	cbnz	r3, 8012fbe <_svfiprintf_r+0x32>
 8012fa4:	2140      	movs	r1, #64	; 0x40
 8012fa6:	f7ff ff21 	bl	8012dec <_malloc_r>
 8012faa:	6028      	str	r0, [r5, #0]
 8012fac:	6128      	str	r0, [r5, #16]
 8012fae:	b920      	cbnz	r0, 8012fba <_svfiprintf_r+0x2e>
 8012fb0:	230c      	movs	r3, #12
 8012fb2:	603b      	str	r3, [r7, #0]
 8012fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8012fb8:	e0d1      	b.n	801315e <_svfiprintf_r+0x1d2>
 8012fba:	2340      	movs	r3, #64	; 0x40
 8012fbc:	616b      	str	r3, [r5, #20]
 8012fbe:	2300      	movs	r3, #0
 8012fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8012fc2:	2320      	movs	r3, #32
 8012fc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012fc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8012fcc:	2330      	movs	r3, #48	; 0x30
 8012fce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013178 <_svfiprintf_r+0x1ec>
 8012fd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012fd6:	f04f 0901 	mov.w	r9, #1
 8012fda:	4623      	mov	r3, r4
 8012fdc:	469a      	mov	sl, r3
 8012fde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012fe2:	b10a      	cbz	r2, 8012fe8 <_svfiprintf_r+0x5c>
 8012fe4:	2a25      	cmp	r2, #37	; 0x25
 8012fe6:	d1f9      	bne.n	8012fdc <_svfiprintf_r+0x50>
 8012fe8:	ebba 0b04 	subs.w	fp, sl, r4
 8012fec:	d00b      	beq.n	8013006 <_svfiprintf_r+0x7a>
 8012fee:	465b      	mov	r3, fp
 8012ff0:	4622      	mov	r2, r4
 8012ff2:	4629      	mov	r1, r5
 8012ff4:	4638      	mov	r0, r7
 8012ff6:	f7ff ff6d 	bl	8012ed4 <__ssputs_r>
 8012ffa:	3001      	adds	r0, #1
 8012ffc:	f000 80aa 	beq.w	8013154 <_svfiprintf_r+0x1c8>
 8013000:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013002:	445a      	add	r2, fp
 8013004:	9209      	str	r2, [sp, #36]	; 0x24
 8013006:	f89a 3000 	ldrb.w	r3, [sl]
 801300a:	2b00      	cmp	r3, #0
 801300c:	f000 80a2 	beq.w	8013154 <_svfiprintf_r+0x1c8>
 8013010:	2300      	movs	r3, #0
 8013012:	f04f 32ff 	mov.w	r2, #4294967295
 8013016:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801301a:	f10a 0a01 	add.w	sl, sl, #1
 801301e:	9304      	str	r3, [sp, #16]
 8013020:	9307      	str	r3, [sp, #28]
 8013022:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013026:	931a      	str	r3, [sp, #104]	; 0x68
 8013028:	4654      	mov	r4, sl
 801302a:	2205      	movs	r2, #5
 801302c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013030:	4851      	ldr	r0, [pc, #324]	; (8013178 <_svfiprintf_r+0x1ec>)
 8013032:	f7ed f95d 	bl	80002f0 <memchr>
 8013036:	9a04      	ldr	r2, [sp, #16]
 8013038:	b9d8      	cbnz	r0, 8013072 <_svfiprintf_r+0xe6>
 801303a:	06d0      	lsls	r0, r2, #27
 801303c:	bf44      	itt	mi
 801303e:	2320      	movmi	r3, #32
 8013040:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013044:	0711      	lsls	r1, r2, #28
 8013046:	bf44      	itt	mi
 8013048:	232b      	movmi	r3, #43	; 0x2b
 801304a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801304e:	f89a 3000 	ldrb.w	r3, [sl]
 8013052:	2b2a      	cmp	r3, #42	; 0x2a
 8013054:	d015      	beq.n	8013082 <_svfiprintf_r+0xf6>
 8013056:	9a07      	ldr	r2, [sp, #28]
 8013058:	4654      	mov	r4, sl
 801305a:	2000      	movs	r0, #0
 801305c:	f04f 0c0a 	mov.w	ip, #10
 8013060:	4621      	mov	r1, r4
 8013062:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013066:	3b30      	subs	r3, #48	; 0x30
 8013068:	2b09      	cmp	r3, #9
 801306a:	d94e      	bls.n	801310a <_svfiprintf_r+0x17e>
 801306c:	b1b0      	cbz	r0, 801309c <_svfiprintf_r+0x110>
 801306e:	9207      	str	r2, [sp, #28]
 8013070:	e014      	b.n	801309c <_svfiprintf_r+0x110>
 8013072:	eba0 0308 	sub.w	r3, r0, r8
 8013076:	fa09 f303 	lsl.w	r3, r9, r3
 801307a:	4313      	orrs	r3, r2
 801307c:	9304      	str	r3, [sp, #16]
 801307e:	46a2      	mov	sl, r4
 8013080:	e7d2      	b.n	8013028 <_svfiprintf_r+0x9c>
 8013082:	9b03      	ldr	r3, [sp, #12]
 8013084:	1d19      	adds	r1, r3, #4
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	9103      	str	r1, [sp, #12]
 801308a:	2b00      	cmp	r3, #0
 801308c:	bfbb      	ittet	lt
 801308e:	425b      	neglt	r3, r3
 8013090:	f042 0202 	orrlt.w	r2, r2, #2
 8013094:	9307      	strge	r3, [sp, #28]
 8013096:	9307      	strlt	r3, [sp, #28]
 8013098:	bfb8      	it	lt
 801309a:	9204      	strlt	r2, [sp, #16]
 801309c:	7823      	ldrb	r3, [r4, #0]
 801309e:	2b2e      	cmp	r3, #46	; 0x2e
 80130a0:	d10c      	bne.n	80130bc <_svfiprintf_r+0x130>
 80130a2:	7863      	ldrb	r3, [r4, #1]
 80130a4:	2b2a      	cmp	r3, #42	; 0x2a
 80130a6:	d135      	bne.n	8013114 <_svfiprintf_r+0x188>
 80130a8:	9b03      	ldr	r3, [sp, #12]
 80130aa:	1d1a      	adds	r2, r3, #4
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	9203      	str	r2, [sp, #12]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	bfb8      	it	lt
 80130b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80130b8:	3402      	adds	r4, #2
 80130ba:	9305      	str	r3, [sp, #20]
 80130bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013188 <_svfiprintf_r+0x1fc>
 80130c0:	7821      	ldrb	r1, [r4, #0]
 80130c2:	2203      	movs	r2, #3
 80130c4:	4650      	mov	r0, sl
 80130c6:	f7ed f913 	bl	80002f0 <memchr>
 80130ca:	b140      	cbz	r0, 80130de <_svfiprintf_r+0x152>
 80130cc:	2340      	movs	r3, #64	; 0x40
 80130ce:	eba0 000a 	sub.w	r0, r0, sl
 80130d2:	fa03 f000 	lsl.w	r0, r3, r0
 80130d6:	9b04      	ldr	r3, [sp, #16]
 80130d8:	4303      	orrs	r3, r0
 80130da:	3401      	adds	r4, #1
 80130dc:	9304      	str	r3, [sp, #16]
 80130de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130e2:	4826      	ldr	r0, [pc, #152]	; (801317c <_svfiprintf_r+0x1f0>)
 80130e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80130e8:	2206      	movs	r2, #6
 80130ea:	f7ed f901 	bl	80002f0 <memchr>
 80130ee:	2800      	cmp	r0, #0
 80130f0:	d038      	beq.n	8013164 <_svfiprintf_r+0x1d8>
 80130f2:	4b23      	ldr	r3, [pc, #140]	; (8013180 <_svfiprintf_r+0x1f4>)
 80130f4:	bb1b      	cbnz	r3, 801313e <_svfiprintf_r+0x1b2>
 80130f6:	9b03      	ldr	r3, [sp, #12]
 80130f8:	3307      	adds	r3, #7
 80130fa:	f023 0307 	bic.w	r3, r3, #7
 80130fe:	3308      	adds	r3, #8
 8013100:	9303      	str	r3, [sp, #12]
 8013102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013104:	4433      	add	r3, r6
 8013106:	9309      	str	r3, [sp, #36]	; 0x24
 8013108:	e767      	b.n	8012fda <_svfiprintf_r+0x4e>
 801310a:	fb0c 3202 	mla	r2, ip, r2, r3
 801310e:	460c      	mov	r4, r1
 8013110:	2001      	movs	r0, #1
 8013112:	e7a5      	b.n	8013060 <_svfiprintf_r+0xd4>
 8013114:	2300      	movs	r3, #0
 8013116:	3401      	adds	r4, #1
 8013118:	9305      	str	r3, [sp, #20]
 801311a:	4619      	mov	r1, r3
 801311c:	f04f 0c0a 	mov.w	ip, #10
 8013120:	4620      	mov	r0, r4
 8013122:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013126:	3a30      	subs	r2, #48	; 0x30
 8013128:	2a09      	cmp	r2, #9
 801312a:	d903      	bls.n	8013134 <_svfiprintf_r+0x1a8>
 801312c:	2b00      	cmp	r3, #0
 801312e:	d0c5      	beq.n	80130bc <_svfiprintf_r+0x130>
 8013130:	9105      	str	r1, [sp, #20]
 8013132:	e7c3      	b.n	80130bc <_svfiprintf_r+0x130>
 8013134:	fb0c 2101 	mla	r1, ip, r1, r2
 8013138:	4604      	mov	r4, r0
 801313a:	2301      	movs	r3, #1
 801313c:	e7f0      	b.n	8013120 <_svfiprintf_r+0x194>
 801313e:	ab03      	add	r3, sp, #12
 8013140:	9300      	str	r3, [sp, #0]
 8013142:	462a      	mov	r2, r5
 8013144:	4b0f      	ldr	r3, [pc, #60]	; (8013184 <_svfiprintf_r+0x1f8>)
 8013146:	a904      	add	r1, sp, #16
 8013148:	4638      	mov	r0, r7
 801314a:	f7fd fed1 	bl	8010ef0 <_printf_float>
 801314e:	1c42      	adds	r2, r0, #1
 8013150:	4606      	mov	r6, r0
 8013152:	d1d6      	bne.n	8013102 <_svfiprintf_r+0x176>
 8013154:	89ab      	ldrh	r3, [r5, #12]
 8013156:	065b      	lsls	r3, r3, #25
 8013158:	f53f af2c 	bmi.w	8012fb4 <_svfiprintf_r+0x28>
 801315c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801315e:	b01d      	add	sp, #116	; 0x74
 8013160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013164:	ab03      	add	r3, sp, #12
 8013166:	9300      	str	r3, [sp, #0]
 8013168:	462a      	mov	r2, r5
 801316a:	4b06      	ldr	r3, [pc, #24]	; (8013184 <_svfiprintf_r+0x1f8>)
 801316c:	a904      	add	r1, sp, #16
 801316e:	4638      	mov	r0, r7
 8013170:	f7fe f94a 	bl	8011408 <_printf_i>
 8013174:	e7eb      	b.n	801314e <_svfiprintf_r+0x1c2>
 8013176:	bf00      	nop
 8013178:	0801e634 	.word	0x0801e634
 801317c:	0801e63e 	.word	0x0801e63e
 8013180:	08010ef1 	.word	0x08010ef1
 8013184:	08012ed5 	.word	0x08012ed5
 8013188:	0801e63a 	.word	0x0801e63a

0801318c <__sfputc_r>:
 801318c:	6893      	ldr	r3, [r2, #8]
 801318e:	3b01      	subs	r3, #1
 8013190:	2b00      	cmp	r3, #0
 8013192:	b410      	push	{r4}
 8013194:	6093      	str	r3, [r2, #8]
 8013196:	da08      	bge.n	80131aa <__sfputc_r+0x1e>
 8013198:	6994      	ldr	r4, [r2, #24]
 801319a:	42a3      	cmp	r3, r4
 801319c:	db01      	blt.n	80131a2 <__sfputc_r+0x16>
 801319e:	290a      	cmp	r1, #10
 80131a0:	d103      	bne.n	80131aa <__sfputc_r+0x1e>
 80131a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131a6:	f000 b95b 	b.w	8013460 <__swbuf_r>
 80131aa:	6813      	ldr	r3, [r2, #0]
 80131ac:	1c58      	adds	r0, r3, #1
 80131ae:	6010      	str	r0, [r2, #0]
 80131b0:	7019      	strb	r1, [r3, #0]
 80131b2:	4608      	mov	r0, r1
 80131b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131b8:	4770      	bx	lr

080131ba <__sfputs_r>:
 80131ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131bc:	4606      	mov	r6, r0
 80131be:	460f      	mov	r7, r1
 80131c0:	4614      	mov	r4, r2
 80131c2:	18d5      	adds	r5, r2, r3
 80131c4:	42ac      	cmp	r4, r5
 80131c6:	d101      	bne.n	80131cc <__sfputs_r+0x12>
 80131c8:	2000      	movs	r0, #0
 80131ca:	e007      	b.n	80131dc <__sfputs_r+0x22>
 80131cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131d0:	463a      	mov	r2, r7
 80131d2:	4630      	mov	r0, r6
 80131d4:	f7ff ffda 	bl	801318c <__sfputc_r>
 80131d8:	1c43      	adds	r3, r0, #1
 80131da:	d1f3      	bne.n	80131c4 <__sfputs_r+0xa>
 80131dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080131e0 <_vfiprintf_r>:
 80131e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131e4:	460d      	mov	r5, r1
 80131e6:	b09d      	sub	sp, #116	; 0x74
 80131e8:	4614      	mov	r4, r2
 80131ea:	4698      	mov	r8, r3
 80131ec:	4606      	mov	r6, r0
 80131ee:	b118      	cbz	r0, 80131f8 <_vfiprintf_r+0x18>
 80131f0:	6983      	ldr	r3, [r0, #24]
 80131f2:	b90b      	cbnz	r3, 80131f8 <_vfiprintf_r+0x18>
 80131f4:	f000 fb16 	bl	8013824 <__sinit>
 80131f8:	4b89      	ldr	r3, [pc, #548]	; (8013420 <_vfiprintf_r+0x240>)
 80131fa:	429d      	cmp	r5, r3
 80131fc:	d11b      	bne.n	8013236 <_vfiprintf_r+0x56>
 80131fe:	6875      	ldr	r5, [r6, #4]
 8013200:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013202:	07d9      	lsls	r1, r3, #31
 8013204:	d405      	bmi.n	8013212 <_vfiprintf_r+0x32>
 8013206:	89ab      	ldrh	r3, [r5, #12]
 8013208:	059a      	lsls	r2, r3, #22
 801320a:	d402      	bmi.n	8013212 <_vfiprintf_r+0x32>
 801320c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801320e:	f000 fba7 	bl	8013960 <__retarget_lock_acquire_recursive>
 8013212:	89ab      	ldrh	r3, [r5, #12]
 8013214:	071b      	lsls	r3, r3, #28
 8013216:	d501      	bpl.n	801321c <_vfiprintf_r+0x3c>
 8013218:	692b      	ldr	r3, [r5, #16]
 801321a:	b9eb      	cbnz	r3, 8013258 <_vfiprintf_r+0x78>
 801321c:	4629      	mov	r1, r5
 801321e:	4630      	mov	r0, r6
 8013220:	f000 f970 	bl	8013504 <__swsetup_r>
 8013224:	b1c0      	cbz	r0, 8013258 <_vfiprintf_r+0x78>
 8013226:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013228:	07dc      	lsls	r4, r3, #31
 801322a:	d50e      	bpl.n	801324a <_vfiprintf_r+0x6a>
 801322c:	f04f 30ff 	mov.w	r0, #4294967295
 8013230:	b01d      	add	sp, #116	; 0x74
 8013232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013236:	4b7b      	ldr	r3, [pc, #492]	; (8013424 <_vfiprintf_r+0x244>)
 8013238:	429d      	cmp	r5, r3
 801323a:	d101      	bne.n	8013240 <_vfiprintf_r+0x60>
 801323c:	68b5      	ldr	r5, [r6, #8]
 801323e:	e7df      	b.n	8013200 <_vfiprintf_r+0x20>
 8013240:	4b79      	ldr	r3, [pc, #484]	; (8013428 <_vfiprintf_r+0x248>)
 8013242:	429d      	cmp	r5, r3
 8013244:	bf08      	it	eq
 8013246:	68f5      	ldreq	r5, [r6, #12]
 8013248:	e7da      	b.n	8013200 <_vfiprintf_r+0x20>
 801324a:	89ab      	ldrh	r3, [r5, #12]
 801324c:	0598      	lsls	r0, r3, #22
 801324e:	d4ed      	bmi.n	801322c <_vfiprintf_r+0x4c>
 8013250:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013252:	f000 fb86 	bl	8013962 <__retarget_lock_release_recursive>
 8013256:	e7e9      	b.n	801322c <_vfiprintf_r+0x4c>
 8013258:	2300      	movs	r3, #0
 801325a:	9309      	str	r3, [sp, #36]	; 0x24
 801325c:	2320      	movs	r3, #32
 801325e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013262:	f8cd 800c 	str.w	r8, [sp, #12]
 8013266:	2330      	movs	r3, #48	; 0x30
 8013268:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801342c <_vfiprintf_r+0x24c>
 801326c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013270:	f04f 0901 	mov.w	r9, #1
 8013274:	4623      	mov	r3, r4
 8013276:	469a      	mov	sl, r3
 8013278:	f813 2b01 	ldrb.w	r2, [r3], #1
 801327c:	b10a      	cbz	r2, 8013282 <_vfiprintf_r+0xa2>
 801327e:	2a25      	cmp	r2, #37	; 0x25
 8013280:	d1f9      	bne.n	8013276 <_vfiprintf_r+0x96>
 8013282:	ebba 0b04 	subs.w	fp, sl, r4
 8013286:	d00b      	beq.n	80132a0 <_vfiprintf_r+0xc0>
 8013288:	465b      	mov	r3, fp
 801328a:	4622      	mov	r2, r4
 801328c:	4629      	mov	r1, r5
 801328e:	4630      	mov	r0, r6
 8013290:	f7ff ff93 	bl	80131ba <__sfputs_r>
 8013294:	3001      	adds	r0, #1
 8013296:	f000 80aa 	beq.w	80133ee <_vfiprintf_r+0x20e>
 801329a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801329c:	445a      	add	r2, fp
 801329e:	9209      	str	r2, [sp, #36]	; 0x24
 80132a0:	f89a 3000 	ldrb.w	r3, [sl]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	f000 80a2 	beq.w	80133ee <_vfiprintf_r+0x20e>
 80132aa:	2300      	movs	r3, #0
 80132ac:	f04f 32ff 	mov.w	r2, #4294967295
 80132b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80132b4:	f10a 0a01 	add.w	sl, sl, #1
 80132b8:	9304      	str	r3, [sp, #16]
 80132ba:	9307      	str	r3, [sp, #28]
 80132bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80132c0:	931a      	str	r3, [sp, #104]	; 0x68
 80132c2:	4654      	mov	r4, sl
 80132c4:	2205      	movs	r2, #5
 80132c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80132ca:	4858      	ldr	r0, [pc, #352]	; (801342c <_vfiprintf_r+0x24c>)
 80132cc:	f7ed f810 	bl	80002f0 <memchr>
 80132d0:	9a04      	ldr	r2, [sp, #16]
 80132d2:	b9d8      	cbnz	r0, 801330c <_vfiprintf_r+0x12c>
 80132d4:	06d1      	lsls	r1, r2, #27
 80132d6:	bf44      	itt	mi
 80132d8:	2320      	movmi	r3, #32
 80132da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80132de:	0713      	lsls	r3, r2, #28
 80132e0:	bf44      	itt	mi
 80132e2:	232b      	movmi	r3, #43	; 0x2b
 80132e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80132e8:	f89a 3000 	ldrb.w	r3, [sl]
 80132ec:	2b2a      	cmp	r3, #42	; 0x2a
 80132ee:	d015      	beq.n	801331c <_vfiprintf_r+0x13c>
 80132f0:	9a07      	ldr	r2, [sp, #28]
 80132f2:	4654      	mov	r4, sl
 80132f4:	2000      	movs	r0, #0
 80132f6:	f04f 0c0a 	mov.w	ip, #10
 80132fa:	4621      	mov	r1, r4
 80132fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013300:	3b30      	subs	r3, #48	; 0x30
 8013302:	2b09      	cmp	r3, #9
 8013304:	d94e      	bls.n	80133a4 <_vfiprintf_r+0x1c4>
 8013306:	b1b0      	cbz	r0, 8013336 <_vfiprintf_r+0x156>
 8013308:	9207      	str	r2, [sp, #28]
 801330a:	e014      	b.n	8013336 <_vfiprintf_r+0x156>
 801330c:	eba0 0308 	sub.w	r3, r0, r8
 8013310:	fa09 f303 	lsl.w	r3, r9, r3
 8013314:	4313      	orrs	r3, r2
 8013316:	9304      	str	r3, [sp, #16]
 8013318:	46a2      	mov	sl, r4
 801331a:	e7d2      	b.n	80132c2 <_vfiprintf_r+0xe2>
 801331c:	9b03      	ldr	r3, [sp, #12]
 801331e:	1d19      	adds	r1, r3, #4
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	9103      	str	r1, [sp, #12]
 8013324:	2b00      	cmp	r3, #0
 8013326:	bfbb      	ittet	lt
 8013328:	425b      	neglt	r3, r3
 801332a:	f042 0202 	orrlt.w	r2, r2, #2
 801332e:	9307      	strge	r3, [sp, #28]
 8013330:	9307      	strlt	r3, [sp, #28]
 8013332:	bfb8      	it	lt
 8013334:	9204      	strlt	r2, [sp, #16]
 8013336:	7823      	ldrb	r3, [r4, #0]
 8013338:	2b2e      	cmp	r3, #46	; 0x2e
 801333a:	d10c      	bne.n	8013356 <_vfiprintf_r+0x176>
 801333c:	7863      	ldrb	r3, [r4, #1]
 801333e:	2b2a      	cmp	r3, #42	; 0x2a
 8013340:	d135      	bne.n	80133ae <_vfiprintf_r+0x1ce>
 8013342:	9b03      	ldr	r3, [sp, #12]
 8013344:	1d1a      	adds	r2, r3, #4
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	9203      	str	r2, [sp, #12]
 801334a:	2b00      	cmp	r3, #0
 801334c:	bfb8      	it	lt
 801334e:	f04f 33ff 	movlt.w	r3, #4294967295
 8013352:	3402      	adds	r4, #2
 8013354:	9305      	str	r3, [sp, #20]
 8013356:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801343c <_vfiprintf_r+0x25c>
 801335a:	7821      	ldrb	r1, [r4, #0]
 801335c:	2203      	movs	r2, #3
 801335e:	4650      	mov	r0, sl
 8013360:	f7ec ffc6 	bl	80002f0 <memchr>
 8013364:	b140      	cbz	r0, 8013378 <_vfiprintf_r+0x198>
 8013366:	2340      	movs	r3, #64	; 0x40
 8013368:	eba0 000a 	sub.w	r0, r0, sl
 801336c:	fa03 f000 	lsl.w	r0, r3, r0
 8013370:	9b04      	ldr	r3, [sp, #16]
 8013372:	4303      	orrs	r3, r0
 8013374:	3401      	adds	r4, #1
 8013376:	9304      	str	r3, [sp, #16]
 8013378:	f814 1b01 	ldrb.w	r1, [r4], #1
 801337c:	482c      	ldr	r0, [pc, #176]	; (8013430 <_vfiprintf_r+0x250>)
 801337e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013382:	2206      	movs	r2, #6
 8013384:	f7ec ffb4 	bl	80002f0 <memchr>
 8013388:	2800      	cmp	r0, #0
 801338a:	d03f      	beq.n	801340c <_vfiprintf_r+0x22c>
 801338c:	4b29      	ldr	r3, [pc, #164]	; (8013434 <_vfiprintf_r+0x254>)
 801338e:	bb1b      	cbnz	r3, 80133d8 <_vfiprintf_r+0x1f8>
 8013390:	9b03      	ldr	r3, [sp, #12]
 8013392:	3307      	adds	r3, #7
 8013394:	f023 0307 	bic.w	r3, r3, #7
 8013398:	3308      	adds	r3, #8
 801339a:	9303      	str	r3, [sp, #12]
 801339c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801339e:	443b      	add	r3, r7
 80133a0:	9309      	str	r3, [sp, #36]	; 0x24
 80133a2:	e767      	b.n	8013274 <_vfiprintf_r+0x94>
 80133a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80133a8:	460c      	mov	r4, r1
 80133aa:	2001      	movs	r0, #1
 80133ac:	e7a5      	b.n	80132fa <_vfiprintf_r+0x11a>
 80133ae:	2300      	movs	r3, #0
 80133b0:	3401      	adds	r4, #1
 80133b2:	9305      	str	r3, [sp, #20]
 80133b4:	4619      	mov	r1, r3
 80133b6:	f04f 0c0a 	mov.w	ip, #10
 80133ba:	4620      	mov	r0, r4
 80133bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80133c0:	3a30      	subs	r2, #48	; 0x30
 80133c2:	2a09      	cmp	r2, #9
 80133c4:	d903      	bls.n	80133ce <_vfiprintf_r+0x1ee>
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d0c5      	beq.n	8013356 <_vfiprintf_r+0x176>
 80133ca:	9105      	str	r1, [sp, #20]
 80133cc:	e7c3      	b.n	8013356 <_vfiprintf_r+0x176>
 80133ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80133d2:	4604      	mov	r4, r0
 80133d4:	2301      	movs	r3, #1
 80133d6:	e7f0      	b.n	80133ba <_vfiprintf_r+0x1da>
 80133d8:	ab03      	add	r3, sp, #12
 80133da:	9300      	str	r3, [sp, #0]
 80133dc:	462a      	mov	r2, r5
 80133de:	4b16      	ldr	r3, [pc, #88]	; (8013438 <_vfiprintf_r+0x258>)
 80133e0:	a904      	add	r1, sp, #16
 80133e2:	4630      	mov	r0, r6
 80133e4:	f7fd fd84 	bl	8010ef0 <_printf_float>
 80133e8:	4607      	mov	r7, r0
 80133ea:	1c78      	adds	r0, r7, #1
 80133ec:	d1d6      	bne.n	801339c <_vfiprintf_r+0x1bc>
 80133ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80133f0:	07d9      	lsls	r1, r3, #31
 80133f2:	d405      	bmi.n	8013400 <_vfiprintf_r+0x220>
 80133f4:	89ab      	ldrh	r3, [r5, #12]
 80133f6:	059a      	lsls	r2, r3, #22
 80133f8:	d402      	bmi.n	8013400 <_vfiprintf_r+0x220>
 80133fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80133fc:	f000 fab1 	bl	8013962 <__retarget_lock_release_recursive>
 8013400:	89ab      	ldrh	r3, [r5, #12]
 8013402:	065b      	lsls	r3, r3, #25
 8013404:	f53f af12 	bmi.w	801322c <_vfiprintf_r+0x4c>
 8013408:	9809      	ldr	r0, [sp, #36]	; 0x24
 801340a:	e711      	b.n	8013230 <_vfiprintf_r+0x50>
 801340c:	ab03      	add	r3, sp, #12
 801340e:	9300      	str	r3, [sp, #0]
 8013410:	462a      	mov	r2, r5
 8013412:	4b09      	ldr	r3, [pc, #36]	; (8013438 <_vfiprintf_r+0x258>)
 8013414:	a904      	add	r1, sp, #16
 8013416:	4630      	mov	r0, r6
 8013418:	f7fd fff6 	bl	8011408 <_printf_i>
 801341c:	e7e4      	b.n	80133e8 <_vfiprintf_r+0x208>
 801341e:	bf00      	nop
 8013420:	0801e668 	.word	0x0801e668
 8013424:	0801e688 	.word	0x0801e688
 8013428:	0801e648 	.word	0x0801e648
 801342c:	0801e634 	.word	0x0801e634
 8013430:	0801e63e 	.word	0x0801e63e
 8013434:	08010ef1 	.word	0x08010ef1
 8013438:	080131bb 	.word	0x080131bb
 801343c:	0801e63a 	.word	0x0801e63a

08013440 <_sbrk_r>:
 8013440:	b538      	push	{r3, r4, r5, lr}
 8013442:	4d06      	ldr	r5, [pc, #24]	; (801345c <_sbrk_r+0x1c>)
 8013444:	2300      	movs	r3, #0
 8013446:	4604      	mov	r4, r0
 8013448:	4608      	mov	r0, r1
 801344a:	602b      	str	r3, [r5, #0]
 801344c:	f7f2 fbb8 	bl	8005bc0 <_sbrk>
 8013450:	1c43      	adds	r3, r0, #1
 8013452:	d102      	bne.n	801345a <_sbrk_r+0x1a>
 8013454:	682b      	ldr	r3, [r5, #0]
 8013456:	b103      	cbz	r3, 801345a <_sbrk_r+0x1a>
 8013458:	6023      	str	r3, [r4, #0]
 801345a:	bd38      	pop	{r3, r4, r5, pc}
 801345c:	2400e5f8 	.word	0x2400e5f8

08013460 <__swbuf_r>:
 8013460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013462:	460e      	mov	r6, r1
 8013464:	4614      	mov	r4, r2
 8013466:	4605      	mov	r5, r0
 8013468:	b118      	cbz	r0, 8013472 <__swbuf_r+0x12>
 801346a:	6983      	ldr	r3, [r0, #24]
 801346c:	b90b      	cbnz	r3, 8013472 <__swbuf_r+0x12>
 801346e:	f000 f9d9 	bl	8013824 <__sinit>
 8013472:	4b21      	ldr	r3, [pc, #132]	; (80134f8 <__swbuf_r+0x98>)
 8013474:	429c      	cmp	r4, r3
 8013476:	d12b      	bne.n	80134d0 <__swbuf_r+0x70>
 8013478:	686c      	ldr	r4, [r5, #4]
 801347a:	69a3      	ldr	r3, [r4, #24]
 801347c:	60a3      	str	r3, [r4, #8]
 801347e:	89a3      	ldrh	r3, [r4, #12]
 8013480:	071a      	lsls	r2, r3, #28
 8013482:	d52f      	bpl.n	80134e4 <__swbuf_r+0x84>
 8013484:	6923      	ldr	r3, [r4, #16]
 8013486:	b36b      	cbz	r3, 80134e4 <__swbuf_r+0x84>
 8013488:	6923      	ldr	r3, [r4, #16]
 801348a:	6820      	ldr	r0, [r4, #0]
 801348c:	1ac0      	subs	r0, r0, r3
 801348e:	6963      	ldr	r3, [r4, #20]
 8013490:	b2f6      	uxtb	r6, r6
 8013492:	4283      	cmp	r3, r0
 8013494:	4637      	mov	r7, r6
 8013496:	dc04      	bgt.n	80134a2 <__swbuf_r+0x42>
 8013498:	4621      	mov	r1, r4
 801349a:	4628      	mov	r0, r5
 801349c:	f000 f92e 	bl	80136fc <_fflush_r>
 80134a0:	bb30      	cbnz	r0, 80134f0 <__swbuf_r+0x90>
 80134a2:	68a3      	ldr	r3, [r4, #8]
 80134a4:	3b01      	subs	r3, #1
 80134a6:	60a3      	str	r3, [r4, #8]
 80134a8:	6823      	ldr	r3, [r4, #0]
 80134aa:	1c5a      	adds	r2, r3, #1
 80134ac:	6022      	str	r2, [r4, #0]
 80134ae:	701e      	strb	r6, [r3, #0]
 80134b0:	6963      	ldr	r3, [r4, #20]
 80134b2:	3001      	adds	r0, #1
 80134b4:	4283      	cmp	r3, r0
 80134b6:	d004      	beq.n	80134c2 <__swbuf_r+0x62>
 80134b8:	89a3      	ldrh	r3, [r4, #12]
 80134ba:	07db      	lsls	r3, r3, #31
 80134bc:	d506      	bpl.n	80134cc <__swbuf_r+0x6c>
 80134be:	2e0a      	cmp	r6, #10
 80134c0:	d104      	bne.n	80134cc <__swbuf_r+0x6c>
 80134c2:	4621      	mov	r1, r4
 80134c4:	4628      	mov	r0, r5
 80134c6:	f000 f919 	bl	80136fc <_fflush_r>
 80134ca:	b988      	cbnz	r0, 80134f0 <__swbuf_r+0x90>
 80134cc:	4638      	mov	r0, r7
 80134ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134d0:	4b0a      	ldr	r3, [pc, #40]	; (80134fc <__swbuf_r+0x9c>)
 80134d2:	429c      	cmp	r4, r3
 80134d4:	d101      	bne.n	80134da <__swbuf_r+0x7a>
 80134d6:	68ac      	ldr	r4, [r5, #8]
 80134d8:	e7cf      	b.n	801347a <__swbuf_r+0x1a>
 80134da:	4b09      	ldr	r3, [pc, #36]	; (8013500 <__swbuf_r+0xa0>)
 80134dc:	429c      	cmp	r4, r3
 80134de:	bf08      	it	eq
 80134e0:	68ec      	ldreq	r4, [r5, #12]
 80134e2:	e7ca      	b.n	801347a <__swbuf_r+0x1a>
 80134e4:	4621      	mov	r1, r4
 80134e6:	4628      	mov	r0, r5
 80134e8:	f000 f80c 	bl	8013504 <__swsetup_r>
 80134ec:	2800      	cmp	r0, #0
 80134ee:	d0cb      	beq.n	8013488 <__swbuf_r+0x28>
 80134f0:	f04f 37ff 	mov.w	r7, #4294967295
 80134f4:	e7ea      	b.n	80134cc <__swbuf_r+0x6c>
 80134f6:	bf00      	nop
 80134f8:	0801e668 	.word	0x0801e668
 80134fc:	0801e688 	.word	0x0801e688
 8013500:	0801e648 	.word	0x0801e648

08013504 <__swsetup_r>:
 8013504:	4b32      	ldr	r3, [pc, #200]	; (80135d0 <__swsetup_r+0xcc>)
 8013506:	b570      	push	{r4, r5, r6, lr}
 8013508:	681d      	ldr	r5, [r3, #0]
 801350a:	4606      	mov	r6, r0
 801350c:	460c      	mov	r4, r1
 801350e:	b125      	cbz	r5, 801351a <__swsetup_r+0x16>
 8013510:	69ab      	ldr	r3, [r5, #24]
 8013512:	b913      	cbnz	r3, 801351a <__swsetup_r+0x16>
 8013514:	4628      	mov	r0, r5
 8013516:	f000 f985 	bl	8013824 <__sinit>
 801351a:	4b2e      	ldr	r3, [pc, #184]	; (80135d4 <__swsetup_r+0xd0>)
 801351c:	429c      	cmp	r4, r3
 801351e:	d10f      	bne.n	8013540 <__swsetup_r+0x3c>
 8013520:	686c      	ldr	r4, [r5, #4]
 8013522:	89a3      	ldrh	r3, [r4, #12]
 8013524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013528:	0719      	lsls	r1, r3, #28
 801352a:	d42c      	bmi.n	8013586 <__swsetup_r+0x82>
 801352c:	06dd      	lsls	r5, r3, #27
 801352e:	d411      	bmi.n	8013554 <__swsetup_r+0x50>
 8013530:	2309      	movs	r3, #9
 8013532:	6033      	str	r3, [r6, #0]
 8013534:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013538:	81a3      	strh	r3, [r4, #12]
 801353a:	f04f 30ff 	mov.w	r0, #4294967295
 801353e:	e03e      	b.n	80135be <__swsetup_r+0xba>
 8013540:	4b25      	ldr	r3, [pc, #148]	; (80135d8 <__swsetup_r+0xd4>)
 8013542:	429c      	cmp	r4, r3
 8013544:	d101      	bne.n	801354a <__swsetup_r+0x46>
 8013546:	68ac      	ldr	r4, [r5, #8]
 8013548:	e7eb      	b.n	8013522 <__swsetup_r+0x1e>
 801354a:	4b24      	ldr	r3, [pc, #144]	; (80135dc <__swsetup_r+0xd8>)
 801354c:	429c      	cmp	r4, r3
 801354e:	bf08      	it	eq
 8013550:	68ec      	ldreq	r4, [r5, #12]
 8013552:	e7e6      	b.n	8013522 <__swsetup_r+0x1e>
 8013554:	0758      	lsls	r0, r3, #29
 8013556:	d512      	bpl.n	801357e <__swsetup_r+0x7a>
 8013558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801355a:	b141      	cbz	r1, 801356e <__swsetup_r+0x6a>
 801355c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013560:	4299      	cmp	r1, r3
 8013562:	d002      	beq.n	801356a <__swsetup_r+0x66>
 8013564:	4630      	mov	r0, r6
 8013566:	f7ff fbd5 	bl	8012d14 <_free_r>
 801356a:	2300      	movs	r3, #0
 801356c:	6363      	str	r3, [r4, #52]	; 0x34
 801356e:	89a3      	ldrh	r3, [r4, #12]
 8013570:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013574:	81a3      	strh	r3, [r4, #12]
 8013576:	2300      	movs	r3, #0
 8013578:	6063      	str	r3, [r4, #4]
 801357a:	6923      	ldr	r3, [r4, #16]
 801357c:	6023      	str	r3, [r4, #0]
 801357e:	89a3      	ldrh	r3, [r4, #12]
 8013580:	f043 0308 	orr.w	r3, r3, #8
 8013584:	81a3      	strh	r3, [r4, #12]
 8013586:	6923      	ldr	r3, [r4, #16]
 8013588:	b94b      	cbnz	r3, 801359e <__swsetup_r+0x9a>
 801358a:	89a3      	ldrh	r3, [r4, #12]
 801358c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013594:	d003      	beq.n	801359e <__swsetup_r+0x9a>
 8013596:	4621      	mov	r1, r4
 8013598:	4630      	mov	r0, r6
 801359a:	f000 fa09 	bl	80139b0 <__smakebuf_r>
 801359e:	89a0      	ldrh	r0, [r4, #12]
 80135a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80135a4:	f010 0301 	ands.w	r3, r0, #1
 80135a8:	d00a      	beq.n	80135c0 <__swsetup_r+0xbc>
 80135aa:	2300      	movs	r3, #0
 80135ac:	60a3      	str	r3, [r4, #8]
 80135ae:	6963      	ldr	r3, [r4, #20]
 80135b0:	425b      	negs	r3, r3
 80135b2:	61a3      	str	r3, [r4, #24]
 80135b4:	6923      	ldr	r3, [r4, #16]
 80135b6:	b943      	cbnz	r3, 80135ca <__swsetup_r+0xc6>
 80135b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80135bc:	d1ba      	bne.n	8013534 <__swsetup_r+0x30>
 80135be:	bd70      	pop	{r4, r5, r6, pc}
 80135c0:	0781      	lsls	r1, r0, #30
 80135c2:	bf58      	it	pl
 80135c4:	6963      	ldrpl	r3, [r4, #20]
 80135c6:	60a3      	str	r3, [r4, #8]
 80135c8:	e7f4      	b.n	80135b4 <__swsetup_r+0xb0>
 80135ca:	2000      	movs	r0, #0
 80135cc:	e7f7      	b.n	80135be <__swsetup_r+0xba>
 80135ce:	bf00      	nop
 80135d0:	24000414 	.word	0x24000414
 80135d4:	0801e668 	.word	0x0801e668
 80135d8:	0801e688 	.word	0x0801e688
 80135dc:	0801e648 	.word	0x0801e648

080135e0 <abort>:
 80135e0:	b508      	push	{r3, lr}
 80135e2:	2006      	movs	r0, #6
 80135e4:	f000 fab4 	bl	8013b50 <raise>
 80135e8:	2001      	movs	r0, #1
 80135ea:	f7f2 fab9 	bl	8005b60 <_exit>
	...

080135f0 <__sflush_r>:
 80135f0:	898a      	ldrh	r2, [r1, #12]
 80135f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135f6:	4605      	mov	r5, r0
 80135f8:	0710      	lsls	r0, r2, #28
 80135fa:	460c      	mov	r4, r1
 80135fc:	d458      	bmi.n	80136b0 <__sflush_r+0xc0>
 80135fe:	684b      	ldr	r3, [r1, #4]
 8013600:	2b00      	cmp	r3, #0
 8013602:	dc05      	bgt.n	8013610 <__sflush_r+0x20>
 8013604:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013606:	2b00      	cmp	r3, #0
 8013608:	dc02      	bgt.n	8013610 <__sflush_r+0x20>
 801360a:	2000      	movs	r0, #0
 801360c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013610:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013612:	2e00      	cmp	r6, #0
 8013614:	d0f9      	beq.n	801360a <__sflush_r+0x1a>
 8013616:	2300      	movs	r3, #0
 8013618:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801361c:	682f      	ldr	r7, [r5, #0]
 801361e:	602b      	str	r3, [r5, #0]
 8013620:	d032      	beq.n	8013688 <__sflush_r+0x98>
 8013622:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013624:	89a3      	ldrh	r3, [r4, #12]
 8013626:	075a      	lsls	r2, r3, #29
 8013628:	d505      	bpl.n	8013636 <__sflush_r+0x46>
 801362a:	6863      	ldr	r3, [r4, #4]
 801362c:	1ac0      	subs	r0, r0, r3
 801362e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013630:	b10b      	cbz	r3, 8013636 <__sflush_r+0x46>
 8013632:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013634:	1ac0      	subs	r0, r0, r3
 8013636:	2300      	movs	r3, #0
 8013638:	4602      	mov	r2, r0
 801363a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801363c:	6a21      	ldr	r1, [r4, #32]
 801363e:	4628      	mov	r0, r5
 8013640:	47b0      	blx	r6
 8013642:	1c43      	adds	r3, r0, #1
 8013644:	89a3      	ldrh	r3, [r4, #12]
 8013646:	d106      	bne.n	8013656 <__sflush_r+0x66>
 8013648:	6829      	ldr	r1, [r5, #0]
 801364a:	291d      	cmp	r1, #29
 801364c:	d82c      	bhi.n	80136a8 <__sflush_r+0xb8>
 801364e:	4a2a      	ldr	r2, [pc, #168]	; (80136f8 <__sflush_r+0x108>)
 8013650:	40ca      	lsrs	r2, r1
 8013652:	07d6      	lsls	r6, r2, #31
 8013654:	d528      	bpl.n	80136a8 <__sflush_r+0xb8>
 8013656:	2200      	movs	r2, #0
 8013658:	6062      	str	r2, [r4, #4]
 801365a:	04d9      	lsls	r1, r3, #19
 801365c:	6922      	ldr	r2, [r4, #16]
 801365e:	6022      	str	r2, [r4, #0]
 8013660:	d504      	bpl.n	801366c <__sflush_r+0x7c>
 8013662:	1c42      	adds	r2, r0, #1
 8013664:	d101      	bne.n	801366a <__sflush_r+0x7a>
 8013666:	682b      	ldr	r3, [r5, #0]
 8013668:	b903      	cbnz	r3, 801366c <__sflush_r+0x7c>
 801366a:	6560      	str	r0, [r4, #84]	; 0x54
 801366c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801366e:	602f      	str	r7, [r5, #0]
 8013670:	2900      	cmp	r1, #0
 8013672:	d0ca      	beq.n	801360a <__sflush_r+0x1a>
 8013674:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013678:	4299      	cmp	r1, r3
 801367a:	d002      	beq.n	8013682 <__sflush_r+0x92>
 801367c:	4628      	mov	r0, r5
 801367e:	f7ff fb49 	bl	8012d14 <_free_r>
 8013682:	2000      	movs	r0, #0
 8013684:	6360      	str	r0, [r4, #52]	; 0x34
 8013686:	e7c1      	b.n	801360c <__sflush_r+0x1c>
 8013688:	6a21      	ldr	r1, [r4, #32]
 801368a:	2301      	movs	r3, #1
 801368c:	4628      	mov	r0, r5
 801368e:	47b0      	blx	r6
 8013690:	1c41      	adds	r1, r0, #1
 8013692:	d1c7      	bne.n	8013624 <__sflush_r+0x34>
 8013694:	682b      	ldr	r3, [r5, #0]
 8013696:	2b00      	cmp	r3, #0
 8013698:	d0c4      	beq.n	8013624 <__sflush_r+0x34>
 801369a:	2b1d      	cmp	r3, #29
 801369c:	d001      	beq.n	80136a2 <__sflush_r+0xb2>
 801369e:	2b16      	cmp	r3, #22
 80136a0:	d101      	bne.n	80136a6 <__sflush_r+0xb6>
 80136a2:	602f      	str	r7, [r5, #0]
 80136a4:	e7b1      	b.n	801360a <__sflush_r+0x1a>
 80136a6:	89a3      	ldrh	r3, [r4, #12]
 80136a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80136ac:	81a3      	strh	r3, [r4, #12]
 80136ae:	e7ad      	b.n	801360c <__sflush_r+0x1c>
 80136b0:	690f      	ldr	r7, [r1, #16]
 80136b2:	2f00      	cmp	r7, #0
 80136b4:	d0a9      	beq.n	801360a <__sflush_r+0x1a>
 80136b6:	0793      	lsls	r3, r2, #30
 80136b8:	680e      	ldr	r6, [r1, #0]
 80136ba:	bf08      	it	eq
 80136bc:	694b      	ldreq	r3, [r1, #20]
 80136be:	600f      	str	r7, [r1, #0]
 80136c0:	bf18      	it	ne
 80136c2:	2300      	movne	r3, #0
 80136c4:	eba6 0807 	sub.w	r8, r6, r7
 80136c8:	608b      	str	r3, [r1, #8]
 80136ca:	f1b8 0f00 	cmp.w	r8, #0
 80136ce:	dd9c      	ble.n	801360a <__sflush_r+0x1a>
 80136d0:	6a21      	ldr	r1, [r4, #32]
 80136d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80136d4:	4643      	mov	r3, r8
 80136d6:	463a      	mov	r2, r7
 80136d8:	4628      	mov	r0, r5
 80136da:	47b0      	blx	r6
 80136dc:	2800      	cmp	r0, #0
 80136de:	dc06      	bgt.n	80136ee <__sflush_r+0xfe>
 80136e0:	89a3      	ldrh	r3, [r4, #12]
 80136e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80136e6:	81a3      	strh	r3, [r4, #12]
 80136e8:	f04f 30ff 	mov.w	r0, #4294967295
 80136ec:	e78e      	b.n	801360c <__sflush_r+0x1c>
 80136ee:	4407      	add	r7, r0
 80136f0:	eba8 0800 	sub.w	r8, r8, r0
 80136f4:	e7e9      	b.n	80136ca <__sflush_r+0xda>
 80136f6:	bf00      	nop
 80136f8:	20400001 	.word	0x20400001

080136fc <_fflush_r>:
 80136fc:	b538      	push	{r3, r4, r5, lr}
 80136fe:	690b      	ldr	r3, [r1, #16]
 8013700:	4605      	mov	r5, r0
 8013702:	460c      	mov	r4, r1
 8013704:	b913      	cbnz	r3, 801370c <_fflush_r+0x10>
 8013706:	2500      	movs	r5, #0
 8013708:	4628      	mov	r0, r5
 801370a:	bd38      	pop	{r3, r4, r5, pc}
 801370c:	b118      	cbz	r0, 8013716 <_fflush_r+0x1a>
 801370e:	6983      	ldr	r3, [r0, #24]
 8013710:	b90b      	cbnz	r3, 8013716 <_fflush_r+0x1a>
 8013712:	f000 f887 	bl	8013824 <__sinit>
 8013716:	4b14      	ldr	r3, [pc, #80]	; (8013768 <_fflush_r+0x6c>)
 8013718:	429c      	cmp	r4, r3
 801371a:	d11b      	bne.n	8013754 <_fflush_r+0x58>
 801371c:	686c      	ldr	r4, [r5, #4]
 801371e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d0ef      	beq.n	8013706 <_fflush_r+0xa>
 8013726:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013728:	07d0      	lsls	r0, r2, #31
 801372a:	d404      	bmi.n	8013736 <_fflush_r+0x3a>
 801372c:	0599      	lsls	r1, r3, #22
 801372e:	d402      	bmi.n	8013736 <_fflush_r+0x3a>
 8013730:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013732:	f000 f915 	bl	8013960 <__retarget_lock_acquire_recursive>
 8013736:	4628      	mov	r0, r5
 8013738:	4621      	mov	r1, r4
 801373a:	f7ff ff59 	bl	80135f0 <__sflush_r>
 801373e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013740:	07da      	lsls	r2, r3, #31
 8013742:	4605      	mov	r5, r0
 8013744:	d4e0      	bmi.n	8013708 <_fflush_r+0xc>
 8013746:	89a3      	ldrh	r3, [r4, #12]
 8013748:	059b      	lsls	r3, r3, #22
 801374a:	d4dd      	bmi.n	8013708 <_fflush_r+0xc>
 801374c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801374e:	f000 f908 	bl	8013962 <__retarget_lock_release_recursive>
 8013752:	e7d9      	b.n	8013708 <_fflush_r+0xc>
 8013754:	4b05      	ldr	r3, [pc, #20]	; (801376c <_fflush_r+0x70>)
 8013756:	429c      	cmp	r4, r3
 8013758:	d101      	bne.n	801375e <_fflush_r+0x62>
 801375a:	68ac      	ldr	r4, [r5, #8]
 801375c:	e7df      	b.n	801371e <_fflush_r+0x22>
 801375e:	4b04      	ldr	r3, [pc, #16]	; (8013770 <_fflush_r+0x74>)
 8013760:	429c      	cmp	r4, r3
 8013762:	bf08      	it	eq
 8013764:	68ec      	ldreq	r4, [r5, #12]
 8013766:	e7da      	b.n	801371e <_fflush_r+0x22>
 8013768:	0801e668 	.word	0x0801e668
 801376c:	0801e688 	.word	0x0801e688
 8013770:	0801e648 	.word	0x0801e648

08013774 <std>:
 8013774:	2300      	movs	r3, #0
 8013776:	b510      	push	{r4, lr}
 8013778:	4604      	mov	r4, r0
 801377a:	e9c0 3300 	strd	r3, r3, [r0]
 801377e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013782:	6083      	str	r3, [r0, #8]
 8013784:	8181      	strh	r1, [r0, #12]
 8013786:	6643      	str	r3, [r0, #100]	; 0x64
 8013788:	81c2      	strh	r2, [r0, #14]
 801378a:	6183      	str	r3, [r0, #24]
 801378c:	4619      	mov	r1, r3
 801378e:	2208      	movs	r2, #8
 8013790:	305c      	adds	r0, #92	; 0x5c
 8013792:	f7fd fb15 	bl	8010dc0 <memset>
 8013796:	4b05      	ldr	r3, [pc, #20]	; (80137ac <std+0x38>)
 8013798:	6263      	str	r3, [r4, #36]	; 0x24
 801379a:	4b05      	ldr	r3, [pc, #20]	; (80137b0 <std+0x3c>)
 801379c:	62a3      	str	r3, [r4, #40]	; 0x28
 801379e:	4b05      	ldr	r3, [pc, #20]	; (80137b4 <std+0x40>)
 80137a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80137a2:	4b05      	ldr	r3, [pc, #20]	; (80137b8 <std+0x44>)
 80137a4:	6224      	str	r4, [r4, #32]
 80137a6:	6323      	str	r3, [r4, #48]	; 0x30
 80137a8:	bd10      	pop	{r4, pc}
 80137aa:	bf00      	nop
 80137ac:	08013b89 	.word	0x08013b89
 80137b0:	08013bab 	.word	0x08013bab
 80137b4:	08013be3 	.word	0x08013be3
 80137b8:	08013c07 	.word	0x08013c07

080137bc <_cleanup_r>:
 80137bc:	4901      	ldr	r1, [pc, #4]	; (80137c4 <_cleanup_r+0x8>)
 80137be:	f000 b8af 	b.w	8013920 <_fwalk_reent>
 80137c2:	bf00      	nop
 80137c4:	080136fd 	.word	0x080136fd

080137c8 <__sfmoreglue>:
 80137c8:	b570      	push	{r4, r5, r6, lr}
 80137ca:	2268      	movs	r2, #104	; 0x68
 80137cc:	1e4d      	subs	r5, r1, #1
 80137ce:	4355      	muls	r5, r2
 80137d0:	460e      	mov	r6, r1
 80137d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80137d6:	f7ff fb09 	bl	8012dec <_malloc_r>
 80137da:	4604      	mov	r4, r0
 80137dc:	b140      	cbz	r0, 80137f0 <__sfmoreglue+0x28>
 80137de:	2100      	movs	r1, #0
 80137e0:	e9c0 1600 	strd	r1, r6, [r0]
 80137e4:	300c      	adds	r0, #12
 80137e6:	60a0      	str	r0, [r4, #8]
 80137e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80137ec:	f7fd fae8 	bl	8010dc0 <memset>
 80137f0:	4620      	mov	r0, r4
 80137f2:	bd70      	pop	{r4, r5, r6, pc}

080137f4 <__sfp_lock_acquire>:
 80137f4:	4801      	ldr	r0, [pc, #4]	; (80137fc <__sfp_lock_acquire+0x8>)
 80137f6:	f000 b8b3 	b.w	8013960 <__retarget_lock_acquire_recursive>
 80137fa:	bf00      	nop
 80137fc:	2400e5f5 	.word	0x2400e5f5

08013800 <__sfp_lock_release>:
 8013800:	4801      	ldr	r0, [pc, #4]	; (8013808 <__sfp_lock_release+0x8>)
 8013802:	f000 b8ae 	b.w	8013962 <__retarget_lock_release_recursive>
 8013806:	bf00      	nop
 8013808:	2400e5f5 	.word	0x2400e5f5

0801380c <__sinit_lock_acquire>:
 801380c:	4801      	ldr	r0, [pc, #4]	; (8013814 <__sinit_lock_acquire+0x8>)
 801380e:	f000 b8a7 	b.w	8013960 <__retarget_lock_acquire_recursive>
 8013812:	bf00      	nop
 8013814:	2400e5f6 	.word	0x2400e5f6

08013818 <__sinit_lock_release>:
 8013818:	4801      	ldr	r0, [pc, #4]	; (8013820 <__sinit_lock_release+0x8>)
 801381a:	f000 b8a2 	b.w	8013962 <__retarget_lock_release_recursive>
 801381e:	bf00      	nop
 8013820:	2400e5f6 	.word	0x2400e5f6

08013824 <__sinit>:
 8013824:	b510      	push	{r4, lr}
 8013826:	4604      	mov	r4, r0
 8013828:	f7ff fff0 	bl	801380c <__sinit_lock_acquire>
 801382c:	69a3      	ldr	r3, [r4, #24]
 801382e:	b11b      	cbz	r3, 8013838 <__sinit+0x14>
 8013830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013834:	f7ff bff0 	b.w	8013818 <__sinit_lock_release>
 8013838:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801383c:	6523      	str	r3, [r4, #80]	; 0x50
 801383e:	4b13      	ldr	r3, [pc, #76]	; (801388c <__sinit+0x68>)
 8013840:	4a13      	ldr	r2, [pc, #76]	; (8013890 <__sinit+0x6c>)
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	62a2      	str	r2, [r4, #40]	; 0x28
 8013846:	42a3      	cmp	r3, r4
 8013848:	bf04      	itt	eq
 801384a:	2301      	moveq	r3, #1
 801384c:	61a3      	streq	r3, [r4, #24]
 801384e:	4620      	mov	r0, r4
 8013850:	f000 f820 	bl	8013894 <__sfp>
 8013854:	6060      	str	r0, [r4, #4]
 8013856:	4620      	mov	r0, r4
 8013858:	f000 f81c 	bl	8013894 <__sfp>
 801385c:	60a0      	str	r0, [r4, #8]
 801385e:	4620      	mov	r0, r4
 8013860:	f000 f818 	bl	8013894 <__sfp>
 8013864:	2200      	movs	r2, #0
 8013866:	60e0      	str	r0, [r4, #12]
 8013868:	2104      	movs	r1, #4
 801386a:	6860      	ldr	r0, [r4, #4]
 801386c:	f7ff ff82 	bl	8013774 <std>
 8013870:	68a0      	ldr	r0, [r4, #8]
 8013872:	2201      	movs	r2, #1
 8013874:	2109      	movs	r1, #9
 8013876:	f7ff ff7d 	bl	8013774 <std>
 801387a:	68e0      	ldr	r0, [r4, #12]
 801387c:	2202      	movs	r2, #2
 801387e:	2112      	movs	r1, #18
 8013880:	f7ff ff78 	bl	8013774 <std>
 8013884:	2301      	movs	r3, #1
 8013886:	61a3      	str	r3, [r4, #24]
 8013888:	e7d2      	b.n	8013830 <__sinit+0xc>
 801388a:	bf00      	nop
 801388c:	0801e320 	.word	0x0801e320
 8013890:	080137bd 	.word	0x080137bd

08013894 <__sfp>:
 8013894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013896:	4607      	mov	r7, r0
 8013898:	f7ff ffac 	bl	80137f4 <__sfp_lock_acquire>
 801389c:	4b1e      	ldr	r3, [pc, #120]	; (8013918 <__sfp+0x84>)
 801389e:	681e      	ldr	r6, [r3, #0]
 80138a0:	69b3      	ldr	r3, [r6, #24]
 80138a2:	b913      	cbnz	r3, 80138aa <__sfp+0x16>
 80138a4:	4630      	mov	r0, r6
 80138a6:	f7ff ffbd 	bl	8013824 <__sinit>
 80138aa:	3648      	adds	r6, #72	; 0x48
 80138ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80138b0:	3b01      	subs	r3, #1
 80138b2:	d503      	bpl.n	80138bc <__sfp+0x28>
 80138b4:	6833      	ldr	r3, [r6, #0]
 80138b6:	b30b      	cbz	r3, 80138fc <__sfp+0x68>
 80138b8:	6836      	ldr	r6, [r6, #0]
 80138ba:	e7f7      	b.n	80138ac <__sfp+0x18>
 80138bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80138c0:	b9d5      	cbnz	r5, 80138f8 <__sfp+0x64>
 80138c2:	4b16      	ldr	r3, [pc, #88]	; (801391c <__sfp+0x88>)
 80138c4:	60e3      	str	r3, [r4, #12]
 80138c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80138ca:	6665      	str	r5, [r4, #100]	; 0x64
 80138cc:	f000 f847 	bl	801395e <__retarget_lock_init_recursive>
 80138d0:	f7ff ff96 	bl	8013800 <__sfp_lock_release>
 80138d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80138d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80138dc:	6025      	str	r5, [r4, #0]
 80138de:	61a5      	str	r5, [r4, #24]
 80138e0:	2208      	movs	r2, #8
 80138e2:	4629      	mov	r1, r5
 80138e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80138e8:	f7fd fa6a 	bl	8010dc0 <memset>
 80138ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80138f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80138f4:	4620      	mov	r0, r4
 80138f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138f8:	3468      	adds	r4, #104	; 0x68
 80138fa:	e7d9      	b.n	80138b0 <__sfp+0x1c>
 80138fc:	2104      	movs	r1, #4
 80138fe:	4638      	mov	r0, r7
 8013900:	f7ff ff62 	bl	80137c8 <__sfmoreglue>
 8013904:	4604      	mov	r4, r0
 8013906:	6030      	str	r0, [r6, #0]
 8013908:	2800      	cmp	r0, #0
 801390a:	d1d5      	bne.n	80138b8 <__sfp+0x24>
 801390c:	f7ff ff78 	bl	8013800 <__sfp_lock_release>
 8013910:	230c      	movs	r3, #12
 8013912:	603b      	str	r3, [r7, #0]
 8013914:	e7ee      	b.n	80138f4 <__sfp+0x60>
 8013916:	bf00      	nop
 8013918:	0801e320 	.word	0x0801e320
 801391c:	ffff0001 	.word	0xffff0001

08013920 <_fwalk_reent>:
 8013920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013924:	4606      	mov	r6, r0
 8013926:	4688      	mov	r8, r1
 8013928:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801392c:	2700      	movs	r7, #0
 801392e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013932:	f1b9 0901 	subs.w	r9, r9, #1
 8013936:	d505      	bpl.n	8013944 <_fwalk_reent+0x24>
 8013938:	6824      	ldr	r4, [r4, #0]
 801393a:	2c00      	cmp	r4, #0
 801393c:	d1f7      	bne.n	801392e <_fwalk_reent+0xe>
 801393e:	4638      	mov	r0, r7
 8013940:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013944:	89ab      	ldrh	r3, [r5, #12]
 8013946:	2b01      	cmp	r3, #1
 8013948:	d907      	bls.n	801395a <_fwalk_reent+0x3a>
 801394a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801394e:	3301      	adds	r3, #1
 8013950:	d003      	beq.n	801395a <_fwalk_reent+0x3a>
 8013952:	4629      	mov	r1, r5
 8013954:	4630      	mov	r0, r6
 8013956:	47c0      	blx	r8
 8013958:	4307      	orrs	r7, r0
 801395a:	3568      	adds	r5, #104	; 0x68
 801395c:	e7e9      	b.n	8013932 <_fwalk_reent+0x12>

0801395e <__retarget_lock_init_recursive>:
 801395e:	4770      	bx	lr

08013960 <__retarget_lock_acquire_recursive>:
 8013960:	4770      	bx	lr

08013962 <__retarget_lock_release_recursive>:
 8013962:	4770      	bx	lr

08013964 <__swhatbuf_r>:
 8013964:	b570      	push	{r4, r5, r6, lr}
 8013966:	460e      	mov	r6, r1
 8013968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801396c:	2900      	cmp	r1, #0
 801396e:	b096      	sub	sp, #88	; 0x58
 8013970:	4614      	mov	r4, r2
 8013972:	461d      	mov	r5, r3
 8013974:	da08      	bge.n	8013988 <__swhatbuf_r+0x24>
 8013976:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801397a:	2200      	movs	r2, #0
 801397c:	602a      	str	r2, [r5, #0]
 801397e:	061a      	lsls	r2, r3, #24
 8013980:	d410      	bmi.n	80139a4 <__swhatbuf_r+0x40>
 8013982:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013986:	e00e      	b.n	80139a6 <__swhatbuf_r+0x42>
 8013988:	466a      	mov	r2, sp
 801398a:	f000 f96f 	bl	8013c6c <_fstat_r>
 801398e:	2800      	cmp	r0, #0
 8013990:	dbf1      	blt.n	8013976 <__swhatbuf_r+0x12>
 8013992:	9a01      	ldr	r2, [sp, #4]
 8013994:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013998:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801399c:	425a      	negs	r2, r3
 801399e:	415a      	adcs	r2, r3
 80139a0:	602a      	str	r2, [r5, #0]
 80139a2:	e7ee      	b.n	8013982 <__swhatbuf_r+0x1e>
 80139a4:	2340      	movs	r3, #64	; 0x40
 80139a6:	2000      	movs	r0, #0
 80139a8:	6023      	str	r3, [r4, #0]
 80139aa:	b016      	add	sp, #88	; 0x58
 80139ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080139b0 <__smakebuf_r>:
 80139b0:	898b      	ldrh	r3, [r1, #12]
 80139b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80139b4:	079d      	lsls	r5, r3, #30
 80139b6:	4606      	mov	r6, r0
 80139b8:	460c      	mov	r4, r1
 80139ba:	d507      	bpl.n	80139cc <__smakebuf_r+0x1c>
 80139bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80139c0:	6023      	str	r3, [r4, #0]
 80139c2:	6123      	str	r3, [r4, #16]
 80139c4:	2301      	movs	r3, #1
 80139c6:	6163      	str	r3, [r4, #20]
 80139c8:	b002      	add	sp, #8
 80139ca:	bd70      	pop	{r4, r5, r6, pc}
 80139cc:	ab01      	add	r3, sp, #4
 80139ce:	466a      	mov	r2, sp
 80139d0:	f7ff ffc8 	bl	8013964 <__swhatbuf_r>
 80139d4:	9900      	ldr	r1, [sp, #0]
 80139d6:	4605      	mov	r5, r0
 80139d8:	4630      	mov	r0, r6
 80139da:	f7ff fa07 	bl	8012dec <_malloc_r>
 80139de:	b948      	cbnz	r0, 80139f4 <__smakebuf_r+0x44>
 80139e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80139e4:	059a      	lsls	r2, r3, #22
 80139e6:	d4ef      	bmi.n	80139c8 <__smakebuf_r+0x18>
 80139e8:	f023 0303 	bic.w	r3, r3, #3
 80139ec:	f043 0302 	orr.w	r3, r3, #2
 80139f0:	81a3      	strh	r3, [r4, #12]
 80139f2:	e7e3      	b.n	80139bc <__smakebuf_r+0xc>
 80139f4:	4b0d      	ldr	r3, [pc, #52]	; (8013a2c <__smakebuf_r+0x7c>)
 80139f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80139f8:	89a3      	ldrh	r3, [r4, #12]
 80139fa:	6020      	str	r0, [r4, #0]
 80139fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a00:	81a3      	strh	r3, [r4, #12]
 8013a02:	9b00      	ldr	r3, [sp, #0]
 8013a04:	6163      	str	r3, [r4, #20]
 8013a06:	9b01      	ldr	r3, [sp, #4]
 8013a08:	6120      	str	r0, [r4, #16]
 8013a0a:	b15b      	cbz	r3, 8013a24 <__smakebuf_r+0x74>
 8013a0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a10:	4630      	mov	r0, r6
 8013a12:	f000 f93d 	bl	8013c90 <_isatty_r>
 8013a16:	b128      	cbz	r0, 8013a24 <__smakebuf_r+0x74>
 8013a18:	89a3      	ldrh	r3, [r4, #12]
 8013a1a:	f023 0303 	bic.w	r3, r3, #3
 8013a1e:	f043 0301 	orr.w	r3, r3, #1
 8013a22:	81a3      	strh	r3, [r4, #12]
 8013a24:	89a0      	ldrh	r0, [r4, #12]
 8013a26:	4305      	orrs	r5, r0
 8013a28:	81a5      	strh	r5, [r4, #12]
 8013a2a:	e7cd      	b.n	80139c8 <__smakebuf_r+0x18>
 8013a2c:	080137bd 	.word	0x080137bd

08013a30 <__ascii_mbtowc>:
 8013a30:	b082      	sub	sp, #8
 8013a32:	b901      	cbnz	r1, 8013a36 <__ascii_mbtowc+0x6>
 8013a34:	a901      	add	r1, sp, #4
 8013a36:	b142      	cbz	r2, 8013a4a <__ascii_mbtowc+0x1a>
 8013a38:	b14b      	cbz	r3, 8013a4e <__ascii_mbtowc+0x1e>
 8013a3a:	7813      	ldrb	r3, [r2, #0]
 8013a3c:	600b      	str	r3, [r1, #0]
 8013a3e:	7812      	ldrb	r2, [r2, #0]
 8013a40:	1e10      	subs	r0, r2, #0
 8013a42:	bf18      	it	ne
 8013a44:	2001      	movne	r0, #1
 8013a46:	b002      	add	sp, #8
 8013a48:	4770      	bx	lr
 8013a4a:	4610      	mov	r0, r2
 8013a4c:	e7fb      	b.n	8013a46 <__ascii_mbtowc+0x16>
 8013a4e:	f06f 0001 	mvn.w	r0, #1
 8013a52:	e7f8      	b.n	8013a46 <__ascii_mbtowc+0x16>

08013a54 <memmove>:
 8013a54:	4288      	cmp	r0, r1
 8013a56:	b510      	push	{r4, lr}
 8013a58:	eb01 0402 	add.w	r4, r1, r2
 8013a5c:	d902      	bls.n	8013a64 <memmove+0x10>
 8013a5e:	4284      	cmp	r4, r0
 8013a60:	4623      	mov	r3, r4
 8013a62:	d807      	bhi.n	8013a74 <memmove+0x20>
 8013a64:	1e43      	subs	r3, r0, #1
 8013a66:	42a1      	cmp	r1, r4
 8013a68:	d008      	beq.n	8013a7c <memmove+0x28>
 8013a6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a72:	e7f8      	b.n	8013a66 <memmove+0x12>
 8013a74:	4402      	add	r2, r0
 8013a76:	4601      	mov	r1, r0
 8013a78:	428a      	cmp	r2, r1
 8013a7a:	d100      	bne.n	8013a7e <memmove+0x2a>
 8013a7c:	bd10      	pop	{r4, pc}
 8013a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a86:	e7f7      	b.n	8013a78 <memmove+0x24>

08013a88 <__malloc_lock>:
 8013a88:	4801      	ldr	r0, [pc, #4]	; (8013a90 <__malloc_lock+0x8>)
 8013a8a:	f7ff bf69 	b.w	8013960 <__retarget_lock_acquire_recursive>
 8013a8e:	bf00      	nop
 8013a90:	2400e5f4 	.word	0x2400e5f4

08013a94 <__malloc_unlock>:
 8013a94:	4801      	ldr	r0, [pc, #4]	; (8013a9c <__malloc_unlock+0x8>)
 8013a96:	f7ff bf64 	b.w	8013962 <__retarget_lock_release_recursive>
 8013a9a:	bf00      	nop
 8013a9c:	2400e5f4 	.word	0x2400e5f4

08013aa0 <_realloc_r>:
 8013aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013aa4:	4680      	mov	r8, r0
 8013aa6:	4614      	mov	r4, r2
 8013aa8:	460e      	mov	r6, r1
 8013aaa:	b921      	cbnz	r1, 8013ab6 <_realloc_r+0x16>
 8013aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ab0:	4611      	mov	r1, r2
 8013ab2:	f7ff b99b 	b.w	8012dec <_malloc_r>
 8013ab6:	b92a      	cbnz	r2, 8013ac4 <_realloc_r+0x24>
 8013ab8:	f7ff f92c 	bl	8012d14 <_free_r>
 8013abc:	4625      	mov	r5, r4
 8013abe:	4628      	mov	r0, r5
 8013ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ac4:	f000 f906 	bl	8013cd4 <_malloc_usable_size_r>
 8013ac8:	4284      	cmp	r4, r0
 8013aca:	4607      	mov	r7, r0
 8013acc:	d802      	bhi.n	8013ad4 <_realloc_r+0x34>
 8013ace:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013ad2:	d812      	bhi.n	8013afa <_realloc_r+0x5a>
 8013ad4:	4621      	mov	r1, r4
 8013ad6:	4640      	mov	r0, r8
 8013ad8:	f7ff f988 	bl	8012dec <_malloc_r>
 8013adc:	4605      	mov	r5, r0
 8013ade:	2800      	cmp	r0, #0
 8013ae0:	d0ed      	beq.n	8013abe <_realloc_r+0x1e>
 8013ae2:	42bc      	cmp	r4, r7
 8013ae4:	4622      	mov	r2, r4
 8013ae6:	4631      	mov	r1, r6
 8013ae8:	bf28      	it	cs
 8013aea:	463a      	movcs	r2, r7
 8013aec:	f7fd f95a 	bl	8010da4 <memcpy>
 8013af0:	4631      	mov	r1, r6
 8013af2:	4640      	mov	r0, r8
 8013af4:	f7ff f90e 	bl	8012d14 <_free_r>
 8013af8:	e7e1      	b.n	8013abe <_realloc_r+0x1e>
 8013afa:	4635      	mov	r5, r6
 8013afc:	e7df      	b.n	8013abe <_realloc_r+0x1e>

08013afe <_raise_r>:
 8013afe:	291f      	cmp	r1, #31
 8013b00:	b538      	push	{r3, r4, r5, lr}
 8013b02:	4604      	mov	r4, r0
 8013b04:	460d      	mov	r5, r1
 8013b06:	d904      	bls.n	8013b12 <_raise_r+0x14>
 8013b08:	2316      	movs	r3, #22
 8013b0a:	6003      	str	r3, [r0, #0]
 8013b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8013b10:	bd38      	pop	{r3, r4, r5, pc}
 8013b12:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013b14:	b112      	cbz	r2, 8013b1c <_raise_r+0x1e>
 8013b16:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013b1a:	b94b      	cbnz	r3, 8013b30 <_raise_r+0x32>
 8013b1c:	4620      	mov	r0, r4
 8013b1e:	f000 f831 	bl	8013b84 <_getpid_r>
 8013b22:	462a      	mov	r2, r5
 8013b24:	4601      	mov	r1, r0
 8013b26:	4620      	mov	r0, r4
 8013b28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013b2c:	f000 b818 	b.w	8013b60 <_kill_r>
 8013b30:	2b01      	cmp	r3, #1
 8013b32:	d00a      	beq.n	8013b4a <_raise_r+0x4c>
 8013b34:	1c59      	adds	r1, r3, #1
 8013b36:	d103      	bne.n	8013b40 <_raise_r+0x42>
 8013b38:	2316      	movs	r3, #22
 8013b3a:	6003      	str	r3, [r0, #0]
 8013b3c:	2001      	movs	r0, #1
 8013b3e:	e7e7      	b.n	8013b10 <_raise_r+0x12>
 8013b40:	2400      	movs	r4, #0
 8013b42:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013b46:	4628      	mov	r0, r5
 8013b48:	4798      	blx	r3
 8013b4a:	2000      	movs	r0, #0
 8013b4c:	e7e0      	b.n	8013b10 <_raise_r+0x12>
	...

08013b50 <raise>:
 8013b50:	4b02      	ldr	r3, [pc, #8]	; (8013b5c <raise+0xc>)
 8013b52:	4601      	mov	r1, r0
 8013b54:	6818      	ldr	r0, [r3, #0]
 8013b56:	f7ff bfd2 	b.w	8013afe <_raise_r>
 8013b5a:	bf00      	nop
 8013b5c:	24000414 	.word	0x24000414

08013b60 <_kill_r>:
 8013b60:	b538      	push	{r3, r4, r5, lr}
 8013b62:	4d07      	ldr	r5, [pc, #28]	; (8013b80 <_kill_r+0x20>)
 8013b64:	2300      	movs	r3, #0
 8013b66:	4604      	mov	r4, r0
 8013b68:	4608      	mov	r0, r1
 8013b6a:	4611      	mov	r1, r2
 8013b6c:	602b      	str	r3, [r5, #0]
 8013b6e:	f7f1 ffed 	bl	8005b4c <_kill>
 8013b72:	1c43      	adds	r3, r0, #1
 8013b74:	d102      	bne.n	8013b7c <_kill_r+0x1c>
 8013b76:	682b      	ldr	r3, [r5, #0]
 8013b78:	b103      	cbz	r3, 8013b7c <_kill_r+0x1c>
 8013b7a:	6023      	str	r3, [r4, #0]
 8013b7c:	bd38      	pop	{r3, r4, r5, pc}
 8013b7e:	bf00      	nop
 8013b80:	2400e5f8 	.word	0x2400e5f8

08013b84 <_getpid_r>:
 8013b84:	f7f1 bfe0 	b.w	8005b48 <_getpid>

08013b88 <__sread>:
 8013b88:	b510      	push	{r4, lr}
 8013b8a:	460c      	mov	r4, r1
 8013b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b90:	f000 f8a8 	bl	8013ce4 <_read_r>
 8013b94:	2800      	cmp	r0, #0
 8013b96:	bfab      	itete	ge
 8013b98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8013b9c:	181b      	addge	r3, r3, r0
 8013b9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013ba2:	bfac      	ite	ge
 8013ba4:	6563      	strge	r3, [r4, #84]	; 0x54
 8013ba6:	81a3      	strhlt	r3, [r4, #12]
 8013ba8:	bd10      	pop	{r4, pc}

08013baa <__swrite>:
 8013baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bae:	461f      	mov	r7, r3
 8013bb0:	898b      	ldrh	r3, [r1, #12]
 8013bb2:	05db      	lsls	r3, r3, #23
 8013bb4:	4605      	mov	r5, r0
 8013bb6:	460c      	mov	r4, r1
 8013bb8:	4616      	mov	r6, r2
 8013bba:	d505      	bpl.n	8013bc8 <__swrite+0x1e>
 8013bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013bc0:	2302      	movs	r3, #2
 8013bc2:	2200      	movs	r2, #0
 8013bc4:	f000 f874 	bl	8013cb0 <_lseek_r>
 8013bc8:	89a3      	ldrh	r3, [r4, #12]
 8013bca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013bce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013bd2:	81a3      	strh	r3, [r4, #12]
 8013bd4:	4632      	mov	r2, r6
 8013bd6:	463b      	mov	r3, r7
 8013bd8:	4628      	mov	r0, r5
 8013bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013bde:	f000 b823 	b.w	8013c28 <_write_r>

08013be2 <__sseek>:
 8013be2:	b510      	push	{r4, lr}
 8013be4:	460c      	mov	r4, r1
 8013be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013bea:	f000 f861 	bl	8013cb0 <_lseek_r>
 8013bee:	1c43      	adds	r3, r0, #1
 8013bf0:	89a3      	ldrh	r3, [r4, #12]
 8013bf2:	bf15      	itete	ne
 8013bf4:	6560      	strne	r0, [r4, #84]	; 0x54
 8013bf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013bfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013bfe:	81a3      	strheq	r3, [r4, #12]
 8013c00:	bf18      	it	ne
 8013c02:	81a3      	strhne	r3, [r4, #12]
 8013c04:	bd10      	pop	{r4, pc}

08013c06 <__sclose>:
 8013c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c0a:	f000 b81f 	b.w	8013c4c <_close_r>

08013c0e <__ascii_wctomb>:
 8013c0e:	b149      	cbz	r1, 8013c24 <__ascii_wctomb+0x16>
 8013c10:	2aff      	cmp	r2, #255	; 0xff
 8013c12:	bf85      	ittet	hi
 8013c14:	238a      	movhi	r3, #138	; 0x8a
 8013c16:	6003      	strhi	r3, [r0, #0]
 8013c18:	700a      	strbls	r2, [r1, #0]
 8013c1a:	f04f 30ff 	movhi.w	r0, #4294967295
 8013c1e:	bf98      	it	ls
 8013c20:	2001      	movls	r0, #1
 8013c22:	4770      	bx	lr
 8013c24:	4608      	mov	r0, r1
 8013c26:	4770      	bx	lr

08013c28 <_write_r>:
 8013c28:	b538      	push	{r3, r4, r5, lr}
 8013c2a:	4d07      	ldr	r5, [pc, #28]	; (8013c48 <_write_r+0x20>)
 8013c2c:	4604      	mov	r4, r0
 8013c2e:	4608      	mov	r0, r1
 8013c30:	4611      	mov	r1, r2
 8013c32:	2200      	movs	r2, #0
 8013c34:	602a      	str	r2, [r5, #0]
 8013c36:	461a      	mov	r2, r3
 8013c38:	f7f1 ffa6 	bl	8005b88 <_write>
 8013c3c:	1c43      	adds	r3, r0, #1
 8013c3e:	d102      	bne.n	8013c46 <_write_r+0x1e>
 8013c40:	682b      	ldr	r3, [r5, #0]
 8013c42:	b103      	cbz	r3, 8013c46 <_write_r+0x1e>
 8013c44:	6023      	str	r3, [r4, #0]
 8013c46:	bd38      	pop	{r3, r4, r5, pc}
 8013c48:	2400e5f8 	.word	0x2400e5f8

08013c4c <_close_r>:
 8013c4c:	b538      	push	{r3, r4, r5, lr}
 8013c4e:	4d06      	ldr	r5, [pc, #24]	; (8013c68 <_close_r+0x1c>)
 8013c50:	2300      	movs	r3, #0
 8013c52:	4604      	mov	r4, r0
 8013c54:	4608      	mov	r0, r1
 8013c56:	602b      	str	r3, [r5, #0]
 8013c58:	f7f1 ffa4 	bl	8005ba4 <_close>
 8013c5c:	1c43      	adds	r3, r0, #1
 8013c5e:	d102      	bne.n	8013c66 <_close_r+0x1a>
 8013c60:	682b      	ldr	r3, [r5, #0]
 8013c62:	b103      	cbz	r3, 8013c66 <_close_r+0x1a>
 8013c64:	6023      	str	r3, [r4, #0]
 8013c66:	bd38      	pop	{r3, r4, r5, pc}
 8013c68:	2400e5f8 	.word	0x2400e5f8

08013c6c <_fstat_r>:
 8013c6c:	b538      	push	{r3, r4, r5, lr}
 8013c6e:	4d07      	ldr	r5, [pc, #28]	; (8013c8c <_fstat_r+0x20>)
 8013c70:	2300      	movs	r3, #0
 8013c72:	4604      	mov	r4, r0
 8013c74:	4608      	mov	r0, r1
 8013c76:	4611      	mov	r1, r2
 8013c78:	602b      	str	r3, [r5, #0]
 8013c7a:	f7f1 ff97 	bl	8005bac <_fstat>
 8013c7e:	1c43      	adds	r3, r0, #1
 8013c80:	d102      	bne.n	8013c88 <_fstat_r+0x1c>
 8013c82:	682b      	ldr	r3, [r5, #0]
 8013c84:	b103      	cbz	r3, 8013c88 <_fstat_r+0x1c>
 8013c86:	6023      	str	r3, [r4, #0]
 8013c88:	bd38      	pop	{r3, r4, r5, pc}
 8013c8a:	bf00      	nop
 8013c8c:	2400e5f8 	.word	0x2400e5f8

08013c90 <_isatty_r>:
 8013c90:	b538      	push	{r3, r4, r5, lr}
 8013c92:	4d06      	ldr	r5, [pc, #24]	; (8013cac <_isatty_r+0x1c>)
 8013c94:	2300      	movs	r3, #0
 8013c96:	4604      	mov	r4, r0
 8013c98:	4608      	mov	r0, r1
 8013c9a:	602b      	str	r3, [r5, #0]
 8013c9c:	f7f1 ff8c 	bl	8005bb8 <_isatty>
 8013ca0:	1c43      	adds	r3, r0, #1
 8013ca2:	d102      	bne.n	8013caa <_isatty_r+0x1a>
 8013ca4:	682b      	ldr	r3, [r5, #0]
 8013ca6:	b103      	cbz	r3, 8013caa <_isatty_r+0x1a>
 8013ca8:	6023      	str	r3, [r4, #0]
 8013caa:	bd38      	pop	{r3, r4, r5, pc}
 8013cac:	2400e5f8 	.word	0x2400e5f8

08013cb0 <_lseek_r>:
 8013cb0:	b538      	push	{r3, r4, r5, lr}
 8013cb2:	4d07      	ldr	r5, [pc, #28]	; (8013cd0 <_lseek_r+0x20>)
 8013cb4:	4604      	mov	r4, r0
 8013cb6:	4608      	mov	r0, r1
 8013cb8:	4611      	mov	r1, r2
 8013cba:	2200      	movs	r2, #0
 8013cbc:	602a      	str	r2, [r5, #0]
 8013cbe:	461a      	mov	r2, r3
 8013cc0:	f7f1 ff7c 	bl	8005bbc <_lseek>
 8013cc4:	1c43      	adds	r3, r0, #1
 8013cc6:	d102      	bne.n	8013cce <_lseek_r+0x1e>
 8013cc8:	682b      	ldr	r3, [r5, #0]
 8013cca:	b103      	cbz	r3, 8013cce <_lseek_r+0x1e>
 8013ccc:	6023      	str	r3, [r4, #0]
 8013cce:	bd38      	pop	{r3, r4, r5, pc}
 8013cd0:	2400e5f8 	.word	0x2400e5f8

08013cd4 <_malloc_usable_size_r>:
 8013cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cd8:	1f18      	subs	r0, r3, #4
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	bfbc      	itt	lt
 8013cde:	580b      	ldrlt	r3, [r1, r0]
 8013ce0:	18c0      	addlt	r0, r0, r3
 8013ce2:	4770      	bx	lr

08013ce4 <_read_r>:
 8013ce4:	b538      	push	{r3, r4, r5, lr}
 8013ce6:	4d07      	ldr	r5, [pc, #28]	; (8013d04 <_read_r+0x20>)
 8013ce8:	4604      	mov	r4, r0
 8013cea:	4608      	mov	r0, r1
 8013cec:	4611      	mov	r1, r2
 8013cee:	2200      	movs	r2, #0
 8013cf0:	602a      	str	r2, [r5, #0]
 8013cf2:	461a      	mov	r2, r3
 8013cf4:	f7f1 ff3a 	bl	8005b6c <_read>
 8013cf8:	1c43      	adds	r3, r0, #1
 8013cfa:	d102      	bne.n	8013d02 <_read_r+0x1e>
 8013cfc:	682b      	ldr	r3, [r5, #0]
 8013cfe:	b103      	cbz	r3, 8013d02 <_read_r+0x1e>
 8013d00:	6023      	str	r3, [r4, #0]
 8013d02:	bd38      	pop	{r3, r4, r5, pc}
 8013d04:	2400e5f8 	.word	0x2400e5f8

08013d08 <exp>:
 8013d08:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8013d0a:	ee10 3a90 	vmov	r3, s1
 8013d0e:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8013d12:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8013d16:	18a2      	adds	r2, r4, r2
 8013d18:	2a3e      	cmp	r2, #62	; 0x3e
 8013d1a:	ee10 1a10 	vmov	r1, s0
 8013d1e:	d922      	bls.n	8013d66 <exp+0x5e>
 8013d20:	2a00      	cmp	r2, #0
 8013d22:	da06      	bge.n	8013d32 <exp+0x2a>
 8013d24:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8013d28:	ee30 0b07 	vadd.f64	d0, d0, d7
 8013d2c:	b004      	add	sp, #16
 8013d2e:	bcf0      	pop	{r4, r5, r6, r7}
 8013d30:	4770      	bx	lr
 8013d32:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 8013d36:	f04f 0000 	mov.w	r0, #0
 8013d3a:	d913      	bls.n	8013d64 <exp+0x5c>
 8013d3c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8013d40:	bf08      	it	eq
 8013d42:	4281      	cmpeq	r1, r0
 8013d44:	f000 80a0 	beq.w	8013e88 <exp+0x180>
 8013d48:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8013d4c:	4294      	cmp	r4, r2
 8013d4e:	d0e9      	beq.n	8013d24 <exp+0x1c>
 8013d50:	4283      	cmp	r3, r0
 8013d52:	da03      	bge.n	8013d5c <exp+0x54>
 8013d54:	b004      	add	sp, #16
 8013d56:	bcf0      	pop	{r4, r5, r6, r7}
 8013d58:	f000 b8c6 	b.w	8013ee8 <__math_uflow>
 8013d5c:	b004      	add	sp, #16
 8013d5e:	bcf0      	pop	{r4, r5, r6, r7}
 8013d60:	f000 b8ca 	b.w	8013ef8 <__math_oflow>
 8013d64:	4604      	mov	r4, r0
 8013d66:	4950      	ldr	r1, [pc, #320]	; (8013ea8 <exp+0x1a0>)
 8013d68:	ed91 6b02 	vldr	d6, [r1, #8]
 8013d6c:	ed91 5b00 	vldr	d5, [r1]
 8013d70:	eeb0 7b46 	vmov.f64	d7, d6
 8013d74:	eea5 7b00 	vfma.f64	d7, d5, d0
 8013d78:	ee17 5a10 	vmov	r5, s14
 8013d7c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013d80:	ed91 6b04 	vldr	d6, [r1, #16]
 8013d84:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8013d88:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013d8c:	ed91 6b06 	vldr	d6, [r1, #24]
 8013d90:	18d8      	adds	r0, r3, r3
 8013d92:	f100 030f 	add.w	r3, r0, #15
 8013d96:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8013d9a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013d9e:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 8013da2:	ee20 7b00 	vmul.f64	d7, d0, d0
 8013da6:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 8013daa:	ed91 5b08 	vldr	d5, [r1, #32]
 8013dae:	ee30 6b06 	vadd.f64	d6, d0, d6
 8013db2:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8013db6:	eea4 5b00 	vfma.f64	d5, d4, d0
 8013dba:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 8013dbe:	eea5 6b07 	vfma.f64	d6, d5, d7
 8013dc2:	ee27 7b07 	vmul.f64	d7, d7, d7
 8013dc6:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 8013dca:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 8013dce:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8013dd2:	eea4 5b00 	vfma.f64	d5, d4, d0
 8013dd6:	2600      	movs	r6, #0
 8013dd8:	19f2      	adds	r2, r6, r7
 8013dda:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 8013dde:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013de2:	2c00      	cmp	r4, #0
 8013de4:	d14b      	bne.n	8013e7e <exp+0x176>
 8013de6:	42b5      	cmp	r5, r6
 8013de8:	db10      	blt.n	8013e0c <exp+0x104>
 8013dea:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8013dee:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8013e90 <exp+0x188>
 8013df2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8013df6:	4610      	mov	r0, r2
 8013df8:	ec41 0b10 	vmov	d0, r0, r1
 8013dfc:	eea6 0b00 	vfma.f64	d0, d6, d0
 8013e00:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013e04:	b004      	add	sp, #16
 8013e06:	bcf0      	pop	{r4, r5, r6, r7}
 8013e08:	f000 b8ae 	b.w	8013f68 <__math_check_oflow>
 8013e0c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8013e10:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8013e14:	4610      	mov	r0, r2
 8013e16:	ec41 0b17 	vmov	d7, r0, r1
 8013e1a:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8013e1e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013e22:	ee37 5b06 	vadd.f64	d5, d7, d6
 8013e26:	eeb4 5bc4 	vcmpe.f64	d5, d4
 8013e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e2e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013e98 <exp+0x190>
 8013e32:	d51e      	bpl.n	8013e72 <exp+0x16a>
 8013e34:	ee35 3b04 	vadd.f64	d3, d5, d4
 8013e38:	ee37 7b45 	vsub.f64	d7, d7, d5
 8013e3c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8013e40:	ee34 6b43 	vsub.f64	d6, d4, d3
 8013e44:	ee36 5b05 	vadd.f64	d5, d6, d5
 8013e48:	ee35 5b07 	vadd.f64	d5, d5, d7
 8013e4c:	ee35 5b03 	vadd.f64	d5, d5, d3
 8013e50:	ee35 5b44 	vsub.f64	d5, d5, d4
 8013e54:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8013e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e5c:	d101      	bne.n	8013e62 <exp+0x15a>
 8013e5e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8013ea0 <exp+0x198>
 8013e62:	ed8d 0b00 	vstr	d0, [sp]
 8013e66:	ed9d 7b00 	vldr	d7, [sp]
 8013e6a:	ee27 7b00 	vmul.f64	d7, d7, d0
 8013e6e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013e72:	ee25 0b00 	vmul.f64	d0, d5, d0
 8013e76:	b004      	add	sp, #16
 8013e78:	bcf0      	pop	{r4, r5, r6, r7}
 8013e7a:	f000 b86c 	b.w	8013f56 <__math_check_uflow>
 8013e7e:	ec43 2b10 	vmov	d0, r2, r3
 8013e82:	eea6 0b00 	vfma.f64	d0, d6, d0
 8013e86:	e751      	b.n	8013d2c <exp+0x24>
 8013e88:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8013ea0 <exp+0x198>
 8013e8c:	e74e      	b.n	8013d2c <exp+0x24>
 8013e8e:	bf00      	nop
 8013e90:	00000000 	.word	0x00000000
 8013e94:	7f000000 	.word	0x7f000000
 8013e98:	00000000 	.word	0x00000000
 8013e9c:	00100000 	.word	0x00100000
	...
 8013ea8:	0801e6b8 	.word	0x0801e6b8

08013eac <with_errno>:
 8013eac:	b513      	push	{r0, r1, r4, lr}
 8013eae:	4604      	mov	r4, r0
 8013eb0:	ed8d 0b00 	vstr	d0, [sp]
 8013eb4:	f7fc ff4c 	bl	8010d50 <__errno>
 8013eb8:	ed9d 0b00 	vldr	d0, [sp]
 8013ebc:	6004      	str	r4, [r0, #0]
 8013ebe:	b002      	add	sp, #8
 8013ec0:	bd10      	pop	{r4, pc}

08013ec2 <xflow>:
 8013ec2:	b082      	sub	sp, #8
 8013ec4:	b158      	cbz	r0, 8013ede <xflow+0x1c>
 8013ec6:	eeb1 7b40 	vneg.f64	d7, d0
 8013eca:	ed8d 7b00 	vstr	d7, [sp]
 8013ece:	ed9d 7b00 	vldr	d7, [sp]
 8013ed2:	2022      	movs	r0, #34	; 0x22
 8013ed4:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013ed8:	b002      	add	sp, #8
 8013eda:	f7ff bfe7 	b.w	8013eac <with_errno>
 8013ede:	eeb0 7b40 	vmov.f64	d7, d0
 8013ee2:	e7f2      	b.n	8013eca <xflow+0x8>
 8013ee4:	0000      	movs	r0, r0
	...

08013ee8 <__math_uflow>:
 8013ee8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013ef0 <__math_uflow+0x8>
 8013eec:	f7ff bfe9 	b.w	8013ec2 <xflow>
 8013ef0:	00000000 	.word	0x00000000
 8013ef4:	10000000 	.word	0x10000000

08013ef8 <__math_oflow>:
 8013ef8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013f00 <__math_oflow+0x8>
 8013efc:	f7ff bfe1 	b.w	8013ec2 <xflow>
 8013f00:	00000000 	.word	0x00000000
 8013f04:	70000000 	.word	0x70000000

08013f08 <__math_divzero>:
 8013f08:	b082      	sub	sp, #8
 8013f0a:	2800      	cmp	r0, #0
 8013f0c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8013f10:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8013f14:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8013f18:	ed8d 7b00 	vstr	d7, [sp]
 8013f1c:	ed9d 0b00 	vldr	d0, [sp]
 8013f20:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8013f30 <__math_divzero+0x28>
 8013f24:	2022      	movs	r0, #34	; 0x22
 8013f26:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8013f2a:	b002      	add	sp, #8
 8013f2c:	f7ff bfbe 	b.w	8013eac <with_errno>
	...

08013f38 <__math_invalid>:
 8013f38:	eeb0 7b40 	vmov.f64	d7, d0
 8013f3c:	eeb4 7b47 	vcmp.f64	d7, d7
 8013f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f44:	ee30 6b40 	vsub.f64	d6, d0, d0
 8013f48:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8013f4c:	d602      	bvs.n	8013f54 <__math_invalid+0x1c>
 8013f4e:	2021      	movs	r0, #33	; 0x21
 8013f50:	f7ff bfac 	b.w	8013eac <with_errno>
 8013f54:	4770      	bx	lr

08013f56 <__math_check_uflow>:
 8013f56:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8013f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f5e:	d102      	bne.n	8013f66 <__math_check_uflow+0x10>
 8013f60:	2022      	movs	r0, #34	; 0x22
 8013f62:	f7ff bfa3 	b.w	8013eac <with_errno>
 8013f66:	4770      	bx	lr

08013f68 <__math_check_oflow>:
 8013f68:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8013f88 <__math_check_oflow+0x20>
 8013f6c:	eeb0 7bc0 	vabs.f64	d7, d0
 8013f70:	eeb4 7b46 	vcmp.f64	d7, d6
 8013f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f78:	dd02      	ble.n	8013f80 <__math_check_oflow+0x18>
 8013f7a:	2022      	movs	r0, #34	; 0x22
 8013f7c:	f7ff bf96 	b.w	8013eac <with_errno>
 8013f80:	4770      	bx	lr
 8013f82:	bf00      	nop
 8013f84:	f3af 8000 	nop.w
 8013f88:	ffffffff 	.word	0xffffffff
 8013f8c:	7fefffff 	.word	0x7fefffff

08013f90 <cos>:
 8013f90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013f92:	eeb0 7b40 	vmov.f64	d7, d0
 8013f96:	ee17 3a90 	vmov	r3, s15
 8013f9a:	4a21      	ldr	r2, [pc, #132]	; (8014020 <cos+0x90>)
 8013f9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013fa0:	4293      	cmp	r3, r2
 8013fa2:	dc06      	bgt.n	8013fb2 <cos+0x22>
 8013fa4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014018 <cos+0x88>
 8013fa8:	b005      	add	sp, #20
 8013faa:	f85d eb04 	ldr.w	lr, [sp], #4
 8013fae:	f000 ba6f 	b.w	8014490 <__kernel_cos>
 8013fb2:	4a1c      	ldr	r2, [pc, #112]	; (8014024 <cos+0x94>)
 8013fb4:	4293      	cmp	r3, r2
 8013fb6:	dd04      	ble.n	8013fc2 <cos+0x32>
 8013fb8:	ee30 0b40 	vsub.f64	d0, d0, d0
 8013fbc:	b005      	add	sp, #20
 8013fbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8013fc2:	4668      	mov	r0, sp
 8013fc4:	f000 f920 	bl	8014208 <__ieee754_rem_pio2>
 8013fc8:	f000 0003 	and.w	r0, r0, #3
 8013fcc:	2801      	cmp	r0, #1
 8013fce:	d009      	beq.n	8013fe4 <cos+0x54>
 8013fd0:	2802      	cmp	r0, #2
 8013fd2:	d010      	beq.n	8013ff6 <cos+0x66>
 8013fd4:	b9b0      	cbnz	r0, 8014004 <cos+0x74>
 8013fd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013fda:	ed9d 0b00 	vldr	d0, [sp]
 8013fde:	f000 fa57 	bl	8014490 <__kernel_cos>
 8013fe2:	e7eb      	b.n	8013fbc <cos+0x2c>
 8013fe4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013fe8:	ed9d 0b00 	vldr	d0, [sp]
 8013fec:	f000 fd54 	bl	8014a98 <__kernel_sin>
 8013ff0:	eeb1 0b40 	vneg.f64	d0, d0
 8013ff4:	e7e2      	b.n	8013fbc <cos+0x2c>
 8013ff6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013ffa:	ed9d 0b00 	vldr	d0, [sp]
 8013ffe:	f000 fa47 	bl	8014490 <__kernel_cos>
 8014002:	e7f5      	b.n	8013ff0 <cos+0x60>
 8014004:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014008:	ed9d 0b00 	vldr	d0, [sp]
 801400c:	2001      	movs	r0, #1
 801400e:	f000 fd43 	bl	8014a98 <__kernel_sin>
 8014012:	e7d3      	b.n	8013fbc <cos+0x2c>
 8014014:	f3af 8000 	nop.w
	...
 8014020:	3fe921fb 	.word	0x3fe921fb
 8014024:	7fefffff 	.word	0x7fefffff

08014028 <sin>:
 8014028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801402a:	eeb0 7b40 	vmov.f64	d7, d0
 801402e:	ee17 3a90 	vmov	r3, s15
 8014032:	4a21      	ldr	r2, [pc, #132]	; (80140b8 <sin+0x90>)
 8014034:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014038:	4293      	cmp	r3, r2
 801403a:	dc07      	bgt.n	801404c <sin+0x24>
 801403c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 80140b0 <sin+0x88>
 8014040:	2000      	movs	r0, #0
 8014042:	b005      	add	sp, #20
 8014044:	f85d eb04 	ldr.w	lr, [sp], #4
 8014048:	f000 bd26 	b.w	8014a98 <__kernel_sin>
 801404c:	4a1b      	ldr	r2, [pc, #108]	; (80140bc <sin+0x94>)
 801404e:	4293      	cmp	r3, r2
 8014050:	dd04      	ble.n	801405c <sin+0x34>
 8014052:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014056:	b005      	add	sp, #20
 8014058:	f85d fb04 	ldr.w	pc, [sp], #4
 801405c:	4668      	mov	r0, sp
 801405e:	f000 f8d3 	bl	8014208 <__ieee754_rem_pio2>
 8014062:	f000 0003 	and.w	r0, r0, #3
 8014066:	2801      	cmp	r0, #1
 8014068:	d00a      	beq.n	8014080 <sin+0x58>
 801406a:	2802      	cmp	r0, #2
 801406c:	d00f      	beq.n	801408e <sin+0x66>
 801406e:	b9c0      	cbnz	r0, 80140a2 <sin+0x7a>
 8014070:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014074:	ed9d 0b00 	vldr	d0, [sp]
 8014078:	2001      	movs	r0, #1
 801407a:	f000 fd0d 	bl	8014a98 <__kernel_sin>
 801407e:	e7ea      	b.n	8014056 <sin+0x2e>
 8014080:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014084:	ed9d 0b00 	vldr	d0, [sp]
 8014088:	f000 fa02 	bl	8014490 <__kernel_cos>
 801408c:	e7e3      	b.n	8014056 <sin+0x2e>
 801408e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014092:	ed9d 0b00 	vldr	d0, [sp]
 8014096:	2001      	movs	r0, #1
 8014098:	f000 fcfe 	bl	8014a98 <__kernel_sin>
 801409c:	eeb1 0b40 	vneg.f64	d0, d0
 80140a0:	e7d9      	b.n	8014056 <sin+0x2e>
 80140a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80140a6:	ed9d 0b00 	vldr	d0, [sp]
 80140aa:	f000 f9f1 	bl	8014490 <__kernel_cos>
 80140ae:	e7f5      	b.n	801409c <sin+0x74>
	...
 80140b8:	3fe921fb 	.word	0x3fe921fb
 80140bc:	7fefffff 	.word	0x7fefffff

080140c0 <log10>:
 80140c0:	b508      	push	{r3, lr}
 80140c2:	ed2d 8b02 	vpush	{d8}
 80140c6:	eeb0 8b40 	vmov.f64	d8, d0
 80140ca:	f000 f82d 	bl	8014128 <__ieee754_log10>
 80140ce:	eeb4 8b48 	vcmp.f64	d8, d8
 80140d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140d6:	d60f      	bvs.n	80140f8 <log10+0x38>
 80140d8:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80140dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140e0:	d80a      	bhi.n	80140f8 <log10+0x38>
 80140e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80140e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140ea:	d108      	bne.n	80140fe <log10+0x3e>
 80140ec:	f7fc fe30 	bl	8010d50 <__errno>
 80140f0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8014118 <log10+0x58>
 80140f4:	2322      	movs	r3, #34	; 0x22
 80140f6:	6003      	str	r3, [r0, #0]
 80140f8:	ecbd 8b02 	vpop	{d8}
 80140fc:	bd08      	pop	{r3, pc}
 80140fe:	f7fc fe27 	bl	8010d50 <__errno>
 8014102:	ecbd 8b02 	vpop	{d8}
 8014106:	2321      	movs	r3, #33	; 0x21
 8014108:	6003      	str	r3, [r0, #0]
 801410a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801410e:	4804      	ldr	r0, [pc, #16]	; (8014120 <log10+0x60>)
 8014110:	f000 be92 	b.w	8014e38 <nan>
 8014114:	f3af 8000 	nop.w
 8014118:	00000000 	.word	0x00000000
 801411c:	fff00000 	.word	0xfff00000
 8014120:	0801e462 	.word	0x0801e462
 8014124:	00000000 	.word	0x00000000

08014128 <__ieee754_log10>:
 8014128:	b510      	push	{r4, lr}
 801412a:	ee10 3a90 	vmov	r3, s1
 801412e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014132:	ed2d 8b02 	vpush	{d8}
 8014136:	da21      	bge.n	801417c <__ieee754_log10+0x54>
 8014138:	ee10 1a10 	vmov	r1, s0
 801413c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014140:	430a      	orrs	r2, r1
 8014142:	d108      	bne.n	8014156 <__ieee754_log10+0x2e>
 8014144:	ed9f 6b22 	vldr	d6, [pc, #136]	; 80141d0 <__ieee754_log10+0xa8>
 8014148:	ed9f 7b23 	vldr	d7, [pc, #140]	; 80141d8 <__ieee754_log10+0xb0>
 801414c:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8014150:	ecbd 8b02 	vpop	{d8}
 8014154:	bd10      	pop	{r4, pc}
 8014156:	2b00      	cmp	r3, #0
 8014158:	da02      	bge.n	8014160 <__ieee754_log10+0x38>
 801415a:	ee30 6b40 	vsub.f64	d6, d0, d0
 801415e:	e7f3      	b.n	8014148 <__ieee754_log10+0x20>
 8014160:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80141e0 <__ieee754_log10+0xb8>
 8014164:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014168:	ee10 3a90 	vmov	r3, s1
 801416c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8014170:	4923      	ldr	r1, [pc, #140]	; (8014200 <__ieee754_log10+0xd8>)
 8014172:	428b      	cmp	r3, r1
 8014174:	dd04      	ble.n	8014180 <__ieee754_log10+0x58>
 8014176:	ee30 0b00 	vadd.f64	d0, d0, d0
 801417a:	e7e9      	b.n	8014150 <__ieee754_log10+0x28>
 801417c:	2200      	movs	r2, #0
 801417e:	e7f7      	b.n	8014170 <__ieee754_log10+0x48>
 8014180:	1518      	asrs	r0, r3, #20
 8014182:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8014186:	4410      	add	r0, r2
 8014188:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801418c:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8014190:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8014194:	ee08 3a10 	vmov	s16, r3
 8014198:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801419c:	ec53 2b10 	vmov	r2, r3, d0
 80141a0:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80141a4:	ec43 2b10 	vmov	d0, r2, r3
 80141a8:	f000 fcce 	bl	8014b48 <log>
 80141ac:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80141e8 <__ieee754_log10+0xc0>
 80141b0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80141b4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80141f0 <__ieee754_log10+0xc8>
 80141b8:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 80141bc:	eea8 0b07 	vfma.f64	d0, d8, d7
 80141c0:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80141f8 <__ieee754_log10+0xd0>
 80141c4:	eea8 0b07 	vfma.f64	d0, d8, d7
 80141c8:	e7c2      	b.n	8014150 <__ieee754_log10+0x28>
 80141ca:	bf00      	nop
 80141cc:	f3af 8000 	nop.w
 80141d0:	00000000 	.word	0x00000000
 80141d4:	c3500000 	.word	0xc3500000
	...
 80141e4:	43500000 	.word	0x43500000
 80141e8:	1526e50e 	.word	0x1526e50e
 80141ec:	3fdbcb7b 	.word	0x3fdbcb7b
 80141f0:	11f12b36 	.word	0x11f12b36
 80141f4:	3d59fef3 	.word	0x3d59fef3
 80141f8:	509f6000 	.word	0x509f6000
 80141fc:	3fd34413 	.word	0x3fd34413
 8014200:	7fefffff 	.word	0x7fefffff
 8014204:	00000000 	.word	0x00000000

08014208 <__ieee754_rem_pio2>:
 8014208:	b570      	push	{r4, r5, r6, lr}
 801420a:	eeb0 7b40 	vmov.f64	d7, d0
 801420e:	ee17 5a90 	vmov	r5, s15
 8014212:	4b99      	ldr	r3, [pc, #612]	; (8014478 <__ieee754_rem_pio2+0x270>)
 8014214:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014218:	429e      	cmp	r6, r3
 801421a:	b088      	sub	sp, #32
 801421c:	4604      	mov	r4, r0
 801421e:	dc07      	bgt.n	8014230 <__ieee754_rem_pio2+0x28>
 8014220:	2200      	movs	r2, #0
 8014222:	2300      	movs	r3, #0
 8014224:	ed84 0b00 	vstr	d0, [r4]
 8014228:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801422c:	2000      	movs	r0, #0
 801422e:	e01b      	b.n	8014268 <__ieee754_rem_pio2+0x60>
 8014230:	4b92      	ldr	r3, [pc, #584]	; (801447c <__ieee754_rem_pio2+0x274>)
 8014232:	429e      	cmp	r6, r3
 8014234:	dc3b      	bgt.n	80142ae <__ieee754_rem_pio2+0xa6>
 8014236:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 801423a:	2d00      	cmp	r5, #0
 801423c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8014438 <__ieee754_rem_pio2+0x230>
 8014240:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8014244:	dd19      	ble.n	801427a <__ieee754_rem_pio2+0x72>
 8014246:	ee30 7b46 	vsub.f64	d7, d0, d6
 801424a:	429e      	cmp	r6, r3
 801424c:	d00e      	beq.n	801426c <__ieee754_rem_pio2+0x64>
 801424e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8014440 <__ieee754_rem_pio2+0x238>
 8014252:	ee37 5b46 	vsub.f64	d5, d7, d6
 8014256:	ee37 7b45 	vsub.f64	d7, d7, d5
 801425a:	ed84 5b00 	vstr	d5, [r4]
 801425e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014262:	ed84 7b02 	vstr	d7, [r4, #8]
 8014266:	2001      	movs	r0, #1
 8014268:	b008      	add	sp, #32
 801426a:	bd70      	pop	{r4, r5, r6, pc}
 801426c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8014448 <__ieee754_rem_pio2+0x240>
 8014270:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014274:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8014450 <__ieee754_rem_pio2+0x248>
 8014278:	e7eb      	b.n	8014252 <__ieee754_rem_pio2+0x4a>
 801427a:	429e      	cmp	r6, r3
 801427c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8014280:	d00e      	beq.n	80142a0 <__ieee754_rem_pio2+0x98>
 8014282:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8014440 <__ieee754_rem_pio2+0x238>
 8014286:	ee37 5b06 	vadd.f64	d5, d7, d6
 801428a:	ee37 7b45 	vsub.f64	d7, d7, d5
 801428e:	ed84 5b00 	vstr	d5, [r4]
 8014292:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014296:	f04f 30ff 	mov.w	r0, #4294967295
 801429a:	ed84 7b02 	vstr	d7, [r4, #8]
 801429e:	e7e3      	b.n	8014268 <__ieee754_rem_pio2+0x60>
 80142a0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8014448 <__ieee754_rem_pio2+0x240>
 80142a4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80142a8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8014450 <__ieee754_rem_pio2+0x248>
 80142ac:	e7eb      	b.n	8014286 <__ieee754_rem_pio2+0x7e>
 80142ae:	4b74      	ldr	r3, [pc, #464]	; (8014480 <__ieee754_rem_pio2+0x278>)
 80142b0:	429e      	cmp	r6, r3
 80142b2:	dc70      	bgt.n	8014396 <__ieee754_rem_pio2+0x18e>
 80142b4:	f000 fd40 	bl	8014d38 <fabs>
 80142b8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80142bc:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8014458 <__ieee754_rem_pio2+0x250>
 80142c0:	eea0 7b06 	vfma.f64	d7, d0, d6
 80142c4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80142c8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80142cc:	ee17 0a90 	vmov	r0, s15
 80142d0:	eeb1 4b45 	vneg.f64	d4, d5
 80142d4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8014438 <__ieee754_rem_pio2+0x230>
 80142d8:	eea5 0b47 	vfms.f64	d0, d5, d7
 80142dc:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8014440 <__ieee754_rem_pio2+0x238>
 80142e0:	281f      	cmp	r0, #31
 80142e2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80142e6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80142ea:	dc08      	bgt.n	80142fe <__ieee754_rem_pio2+0xf6>
 80142ec:	4b65      	ldr	r3, [pc, #404]	; (8014484 <__ieee754_rem_pio2+0x27c>)
 80142ee:	1e42      	subs	r2, r0, #1
 80142f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80142f4:	42b3      	cmp	r3, r6
 80142f6:	d002      	beq.n	80142fe <__ieee754_rem_pio2+0xf6>
 80142f8:	ed84 6b00 	vstr	d6, [r4]
 80142fc:	e026      	b.n	801434c <__ieee754_rem_pio2+0x144>
 80142fe:	ee16 3a90 	vmov	r3, s13
 8014302:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8014306:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801430a:	2b10      	cmp	r3, #16
 801430c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8014310:	ddf2      	ble.n	80142f8 <__ieee754_rem_pio2+0xf0>
 8014312:	eeb0 6b40 	vmov.f64	d6, d0
 8014316:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8014448 <__ieee754_rem_pio2+0x240>
 801431a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8014450 <__ieee754_rem_pio2+0x248>
 801431e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8014322:	ee30 0b46 	vsub.f64	d0, d0, d6
 8014326:	eea4 0b07 	vfma.f64	d0, d4, d7
 801432a:	eeb0 7b40 	vmov.f64	d7, d0
 801432e:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8014332:	ee36 3b47 	vsub.f64	d3, d6, d7
 8014336:	ee13 3a90 	vmov	r3, s7
 801433a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801433e:	1ad3      	subs	r3, r2, r3
 8014340:	2b31      	cmp	r3, #49	; 0x31
 8014342:	dc17      	bgt.n	8014374 <__ieee754_rem_pio2+0x16c>
 8014344:	eeb0 0b46 	vmov.f64	d0, d6
 8014348:	ed84 3b00 	vstr	d3, [r4]
 801434c:	ed94 6b00 	vldr	d6, [r4]
 8014350:	2d00      	cmp	r5, #0
 8014352:	ee30 0b46 	vsub.f64	d0, d0, d6
 8014356:	ee30 0b47 	vsub.f64	d0, d0, d7
 801435a:	ed84 0b02 	vstr	d0, [r4, #8]
 801435e:	da83      	bge.n	8014268 <__ieee754_rem_pio2+0x60>
 8014360:	eeb1 6b46 	vneg.f64	d6, d6
 8014364:	eeb1 0b40 	vneg.f64	d0, d0
 8014368:	ed84 6b00 	vstr	d6, [r4]
 801436c:	ed84 0b02 	vstr	d0, [r4, #8]
 8014370:	4240      	negs	r0, r0
 8014372:	e779      	b.n	8014268 <__ieee754_rem_pio2+0x60>
 8014374:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8014460 <__ieee754_rem_pio2+0x258>
 8014378:	eeb0 0b46 	vmov.f64	d0, d6
 801437c:	eea4 0b03 	vfma.f64	d0, d4, d3
 8014380:	ee36 7b40 	vsub.f64	d7, d6, d0
 8014384:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8014468 <__ieee754_rem_pio2+0x260>
 8014388:	eea4 7b03 	vfma.f64	d7, d4, d3
 801438c:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8014390:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014394:	e7b0      	b.n	80142f8 <__ieee754_rem_pio2+0xf0>
 8014396:	4b3c      	ldr	r3, [pc, #240]	; (8014488 <__ieee754_rem_pio2+0x280>)
 8014398:	429e      	cmp	r6, r3
 801439a:	dd06      	ble.n	80143aa <__ieee754_rem_pio2+0x1a2>
 801439c:	ee30 7b40 	vsub.f64	d7, d0, d0
 80143a0:	ed80 7b02 	vstr	d7, [r0, #8]
 80143a4:	ed80 7b00 	vstr	d7, [r0]
 80143a8:	e740      	b.n	801422c <__ieee754_rem_pio2+0x24>
 80143aa:	1532      	asrs	r2, r6, #20
 80143ac:	ee10 0a10 	vmov	r0, s0
 80143b0:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 80143b4:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 80143b8:	ec41 0b17 	vmov	d7, r0, r1
 80143bc:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80143c0:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8014470 <__ieee754_rem_pio2+0x268>
 80143c4:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80143c8:	ee37 7b46 	vsub.f64	d7, d7, d6
 80143cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80143d0:	ee27 7b05 	vmul.f64	d7, d7, d5
 80143d4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80143d8:	a902      	add	r1, sp, #8
 80143da:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80143de:	ee37 7b46 	vsub.f64	d7, d7, d6
 80143e2:	ed8d 6b04 	vstr	d6, [sp, #16]
 80143e6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80143ea:	ed8d 7b06 	vstr	d7, [sp, #24]
 80143ee:	2603      	movs	r6, #3
 80143f0:	4608      	mov	r0, r1
 80143f2:	ed91 7b04 	vldr	d7, [r1, #16]
 80143f6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80143fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143fe:	4633      	mov	r3, r6
 8014400:	f1a1 0108 	sub.w	r1, r1, #8
 8014404:	f106 36ff 	add.w	r6, r6, #4294967295
 8014408:	d0f3      	beq.n	80143f2 <__ieee754_rem_pio2+0x1ea>
 801440a:	4920      	ldr	r1, [pc, #128]	; (801448c <__ieee754_rem_pio2+0x284>)
 801440c:	9101      	str	r1, [sp, #4]
 801440e:	2102      	movs	r1, #2
 8014410:	9100      	str	r1, [sp, #0]
 8014412:	4621      	mov	r1, r4
 8014414:	f000 f8a8 	bl	8014568 <__kernel_rem_pio2>
 8014418:	2d00      	cmp	r5, #0
 801441a:	f6bf af25 	bge.w	8014268 <__ieee754_rem_pio2+0x60>
 801441e:	ed94 7b00 	vldr	d7, [r4]
 8014422:	eeb1 7b47 	vneg.f64	d7, d7
 8014426:	ed84 7b00 	vstr	d7, [r4]
 801442a:	ed94 7b02 	vldr	d7, [r4, #8]
 801442e:	eeb1 7b47 	vneg.f64	d7, d7
 8014432:	ed84 7b02 	vstr	d7, [r4, #8]
 8014436:	e79b      	b.n	8014370 <__ieee754_rem_pio2+0x168>
 8014438:	54400000 	.word	0x54400000
 801443c:	3ff921fb 	.word	0x3ff921fb
 8014440:	1a626331 	.word	0x1a626331
 8014444:	3dd0b461 	.word	0x3dd0b461
 8014448:	1a600000 	.word	0x1a600000
 801444c:	3dd0b461 	.word	0x3dd0b461
 8014450:	2e037073 	.word	0x2e037073
 8014454:	3ba3198a 	.word	0x3ba3198a
 8014458:	6dc9c883 	.word	0x6dc9c883
 801445c:	3fe45f30 	.word	0x3fe45f30
 8014460:	2e000000 	.word	0x2e000000
 8014464:	3ba3198a 	.word	0x3ba3198a
 8014468:	252049c1 	.word	0x252049c1
 801446c:	397b839a 	.word	0x397b839a
 8014470:	00000000 	.word	0x00000000
 8014474:	41700000 	.word	0x41700000
 8014478:	3fe921fb 	.word	0x3fe921fb
 801447c:	4002d97b 	.word	0x4002d97b
 8014480:	413921fb 	.word	0x413921fb
 8014484:	0801ef28 	.word	0x0801ef28
 8014488:	7fefffff 	.word	0x7fefffff
 801448c:	0801efa8 	.word	0x0801efa8

08014490 <__kernel_cos>:
 8014490:	ee10 1a90 	vmov	r1, s1
 8014494:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8014498:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801449c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 80144a0:	da05      	bge.n	80144ae <__kernel_cos+0x1e>
 80144a2:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80144a6:	ee17 3a90 	vmov	r3, s15
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d03d      	beq.n	801452a <__kernel_cos+0x9a>
 80144ae:	ee20 3b00 	vmul.f64	d3, d0, d0
 80144b2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014530 <__kernel_cos+0xa0>
 80144b6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8014538 <__kernel_cos+0xa8>
 80144ba:	eea3 6b07 	vfma.f64	d6, d3, d7
 80144be:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8014540 <__kernel_cos+0xb0>
 80144c2:	eea6 7b03 	vfma.f64	d7, d6, d3
 80144c6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8014548 <__kernel_cos+0xb8>
 80144ca:	eea7 6b03 	vfma.f64	d6, d7, d3
 80144ce:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8014550 <__kernel_cos+0xc0>
 80144d2:	4b23      	ldr	r3, [pc, #140]	; (8014560 <__kernel_cos+0xd0>)
 80144d4:	eea6 7b03 	vfma.f64	d7, d6, d3
 80144d8:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8014558 <__kernel_cos+0xc8>
 80144dc:	4299      	cmp	r1, r3
 80144de:	eea7 6b03 	vfma.f64	d6, d7, d3
 80144e2:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80144e6:	ee26 5b03 	vmul.f64	d5, d6, d3
 80144ea:	ee23 7b07 	vmul.f64	d7, d3, d7
 80144ee:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80144f2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80144f6:	dc04      	bgt.n	8014502 <__kernel_cos+0x72>
 80144f8:	ee37 6b46 	vsub.f64	d6, d7, d6
 80144fc:	ee34 0b46 	vsub.f64	d0, d4, d6
 8014500:	4770      	bx	lr
 8014502:	4b18      	ldr	r3, [pc, #96]	; (8014564 <__kernel_cos+0xd4>)
 8014504:	4299      	cmp	r1, r3
 8014506:	dc0d      	bgt.n	8014524 <__kernel_cos+0x94>
 8014508:	2200      	movs	r2, #0
 801450a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 801450e:	ec43 2b15 	vmov	d5, r2, r3
 8014512:	ee34 0b45 	vsub.f64	d0, d4, d5
 8014516:	ee37 7b45 	vsub.f64	d7, d7, d5
 801451a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801451e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8014522:	4770      	bx	lr
 8014524:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8014528:	e7f3      	b.n	8014512 <__kernel_cos+0x82>
 801452a:	eeb0 0b44 	vmov.f64	d0, d4
 801452e:	4770      	bx	lr
 8014530:	be8838d4 	.word	0xbe8838d4
 8014534:	bda8fae9 	.word	0xbda8fae9
 8014538:	bdb4b1c4 	.word	0xbdb4b1c4
 801453c:	3e21ee9e 	.word	0x3e21ee9e
 8014540:	809c52ad 	.word	0x809c52ad
 8014544:	be927e4f 	.word	0xbe927e4f
 8014548:	19cb1590 	.word	0x19cb1590
 801454c:	3efa01a0 	.word	0x3efa01a0
 8014550:	16c15177 	.word	0x16c15177
 8014554:	bf56c16c 	.word	0xbf56c16c
 8014558:	5555554c 	.word	0x5555554c
 801455c:	3fa55555 	.word	0x3fa55555
 8014560:	3fd33332 	.word	0x3fd33332
 8014564:	3fe90000 	.word	0x3fe90000

08014568 <__kernel_rem_pio2>:
 8014568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801456c:	ed2d 8b06 	vpush	{d8-d10}
 8014570:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8014574:	460f      	mov	r7, r1
 8014576:	9002      	str	r0, [sp, #8]
 8014578:	49c5      	ldr	r1, [pc, #788]	; (8014890 <__kernel_rem_pio2+0x328>)
 801457a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 801457c:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8014580:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8014584:	9301      	str	r3, [sp, #4]
 8014586:	f112 0f14 	cmn.w	r2, #20
 801458a:	bfa8      	it	ge
 801458c:	2018      	movge	r0, #24
 801458e:	f103 31ff 	add.w	r1, r3, #4294967295
 8014592:	bfb8      	it	lt
 8014594:	2000      	movlt	r0, #0
 8014596:	f06f 0417 	mvn.w	r4, #23
 801459a:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8014878 <__kernel_rem_pio2+0x310>
 801459e:	bfa4      	itt	ge
 80145a0:	f1a2 0a03 	subge.w	sl, r2, #3
 80145a4:	fb9a f0f0 	sdivge	r0, sl, r0
 80145a8:	fb00 4404 	mla	r4, r0, r4, r4
 80145ac:	1a46      	subs	r6, r0, r1
 80145ae:	4414      	add	r4, r2
 80145b0:	eb09 0c01 	add.w	ip, r9, r1
 80145b4:	ad1a      	add	r5, sp, #104	; 0x68
 80145b6:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 80145ba:	2200      	movs	r2, #0
 80145bc:	4562      	cmp	r2, ip
 80145be:	dd10      	ble.n	80145e2 <__kernel_rem_pio2+0x7a>
 80145c0:	9a01      	ldr	r2, [sp, #4]
 80145c2:	ab1a      	add	r3, sp, #104	; 0x68
 80145c4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80145c8:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 80145cc:	f04f 0c00 	mov.w	ip, #0
 80145d0:	45cc      	cmp	ip, r9
 80145d2:	dc26      	bgt.n	8014622 <__kernel_rem_pio2+0xba>
 80145d4:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8014878 <__kernel_rem_pio2+0x310>
 80145d8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80145dc:	4616      	mov	r6, r2
 80145de:	2500      	movs	r5, #0
 80145e0:	e015      	b.n	801460e <__kernel_rem_pio2+0xa6>
 80145e2:	42d6      	cmn	r6, r2
 80145e4:	d409      	bmi.n	80145fa <__kernel_rem_pio2+0x92>
 80145e6:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 80145ea:	ee07 3a90 	vmov	s15, r3
 80145ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80145f2:	eca5 7b02 	vstmia	r5!, {d7}
 80145f6:	3201      	adds	r2, #1
 80145f8:	e7e0      	b.n	80145bc <__kernel_rem_pio2+0x54>
 80145fa:	eeb0 7b46 	vmov.f64	d7, d6
 80145fe:	e7f8      	b.n	80145f2 <__kernel_rem_pio2+0x8a>
 8014600:	ecb8 5b02 	vldmia	r8!, {d5}
 8014604:	ed96 6b00 	vldr	d6, [r6]
 8014608:	3501      	adds	r5, #1
 801460a:	eea5 7b06 	vfma.f64	d7, d5, d6
 801460e:	428d      	cmp	r5, r1
 8014610:	f1a6 0608 	sub.w	r6, r6, #8
 8014614:	ddf4      	ble.n	8014600 <__kernel_rem_pio2+0x98>
 8014616:	ecaa 7b02 	vstmia	sl!, {d7}
 801461a:	f10c 0c01 	add.w	ip, ip, #1
 801461e:	3208      	adds	r2, #8
 8014620:	e7d6      	b.n	80145d0 <__kernel_rem_pio2+0x68>
 8014622:	ab06      	add	r3, sp, #24
 8014624:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8014880 <__kernel_rem_pio2+0x318>
 8014628:	ed9f ab97 	vldr	d10, [pc, #604]	; 8014888 <__kernel_rem_pio2+0x320>
 801462c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8014630:	9303      	str	r3, [sp, #12]
 8014632:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 8014636:	464d      	mov	r5, r9
 8014638:	00eb      	lsls	r3, r5, #3
 801463a:	9304      	str	r3, [sp, #16]
 801463c:	ab92      	add	r3, sp, #584	; 0x248
 801463e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8014642:	f10d 0b18 	add.w	fp, sp, #24
 8014646:	ab6a      	add	r3, sp, #424	; 0x1a8
 8014648:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 801464c:	465e      	mov	r6, fp
 801464e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8014652:	4628      	mov	r0, r5
 8014654:	2800      	cmp	r0, #0
 8014656:	f1a2 0208 	sub.w	r2, r2, #8
 801465a:	dc4c      	bgt.n	80146f6 <__kernel_rem_pio2+0x18e>
 801465c:	4620      	mov	r0, r4
 801465e:	9105      	str	r1, [sp, #20]
 8014660:	f000 fbf2 	bl	8014e48 <scalbn>
 8014664:	eeb0 8b40 	vmov.f64	d8, d0
 8014668:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 801466c:	ee28 0b00 	vmul.f64	d0, d8, d0
 8014670:	f000 fb6e 	bl	8014d50 <floor>
 8014674:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8014678:	eea0 8b47 	vfms.f64	d8, d0, d7
 801467c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8014680:	2c00      	cmp	r4, #0
 8014682:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8014686:	ee17 8a90 	vmov	r8, s15
 801468a:	ee38 8b40 	vsub.f64	d8, d8, d0
 801468e:	9905      	ldr	r1, [sp, #20]
 8014690:	dd43      	ble.n	801471a <__kernel_rem_pio2+0x1b2>
 8014692:	1e68      	subs	r0, r5, #1
 8014694:	ab06      	add	r3, sp, #24
 8014696:	f1c4 0c18 	rsb	ip, r4, #24
 801469a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 801469e:	fa46 f20c 	asr.w	r2, r6, ip
 80146a2:	4490      	add	r8, r2
 80146a4:	fa02 f20c 	lsl.w	r2, r2, ip
 80146a8:	1ab6      	subs	r6, r6, r2
 80146aa:	f1c4 0217 	rsb	r2, r4, #23
 80146ae:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 80146b2:	4116      	asrs	r6, r2
 80146b4:	2e00      	cmp	r6, #0
 80146b6:	dd3f      	ble.n	8014738 <__kernel_rem_pio2+0x1d0>
 80146b8:	f04f 0c00 	mov.w	ip, #0
 80146bc:	f108 0801 	add.w	r8, r8, #1
 80146c0:	4660      	mov	r0, ip
 80146c2:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80146c6:	4565      	cmp	r5, ip
 80146c8:	dc6e      	bgt.n	80147a8 <__kernel_rem_pio2+0x240>
 80146ca:	2c00      	cmp	r4, #0
 80146cc:	dd04      	ble.n	80146d8 <__kernel_rem_pio2+0x170>
 80146ce:	2c01      	cmp	r4, #1
 80146d0:	d07f      	beq.n	80147d2 <__kernel_rem_pio2+0x26a>
 80146d2:	2c02      	cmp	r4, #2
 80146d4:	f000 8087 	beq.w	80147e6 <__kernel_rem_pio2+0x27e>
 80146d8:	2e02      	cmp	r6, #2
 80146da:	d12d      	bne.n	8014738 <__kernel_rem_pio2+0x1d0>
 80146dc:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80146e0:	ee30 8b48 	vsub.f64	d8, d0, d8
 80146e4:	b340      	cbz	r0, 8014738 <__kernel_rem_pio2+0x1d0>
 80146e6:	4620      	mov	r0, r4
 80146e8:	9105      	str	r1, [sp, #20]
 80146ea:	f000 fbad 	bl	8014e48 <scalbn>
 80146ee:	9905      	ldr	r1, [sp, #20]
 80146f0:	ee38 8b40 	vsub.f64	d8, d8, d0
 80146f4:	e020      	b.n	8014738 <__kernel_rem_pio2+0x1d0>
 80146f6:	ee20 7b09 	vmul.f64	d7, d0, d9
 80146fa:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80146fe:	3801      	subs	r0, #1
 8014700:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8014704:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8014708:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801470c:	eca6 0a01 	vstmia	r6!, {s0}
 8014710:	ed92 0b00 	vldr	d0, [r2]
 8014714:	ee37 0b00 	vadd.f64	d0, d7, d0
 8014718:	e79c      	b.n	8014654 <__kernel_rem_pio2+0xec>
 801471a:	d105      	bne.n	8014728 <__kernel_rem_pio2+0x1c0>
 801471c:	1e6a      	subs	r2, r5, #1
 801471e:	ab06      	add	r3, sp, #24
 8014720:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8014724:	15f6      	asrs	r6, r6, #23
 8014726:	e7c5      	b.n	80146b4 <__kernel_rem_pio2+0x14c>
 8014728:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801472c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014734:	da36      	bge.n	80147a4 <__kernel_rem_pio2+0x23c>
 8014736:	2600      	movs	r6, #0
 8014738:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801473c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014740:	f040 80aa 	bne.w	8014898 <__kernel_rem_pio2+0x330>
 8014744:	f105 3bff 	add.w	fp, r5, #4294967295
 8014748:	4658      	mov	r0, fp
 801474a:	2200      	movs	r2, #0
 801474c:	4548      	cmp	r0, r9
 801474e:	da52      	bge.n	80147f6 <__kernel_rem_pio2+0x28e>
 8014750:	2a00      	cmp	r2, #0
 8014752:	f000 8081 	beq.w	8014858 <__kernel_rem_pio2+0x2f0>
 8014756:	ab06      	add	r3, sp, #24
 8014758:	3c18      	subs	r4, #24
 801475a:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801475e:	2b00      	cmp	r3, #0
 8014760:	f000 8087 	beq.w	8014872 <__kernel_rem_pio2+0x30a>
 8014764:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8014768:	4620      	mov	r0, r4
 801476a:	f000 fb6d 	bl	8014e48 <scalbn>
 801476e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8014772:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8014880 <__kernel_rem_pio2+0x318>
 8014776:	a96a      	add	r1, sp, #424	; 0x1a8
 8014778:	f103 0208 	add.w	r2, r3, #8
 801477c:	1888      	adds	r0, r1, r2
 801477e:	4659      	mov	r1, fp
 8014780:	2900      	cmp	r1, #0
 8014782:	f280 80b7 	bge.w	80148f4 <__kernel_rem_pio2+0x38c>
 8014786:	4659      	mov	r1, fp
 8014788:	2900      	cmp	r1, #0
 801478a:	f2c0 80d5 	blt.w	8014938 <__kernel_rem_pio2+0x3d0>
 801478e:	a86a      	add	r0, sp, #424	; 0x1a8
 8014790:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 8014794:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8014878 <__kernel_rem_pio2+0x310>
 8014798:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8014894 <__kernel_rem_pio2+0x32c>
 801479c:	2400      	movs	r4, #0
 801479e:	ebab 0001 	sub.w	r0, fp, r1
 80147a2:	e0be      	b.n	8014922 <__kernel_rem_pio2+0x3ba>
 80147a4:	2602      	movs	r6, #2
 80147a6:	e787      	b.n	80146b8 <__kernel_rem_pio2+0x150>
 80147a8:	f8db 2000 	ldr.w	r2, [fp]
 80147ac:	b958      	cbnz	r0, 80147c6 <__kernel_rem_pio2+0x25e>
 80147ae:	b122      	cbz	r2, 80147ba <__kernel_rem_pio2+0x252>
 80147b0:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 80147b4:	f8cb 2000 	str.w	r2, [fp]
 80147b8:	2201      	movs	r2, #1
 80147ba:	f10c 0c01 	add.w	ip, ip, #1
 80147be:	f10b 0b04 	add.w	fp, fp, #4
 80147c2:	4610      	mov	r0, r2
 80147c4:	e77f      	b.n	80146c6 <__kernel_rem_pio2+0x15e>
 80147c6:	ebae 0202 	sub.w	r2, lr, r2
 80147ca:	f8cb 2000 	str.w	r2, [fp]
 80147ce:	4602      	mov	r2, r0
 80147d0:	e7f3      	b.n	80147ba <__kernel_rem_pio2+0x252>
 80147d2:	f105 3cff 	add.w	ip, r5, #4294967295
 80147d6:	ab06      	add	r3, sp, #24
 80147d8:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80147dc:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80147e0:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 80147e4:	e778      	b.n	80146d8 <__kernel_rem_pio2+0x170>
 80147e6:	f105 3cff 	add.w	ip, r5, #4294967295
 80147ea:	ab06      	add	r3, sp, #24
 80147ec:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80147f0:	f3c2 0215 	ubfx	r2, r2, #0, #22
 80147f4:	e7f4      	b.n	80147e0 <__kernel_rem_pio2+0x278>
 80147f6:	ab06      	add	r3, sp, #24
 80147f8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80147fc:	3801      	subs	r0, #1
 80147fe:	431a      	orrs	r2, r3
 8014800:	e7a4      	b.n	801474c <__kernel_rem_pio2+0x1e4>
 8014802:	f10c 0c01 	add.w	ip, ip, #1
 8014806:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801480a:	2800      	cmp	r0, #0
 801480c:	d0f9      	beq.n	8014802 <__kernel_rem_pio2+0x29a>
 801480e:	9b04      	ldr	r3, [sp, #16]
 8014810:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8014814:	eb0d 0203 	add.w	r2, sp, r3
 8014818:	9b01      	ldr	r3, [sp, #4]
 801481a:	18e8      	adds	r0, r5, r3
 801481c:	ab1a      	add	r3, sp, #104	; 0x68
 801481e:	1c6e      	adds	r6, r5, #1
 8014820:	3a98      	subs	r2, #152	; 0x98
 8014822:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8014826:	4465      	add	r5, ip
 8014828:	42b5      	cmp	r5, r6
 801482a:	f6ff af05 	blt.w	8014638 <__kernel_rem_pio2+0xd0>
 801482e:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8014832:	f8dd e008 	ldr.w	lr, [sp, #8]
 8014836:	ee07 3a90 	vmov	s15, r3
 801483a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801483e:	f04f 0c00 	mov.w	ip, #0
 8014842:	eca0 7b02 	vstmia	r0!, {d7}
 8014846:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8014878 <__kernel_rem_pio2+0x310>
 801484a:	4680      	mov	r8, r0
 801484c:	458c      	cmp	ip, r1
 801484e:	dd07      	ble.n	8014860 <__kernel_rem_pio2+0x2f8>
 8014850:	eca2 7b02 	vstmia	r2!, {d7}
 8014854:	3601      	adds	r6, #1
 8014856:	e7e7      	b.n	8014828 <__kernel_rem_pio2+0x2c0>
 8014858:	9a03      	ldr	r2, [sp, #12]
 801485a:	f04f 0c01 	mov.w	ip, #1
 801485e:	e7d2      	b.n	8014806 <__kernel_rem_pio2+0x29e>
 8014860:	ecbe 5b02 	vldmia	lr!, {d5}
 8014864:	ed38 6b02 	vldmdb	r8!, {d6}
 8014868:	f10c 0c01 	add.w	ip, ip, #1
 801486c:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014870:	e7ec      	b.n	801484c <__kernel_rem_pio2+0x2e4>
 8014872:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014876:	e76e      	b.n	8014756 <__kernel_rem_pio2+0x1ee>
	...
 8014884:	3e700000 	.word	0x3e700000
 8014888:	00000000 	.word	0x00000000
 801488c:	41700000 	.word	0x41700000
 8014890:	0801f0f0 	.word	0x0801f0f0
 8014894:	0801f0b0 	.word	0x0801f0b0
 8014898:	4260      	negs	r0, r4
 801489a:	eeb0 0b48 	vmov.f64	d0, d8
 801489e:	f000 fad3 	bl	8014e48 <scalbn>
 80148a2:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8014a80 <__kernel_rem_pio2+0x518>
 80148a6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80148aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148ae:	db18      	blt.n	80148e2 <__kernel_rem_pio2+0x37a>
 80148b0:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8014a88 <__kernel_rem_pio2+0x520>
 80148b4:	ee20 7b07 	vmul.f64	d7, d0, d7
 80148b8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80148bc:	aa06      	add	r2, sp, #24
 80148be:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80148c2:	eea5 0b46 	vfms.f64	d0, d5, d6
 80148c6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80148ca:	f105 0b01 	add.w	fp, r5, #1
 80148ce:	ee10 3a10 	vmov	r3, s0
 80148d2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80148d6:	ee17 3a10 	vmov	r3, s14
 80148da:	3418      	adds	r4, #24
 80148dc:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 80148e0:	e740      	b.n	8014764 <__kernel_rem_pio2+0x1fc>
 80148e2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80148e6:	aa06      	add	r2, sp, #24
 80148e8:	ee10 3a10 	vmov	r3, s0
 80148ec:	46ab      	mov	fp, r5
 80148ee:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80148f2:	e737      	b.n	8014764 <__kernel_rem_pio2+0x1fc>
 80148f4:	ac06      	add	r4, sp, #24
 80148f6:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 80148fa:	9401      	str	r4, [sp, #4]
 80148fc:	ee07 4a90 	vmov	s15, r4
 8014900:	3901      	subs	r1, #1
 8014902:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014906:	ee27 7b00 	vmul.f64	d7, d7, d0
 801490a:	ee20 0b06 	vmul.f64	d0, d0, d6
 801490e:	ed20 7b02 	vstmdb	r0!, {d7}
 8014912:	e735      	b.n	8014780 <__kernel_rem_pio2+0x218>
 8014914:	ecbc 5b02 	vldmia	ip!, {d5}
 8014918:	ecb5 6b02 	vldmia	r5!, {d6}
 801491c:	3401      	adds	r4, #1
 801491e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014922:	454c      	cmp	r4, r9
 8014924:	dc01      	bgt.n	801492a <__kernel_rem_pio2+0x3c2>
 8014926:	4284      	cmp	r4, r0
 8014928:	ddf4      	ble.n	8014914 <__kernel_rem_pio2+0x3ac>
 801492a:	ac42      	add	r4, sp, #264	; 0x108
 801492c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8014930:	ed80 7b00 	vstr	d7, [r0]
 8014934:	3901      	subs	r1, #1
 8014936:	e727      	b.n	8014788 <__kernel_rem_pio2+0x220>
 8014938:	99a2      	ldr	r1, [sp, #648]	; 0x288
 801493a:	2902      	cmp	r1, #2
 801493c:	dc0a      	bgt.n	8014954 <__kernel_rem_pio2+0x3ec>
 801493e:	2900      	cmp	r1, #0
 8014940:	dc2c      	bgt.n	801499c <__kernel_rem_pio2+0x434>
 8014942:	d045      	beq.n	80149d0 <__kernel_rem_pio2+0x468>
 8014944:	f008 0007 	and.w	r0, r8, #7
 8014948:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 801494c:	ecbd 8b06 	vpop	{d8-d10}
 8014950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014954:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8014956:	2a03      	cmp	r2, #3
 8014958:	d1f4      	bne.n	8014944 <__kernel_rem_pio2+0x3dc>
 801495a:	aa42      	add	r2, sp, #264	; 0x108
 801495c:	4413      	add	r3, r2
 801495e:	461a      	mov	r2, r3
 8014960:	4619      	mov	r1, r3
 8014962:	4658      	mov	r0, fp
 8014964:	2800      	cmp	r0, #0
 8014966:	f1a1 0108 	sub.w	r1, r1, #8
 801496a:	dc54      	bgt.n	8014a16 <__kernel_rem_pio2+0x4ae>
 801496c:	4659      	mov	r1, fp
 801496e:	2901      	cmp	r1, #1
 8014970:	f1a2 0208 	sub.w	r2, r2, #8
 8014974:	dc5f      	bgt.n	8014a36 <__kernel_rem_pio2+0x4ce>
 8014976:	ed9f 7b46 	vldr	d7, [pc, #280]	; 8014a90 <__kernel_rem_pio2+0x528>
 801497a:	3308      	adds	r3, #8
 801497c:	f1bb 0f01 	cmp.w	fp, #1
 8014980:	dc69      	bgt.n	8014a56 <__kernel_rem_pio2+0x4ee>
 8014982:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8014986:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 801498a:	2e00      	cmp	r6, #0
 801498c:	d16a      	bne.n	8014a64 <__kernel_rem_pio2+0x4fc>
 801498e:	ed87 5b00 	vstr	d5, [r7]
 8014992:	ed87 6b02 	vstr	d6, [r7, #8]
 8014996:	ed87 7b04 	vstr	d7, [r7, #16]
 801499a:	e7d3      	b.n	8014944 <__kernel_rem_pio2+0x3dc>
 801499c:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014a90 <__kernel_rem_pio2+0x528>
 80149a0:	ab42      	add	r3, sp, #264	; 0x108
 80149a2:	441a      	add	r2, r3
 80149a4:	465b      	mov	r3, fp
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	da26      	bge.n	80149f8 <__kernel_rem_pio2+0x490>
 80149aa:	b35e      	cbz	r6, 8014a04 <__kernel_rem_pio2+0x49c>
 80149ac:	eeb1 7b46 	vneg.f64	d7, d6
 80149b0:	ed87 7b00 	vstr	d7, [r7]
 80149b4:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 80149b8:	aa44      	add	r2, sp, #272	; 0x110
 80149ba:	2301      	movs	r3, #1
 80149bc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80149c0:	459b      	cmp	fp, r3
 80149c2:	da22      	bge.n	8014a0a <__kernel_rem_pio2+0x4a2>
 80149c4:	b10e      	cbz	r6, 80149ca <__kernel_rem_pio2+0x462>
 80149c6:	eeb1 7b47 	vneg.f64	d7, d7
 80149ca:	ed87 7b02 	vstr	d7, [r7, #8]
 80149ce:	e7b9      	b.n	8014944 <__kernel_rem_pio2+0x3dc>
 80149d0:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8014a90 <__kernel_rem_pio2+0x528>
 80149d4:	ab42      	add	r3, sp, #264	; 0x108
 80149d6:	441a      	add	r2, r3
 80149d8:	f1bb 0f00 	cmp.w	fp, #0
 80149dc:	da05      	bge.n	80149ea <__kernel_rem_pio2+0x482>
 80149de:	b10e      	cbz	r6, 80149e4 <__kernel_rem_pio2+0x47c>
 80149e0:	eeb1 7b47 	vneg.f64	d7, d7
 80149e4:	ed87 7b00 	vstr	d7, [r7]
 80149e8:	e7ac      	b.n	8014944 <__kernel_rem_pio2+0x3dc>
 80149ea:	ed32 6b02 	vldmdb	r2!, {d6}
 80149ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80149f2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80149f6:	e7ef      	b.n	80149d8 <__kernel_rem_pio2+0x470>
 80149f8:	ed32 7b02 	vldmdb	r2!, {d7}
 80149fc:	3b01      	subs	r3, #1
 80149fe:	ee36 6b07 	vadd.f64	d6, d6, d7
 8014a02:	e7d0      	b.n	80149a6 <__kernel_rem_pio2+0x43e>
 8014a04:	eeb0 7b46 	vmov.f64	d7, d6
 8014a08:	e7d2      	b.n	80149b0 <__kernel_rem_pio2+0x448>
 8014a0a:	ecb2 6b02 	vldmia	r2!, {d6}
 8014a0e:	3301      	adds	r3, #1
 8014a10:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014a14:	e7d4      	b.n	80149c0 <__kernel_rem_pio2+0x458>
 8014a16:	ed91 7b00 	vldr	d7, [r1]
 8014a1a:	ed91 5b02 	vldr	d5, [r1, #8]
 8014a1e:	3801      	subs	r0, #1
 8014a20:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014a24:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014a28:	ed81 6b00 	vstr	d6, [r1]
 8014a2c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014a30:	ed81 7b02 	vstr	d7, [r1, #8]
 8014a34:	e796      	b.n	8014964 <__kernel_rem_pio2+0x3fc>
 8014a36:	ed92 7b00 	vldr	d7, [r2]
 8014a3a:	ed92 5b02 	vldr	d5, [r2, #8]
 8014a3e:	3901      	subs	r1, #1
 8014a40:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014a44:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014a48:	ed82 6b00 	vstr	d6, [r2]
 8014a4c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014a50:	ed82 7b02 	vstr	d7, [r2, #8]
 8014a54:	e78b      	b.n	801496e <__kernel_rem_pio2+0x406>
 8014a56:	ed33 6b02 	vldmdb	r3!, {d6}
 8014a5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014a5e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014a62:	e78b      	b.n	801497c <__kernel_rem_pio2+0x414>
 8014a64:	eeb1 5b45 	vneg.f64	d5, d5
 8014a68:	eeb1 6b46 	vneg.f64	d6, d6
 8014a6c:	ed87 5b00 	vstr	d5, [r7]
 8014a70:	eeb1 7b47 	vneg.f64	d7, d7
 8014a74:	ed87 6b02 	vstr	d6, [r7, #8]
 8014a78:	e78d      	b.n	8014996 <__kernel_rem_pio2+0x42e>
 8014a7a:	bf00      	nop
 8014a7c:	f3af 8000 	nop.w
 8014a80:	00000000 	.word	0x00000000
 8014a84:	41700000 	.word	0x41700000
 8014a88:	00000000 	.word	0x00000000
 8014a8c:	3e700000 	.word	0x3e700000
	...

08014a98 <__kernel_sin>:
 8014a98:	ee10 3a90 	vmov	r3, s1
 8014a9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014aa0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8014aa4:	da04      	bge.n	8014ab0 <__kernel_sin+0x18>
 8014aa6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8014aaa:	ee17 3a90 	vmov	r3, s15
 8014aae:	b35b      	cbz	r3, 8014b08 <__kernel_sin+0x70>
 8014ab0:	ee20 6b00 	vmul.f64	d6, d0, d0
 8014ab4:	ee20 5b06 	vmul.f64	d5, d0, d6
 8014ab8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8014b10 <__kernel_sin+0x78>
 8014abc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8014b18 <__kernel_sin+0x80>
 8014ac0:	eea6 4b07 	vfma.f64	d4, d6, d7
 8014ac4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8014b20 <__kernel_sin+0x88>
 8014ac8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8014acc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8014b28 <__kernel_sin+0x90>
 8014ad0:	eea7 4b06 	vfma.f64	d4, d7, d6
 8014ad4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8014b30 <__kernel_sin+0x98>
 8014ad8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8014adc:	b930      	cbnz	r0, 8014aec <__kernel_sin+0x54>
 8014ade:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8014b38 <__kernel_sin+0xa0>
 8014ae2:	eea6 4b07 	vfma.f64	d4, d6, d7
 8014ae6:	eea4 0b05 	vfma.f64	d0, d4, d5
 8014aea:	4770      	bx	lr
 8014aec:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8014af0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8014af4:	eea1 7b04 	vfma.f64	d7, d1, d4
 8014af8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8014afc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8014b40 <__kernel_sin+0xa8>
 8014b00:	eea5 1b07 	vfma.f64	d1, d5, d7
 8014b04:	ee30 0b41 	vsub.f64	d0, d0, d1
 8014b08:	4770      	bx	lr
 8014b0a:	bf00      	nop
 8014b0c:	f3af 8000 	nop.w
 8014b10:	5acfd57c 	.word	0x5acfd57c
 8014b14:	3de5d93a 	.word	0x3de5d93a
 8014b18:	8a2b9ceb 	.word	0x8a2b9ceb
 8014b1c:	be5ae5e6 	.word	0xbe5ae5e6
 8014b20:	57b1fe7d 	.word	0x57b1fe7d
 8014b24:	3ec71de3 	.word	0x3ec71de3
 8014b28:	19c161d5 	.word	0x19c161d5
 8014b2c:	bf2a01a0 	.word	0xbf2a01a0
 8014b30:	1110f8a6 	.word	0x1110f8a6
 8014b34:	3f811111 	.word	0x3f811111
 8014b38:	55555549 	.word	0x55555549
 8014b3c:	bfc55555 	.word	0xbfc55555
 8014b40:	55555549 	.word	0x55555549
 8014b44:	3fc55555 	.word	0x3fc55555

08014b48 <log>:
 8014b48:	b470      	push	{r4, r5, r6}
 8014b4a:	ee10 1a90 	vmov	r1, s1
 8014b4e:	ee10 2a10 	vmov	r2, s0
 8014b52:	f04f 34ff 	mov.w	r4, #4294967295
 8014b56:	4294      	cmp	r4, r2
 8014b58:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 8014b5c:	4c72      	ldr	r4, [pc, #456]	; (8014d28 <log+0x1e0>)
 8014b5e:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 8014b62:	eb74 0000 	sbcs.w	r0, r4, r0
 8014b66:	ed2d 8b02 	vpush	{d8}
 8014b6a:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8014b6e:	d35c      	bcc.n	8014c2a <log+0xe2>
 8014b70:	4b6e      	ldr	r3, [pc, #440]	; (8014d2c <log+0x1e4>)
 8014b72:	4299      	cmp	r1, r3
 8014b74:	bf08      	it	eq
 8014b76:	2a00      	cmpeq	r2, #0
 8014b78:	f000 80c6 	beq.w	8014d08 <log+0x1c0>
 8014b7c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014b80:	ee30 0b47 	vsub.f64	d0, d0, d7
 8014b84:	4b6a      	ldr	r3, [pc, #424]	; (8014d30 <log+0x1e8>)
 8014b86:	ee20 2b00 	vmul.f64	d2, d0, d0
 8014b8a:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8014b8e:	ee20 4b02 	vmul.f64	d4, d0, d2
 8014b92:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8014b96:	eea6 7b00 	vfma.f64	d7, d6, d0
 8014b9a:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 8014b9e:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8014ba2:	eea6 7b02 	vfma.f64	d7, d6, d2
 8014ba6:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8014baa:	eea5 6b00 	vfma.f64	d6, d5, d0
 8014bae:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 8014bb2:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 8014bb6:	eea5 6b02 	vfma.f64	d6, d5, d2
 8014bba:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 8014bbe:	eea3 5b00 	vfma.f64	d5, d3, d0
 8014bc2:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 8014bc6:	eea3 5b02 	vfma.f64	d5, d3, d2
 8014bca:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 8014bce:	eeb0 2b40 	vmov.f64	d2, d0
 8014bd2:	eea3 5b04 	vfma.f64	d5, d3, d4
 8014bd6:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8014bda:	eea5 6b04 	vfma.f64	d6, d5, d4
 8014bde:	eea6 7b04 	vfma.f64	d7, d6, d4
 8014be2:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 8014d10 <log+0x1c8>
 8014be6:	eeb0 1b47 	vmov.f64	d1, d7
 8014bea:	eeb0 5b40 	vmov.f64	d5, d0
 8014bee:	eea0 5b06 	vfma.f64	d5, d0, d6
 8014bf2:	eea0 5b46 	vfms.f64	d5, d0, d6
 8014bf6:	ee30 8b45 	vsub.f64	d8, d0, d5
 8014bfa:	ee25 7b05 	vmul.f64	d7, d5, d5
 8014bfe:	ee30 5b05 	vadd.f64	d5, d0, d5
 8014c02:	eea7 2b03 	vfma.f64	d2, d7, d3
 8014c06:	ee30 6b42 	vsub.f64	d6, d0, d2
 8014c0a:	eea7 6b03 	vfma.f64	d6, d7, d3
 8014c0e:	ee23 3b08 	vmul.f64	d3, d3, d8
 8014c12:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014c16:	eeb0 0b46 	vmov.f64	d0, d6
 8014c1a:	eea1 0b04 	vfma.f64	d0, d1, d4
 8014c1e:	ee32 0b00 	vadd.f64	d0, d2, d0
 8014c22:	ecbd 8b02 	vpop	{d8}
 8014c26:	bc70      	pop	{r4, r5, r6}
 8014c28:	4770      	bx	lr
 8014c2a:	f1a3 0410 	sub.w	r4, r3, #16
 8014c2e:	f647 70df 	movw	r0, #32735	; 0x7fdf
 8014c32:	4284      	cmp	r4, r0
 8014c34:	d923      	bls.n	8014c7e <log+0x136>
 8014c36:	1894      	adds	r4, r2, r2
 8014c38:	eb41 0001 	adc.w	r0, r1, r1
 8014c3c:	4320      	orrs	r0, r4
 8014c3e:	d105      	bne.n	8014c4c <log+0x104>
 8014c40:	ecbd 8b02 	vpop	{d8}
 8014c44:	2001      	movs	r0, #1
 8014c46:	bc70      	pop	{r4, r5, r6}
 8014c48:	f7ff b95e 	b.w	8013f08 <__math_divzero>
 8014c4c:	4839      	ldr	r0, [pc, #228]	; (8014d34 <log+0x1ec>)
 8014c4e:	4281      	cmp	r1, r0
 8014c50:	bf08      	it	eq
 8014c52:	2a00      	cmpeq	r2, #0
 8014c54:	d0e5      	beq.n	8014c22 <log+0xda>
 8014c56:	041a      	lsls	r2, r3, #16
 8014c58:	d404      	bmi.n	8014c64 <log+0x11c>
 8014c5a:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 8014c5e:	ea32 0303 	bics.w	r3, r2, r3
 8014c62:	d104      	bne.n	8014c6e <log+0x126>
 8014c64:	ecbd 8b02 	vpop	{d8}
 8014c68:	bc70      	pop	{r4, r5, r6}
 8014c6a:	f7ff b965 	b.w	8013f38 <__math_invalid>
 8014c6e:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8014d18 <log+0x1d0>
 8014c72:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014c76:	ec53 2b17 	vmov	r2, r3, d7
 8014c7a:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8014c7e:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8014c82:	f503 13d0 	add.w	r3, r3, #1703936	; 0x1a0000
 8014c86:	0d1e      	lsrs	r6, r3, #20
 8014c88:	1e14      	subs	r4, r2, #0
 8014c8a:	4a29      	ldr	r2, [pc, #164]	; (8014d30 <log+0x1e8>)
 8014c8c:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 8014c90:	f3c3 3046 	ubfx	r0, r3, #13, #7
 8014c94:	0536      	lsls	r6, r6, #20
 8014c96:	1b8d      	subs	r5, r1, r6
 8014c98:	eb02 1100 	add.w	r1, r2, r0, lsl #4
 8014c9c:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 8014ca0:	ec45 4b16 	vmov	d6, r4, r5
 8014ca4:	151b      	asrs	r3, r3, #20
 8014ca6:	eea6 5b07 	vfma.f64	d5, d6, d7
 8014caa:	ee07 3a90 	vmov	s15, r3
 8014cae:	ee25 2b05 	vmul.f64	d2, d5, d5
 8014cb2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8014cb6:	ed92 4b00 	vldr	d4, [r2]
 8014cba:	ee25 1b02 	vmul.f64	d1, d5, d2
 8014cbe:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 8014cc2:	eea4 7b06 	vfma.f64	d7, d4, d6
 8014cc6:	ee35 4b07 	vadd.f64	d4, d5, d7
 8014cca:	ee37 0b44 	vsub.f64	d0, d7, d4
 8014cce:	ed92 7b02 	vldr	d7, [r2, #8]
 8014cd2:	ee30 0b05 	vadd.f64	d0, d0, d5
 8014cd6:	eea7 0b06 	vfma.f64	d0, d7, d6
 8014cda:	ed92 7b04 	vldr	d7, [r2, #16]
 8014cde:	ed92 6b08 	vldr	d6, [r2, #32]
 8014ce2:	eea7 0b02 	vfma.f64	d0, d7, d2
 8014ce6:	ed92 7b06 	vldr	d7, [r2, #24]
 8014cea:	ed92 3b0c 	vldr	d3, [r2, #48]	; 0x30
 8014cee:	eea6 7b05 	vfma.f64	d7, d6, d5
 8014cf2:	ed92 6b0a 	vldr	d6, [r2, #40]	; 0x28
 8014cf6:	eea3 6b05 	vfma.f64	d6, d3, d5
 8014cfa:	eea6 7b02 	vfma.f64	d7, d6, d2
 8014cfe:	eea1 0b07 	vfma.f64	d0, d1, d7
 8014d02:	ee30 0b04 	vadd.f64	d0, d0, d4
 8014d06:	e78c      	b.n	8014c22 <log+0xda>
 8014d08:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8014d20 <log+0x1d8>
 8014d0c:	e789      	b.n	8014c22 <log+0xda>
 8014d0e:	bf00      	nop
 8014d10:	00000000 	.word	0x00000000
 8014d14:	41a00000 	.word	0x41a00000
 8014d18:	00000000 	.word	0x00000000
 8014d1c:	43300000 	.word	0x43300000
	...
 8014d28:	000308ff 	.word	0x000308ff
 8014d2c:	3ff00000 	.word	0x3ff00000
 8014d30:	0801f100 	.word	0x0801f100
 8014d34:	7ff00000 	.word	0x7ff00000

08014d38 <fabs>:
 8014d38:	ec51 0b10 	vmov	r0, r1, d0
 8014d3c:	ee10 2a10 	vmov	r2, s0
 8014d40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014d44:	ec43 2b10 	vmov	d0, r2, r3
 8014d48:	4770      	bx	lr
 8014d4a:	0000      	movs	r0, r0
 8014d4c:	0000      	movs	r0, r0
	...

08014d50 <floor>:
 8014d50:	ee10 1a90 	vmov	r1, s1
 8014d54:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014d58:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8014d5c:	2b13      	cmp	r3, #19
 8014d5e:	b530      	push	{r4, r5, lr}
 8014d60:	ee10 0a10 	vmov	r0, s0
 8014d64:	ee10 5a10 	vmov	r5, s0
 8014d68:	dc31      	bgt.n	8014dce <floor+0x7e>
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	da15      	bge.n	8014d9a <floor+0x4a>
 8014d6e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014e28 <floor+0xd8>
 8014d72:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014d76:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d7e:	dd07      	ble.n	8014d90 <floor+0x40>
 8014d80:	2900      	cmp	r1, #0
 8014d82:	da4e      	bge.n	8014e22 <floor+0xd2>
 8014d84:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014d88:	4318      	orrs	r0, r3
 8014d8a:	d001      	beq.n	8014d90 <floor+0x40>
 8014d8c:	4928      	ldr	r1, [pc, #160]	; (8014e30 <floor+0xe0>)
 8014d8e:	2000      	movs	r0, #0
 8014d90:	460b      	mov	r3, r1
 8014d92:	4602      	mov	r2, r0
 8014d94:	ec43 2b10 	vmov	d0, r2, r3
 8014d98:	e020      	b.n	8014ddc <floor+0x8c>
 8014d9a:	4a26      	ldr	r2, [pc, #152]	; (8014e34 <floor+0xe4>)
 8014d9c:	411a      	asrs	r2, r3
 8014d9e:	ea01 0402 	and.w	r4, r1, r2
 8014da2:	4304      	orrs	r4, r0
 8014da4:	d01a      	beq.n	8014ddc <floor+0x8c>
 8014da6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8014e28 <floor+0xd8>
 8014daa:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014dae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014db6:	ddeb      	ble.n	8014d90 <floor+0x40>
 8014db8:	2900      	cmp	r1, #0
 8014dba:	bfbe      	ittt	lt
 8014dbc:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8014dc0:	fa40 f303 	asrlt.w	r3, r0, r3
 8014dc4:	18c9      	addlt	r1, r1, r3
 8014dc6:	ea21 0102 	bic.w	r1, r1, r2
 8014dca:	2000      	movs	r0, #0
 8014dcc:	e7e0      	b.n	8014d90 <floor+0x40>
 8014dce:	2b33      	cmp	r3, #51	; 0x33
 8014dd0:	dd05      	ble.n	8014dde <floor+0x8e>
 8014dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014dd6:	d101      	bne.n	8014ddc <floor+0x8c>
 8014dd8:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014ddc:	bd30      	pop	{r4, r5, pc}
 8014dde:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8014de2:	f04f 32ff 	mov.w	r2, #4294967295
 8014de6:	40e2      	lsrs	r2, r4
 8014de8:	4202      	tst	r2, r0
 8014dea:	d0f7      	beq.n	8014ddc <floor+0x8c>
 8014dec:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014e28 <floor+0xd8>
 8014df0:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014df4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dfc:	ddc8      	ble.n	8014d90 <floor+0x40>
 8014dfe:	2900      	cmp	r1, #0
 8014e00:	da02      	bge.n	8014e08 <floor+0xb8>
 8014e02:	2b14      	cmp	r3, #20
 8014e04:	d103      	bne.n	8014e0e <floor+0xbe>
 8014e06:	3101      	adds	r1, #1
 8014e08:	ea20 0002 	bic.w	r0, r0, r2
 8014e0c:	e7c0      	b.n	8014d90 <floor+0x40>
 8014e0e:	2401      	movs	r4, #1
 8014e10:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8014e14:	fa04 f303 	lsl.w	r3, r4, r3
 8014e18:	4418      	add	r0, r3
 8014e1a:	42a8      	cmp	r0, r5
 8014e1c:	bf38      	it	cc
 8014e1e:	1909      	addcc	r1, r1, r4
 8014e20:	e7f2      	b.n	8014e08 <floor+0xb8>
 8014e22:	2000      	movs	r0, #0
 8014e24:	4601      	mov	r1, r0
 8014e26:	e7b3      	b.n	8014d90 <floor+0x40>
 8014e28:	8800759c 	.word	0x8800759c
 8014e2c:	7e37e43c 	.word	0x7e37e43c
 8014e30:	bff00000 	.word	0xbff00000
 8014e34:	000fffff 	.word	0x000fffff

08014e38 <nan>:
 8014e38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014e40 <nan+0x8>
 8014e3c:	4770      	bx	lr
 8014e3e:	bf00      	nop
 8014e40:	00000000 	.word	0x00000000
 8014e44:	7ff80000 	.word	0x7ff80000

08014e48 <scalbn>:
 8014e48:	ee10 1a90 	vmov	r1, s1
 8014e4c:	b510      	push	{r4, lr}
 8014e4e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8014e52:	b98c      	cbnz	r4, 8014e78 <scalbn+0x30>
 8014e54:	ee10 3a10 	vmov	r3, s0
 8014e58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014e5c:	430b      	orrs	r3, r1
 8014e5e:	d011      	beq.n	8014e84 <scalbn+0x3c>
 8014e60:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8014f28 <scalbn+0xe0>
 8014e64:	4b3c      	ldr	r3, [pc, #240]	; (8014f58 <scalbn+0x110>)
 8014e66:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014e6a:	4298      	cmp	r0, r3
 8014e6c:	da0b      	bge.n	8014e86 <scalbn+0x3e>
 8014e6e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8014f30 <scalbn+0xe8>
 8014e72:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014e76:	e005      	b.n	8014e84 <scalbn+0x3c>
 8014e78:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8014e7c:	429c      	cmp	r4, r3
 8014e7e:	d107      	bne.n	8014e90 <scalbn+0x48>
 8014e80:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014e84:	bd10      	pop	{r4, pc}
 8014e86:	ee10 1a90 	vmov	r1, s1
 8014e8a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8014e8e:	3c36      	subs	r4, #54	; 0x36
 8014e90:	4404      	add	r4, r0
 8014e92:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8014e96:	429c      	cmp	r4, r3
 8014e98:	dd0d      	ble.n	8014eb6 <scalbn+0x6e>
 8014e9a:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8014f38 <scalbn+0xf0>
 8014e9e:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8014f40 <scalbn+0xf8>
 8014ea2:	eeb0 6b47 	vmov.f64	d6, d7
 8014ea6:	ee10 3a90 	vmov	r3, s1
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	fe27 7b05 	vselge.f64	d7, d7, d5
 8014eb0:	ee27 0b06 	vmul.f64	d0, d7, d6
 8014eb4:	e7e6      	b.n	8014e84 <scalbn+0x3c>
 8014eb6:	2c00      	cmp	r4, #0
 8014eb8:	dd0a      	ble.n	8014ed0 <scalbn+0x88>
 8014eba:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8014ebe:	ec53 2b10 	vmov	r2, r3, d0
 8014ec2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8014ec6:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8014eca:	ec43 2b10 	vmov	d0, r2, r3
 8014ece:	e7d9      	b.n	8014e84 <scalbn+0x3c>
 8014ed0:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8014ed4:	da19      	bge.n	8014f0a <scalbn+0xc2>
 8014ed6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8014eda:	4298      	cmp	r0, r3
 8014edc:	ee10 3a90 	vmov	r3, s1
 8014ee0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014ee4:	dd09      	ble.n	8014efa <scalbn+0xb2>
 8014ee6:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8014f38 <scalbn+0xf0>
 8014eea:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8014f40 <scalbn+0xf8>
 8014eee:	eeb0 7b40 	vmov.f64	d7, d0
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8014ef8:	e7bb      	b.n	8014e72 <scalbn+0x2a>
 8014efa:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8014f30 <scalbn+0xe8>
 8014efe:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8014f48 <scalbn+0x100>
 8014f02:	eeb0 7b40 	vmov.f64	d7, d0
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	e7f4      	b.n	8014ef4 <scalbn+0xac>
 8014f0a:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8014f0e:	ec53 2b10 	vmov	r2, r3, d0
 8014f12:	3436      	adds	r4, #54	; 0x36
 8014f14:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8014f18:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 8014f1c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8014f50 <scalbn+0x108>
 8014f20:	ec43 2b10 	vmov	d0, r2, r3
 8014f24:	e7a5      	b.n	8014e72 <scalbn+0x2a>
 8014f26:	bf00      	nop
 8014f28:	00000000 	.word	0x00000000
 8014f2c:	43500000 	.word	0x43500000
 8014f30:	c2f8f359 	.word	0xc2f8f359
 8014f34:	01a56e1f 	.word	0x01a56e1f
 8014f38:	8800759c 	.word	0x8800759c
 8014f3c:	7e37e43c 	.word	0x7e37e43c
 8014f40:	8800759c 	.word	0x8800759c
 8014f44:	fe37e43c 	.word	0xfe37e43c
 8014f48:	c2f8f359 	.word	0xc2f8f359
 8014f4c:	81a56e1f 	.word	0x81a56e1f
 8014f50:	00000000 	.word	0x00000000
 8014f54:	3c900000 	.word	0x3c900000
 8014f58:	ffff3cb0 	.word	0xffff3cb0

08014f5c <_init>:
 8014f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f5e:	bf00      	nop
 8014f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014f62:	bc08      	pop	{r3}
 8014f64:	469e      	mov	lr, r3
 8014f66:	4770      	bx	lr

08014f68 <_fini>:
 8014f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f6a:	bf00      	nop
 8014f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014f6e:	bc08      	pop	{r3}
 8014f70:	469e      	mov	lr, r3
 8014f72:	4770      	bx	lr
