Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sun Sep 15 23:01:48 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_impl_1.twr lab3_impl_1.udb -gui -msgset C:/Users/oaksh/Desktop/E155/lab3/fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 78.9668%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
SHIFT_REGISTER/last__i3/Q               |          No required time
SHIFT_REGISTER/last__i2/Q               |          No required time
SHIFT_REGISTER/last__i1/Q               |          No required time
SHIFT_REGISTER/last__i0/Q               |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{scanner_decoder/counter_144__i1/SR   scanner_decoder/counter_144__i2/SR}                           
                                        |           No arrival time
scanner_decoder/counter_144__i0/SR      |           No arrival time
scanner_decoder/counter_144__i9/SR      |           No arrival time
{scanner_decoder/counter_144__i7/SR   scanner_decoder/counter_144__i8/SR}                           
                                        |           No arrival time
{scanner_decoder/counter_144__i5/SR   scanner_decoder/counter_144__i6/SR}                           
                                        |           No arrival time
{scanner_decoder/counter_144__i3/SR   scanner_decoder/counter_144__i4/SR}                           
                                        |           No arrival time
{scanner_decoder/state_FSM_i8/SR   scanner_decoder/state_FSM_i4/SR}                           
                                        |           No arrival time
{scanner_decoder/state_FSM_i7/SR   scanner_decoder/state_FSM_i3/SR}                           
                                        |           No arrival time
{scanner_decoder/state_FSM_i6/SR   scanner_decoder/state_FSM_i2/SR}                           
                                        |           No arrival time
{SHIFT_REGISTER/last__i3/SR   SHIFT_REGISTER/last__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        25
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col_in[0]                               |                     input
col_in[1]                               |                     input
col_in[2]                               |                     input
col_in[3]                               |                     input
reset                                   |                     input
en2                                     |                    output
en1                                     |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
debouncer/i434_3_lut/A	->	debouncer/i434_3_lut/Z

++++ Loop2
scanner_decoder/i426_4_lut/A	->	scanner_decoder/i426_4_lut/Z

++++ Loop3
scanner_decoder/i422_4_lut/A	->	scanner_decoder/i422_4_lut/Z

++++ Loop4
debouncer/i424_3_lut/A	->	debouncer/i424_3_lut/Z

++++ Loop5
debouncer/i438_3_lut/A	->	debouncer/i438_3_lut/Z

++++ Loop6
scanner_decoder/i430_4_lut/A	->	scanner_decoder/i430_4_lut/Z

++++ Loop7
debouncer/i436_3_lut/A	->	debouncer/i436_3_lut/Z

++++ Loop8
scanner_decoder/i428_4_lut/A	->	scanner_decoder/i428_4_lut/Z

++++ Loop9
scanner_decoder/i738_3_lut/C	->	scanner_decoder/i738_3_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          22.588 ns |         44.271 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{debouncer/counter__i1/SP   debouncer/counter__i0/SP}              
                                         |   60.745 ns 
{debouncer/counter__i3/SP   debouncer/counter__i2/SP}              
                                         |   60.745 ns 
{debouncer/counter__i5/SP   debouncer/counter__i4/SP}              
                                         |   60.745 ns 
{debouncer/counter__i7/SP   debouncer/counter__i6/SP}              
                                         |   60.745 ns 
{debouncer/counter__i9/SP   debouncer/counter__i8/SP}              
                                         |   60.745 ns 
{debouncer/counter__i11/SP   debouncer/counter__i10/SP}              
                                         |   60.745 ns 
{debouncer/counter__i13/SP   debouncer/counter__i12/SP}              
                                         |   60.745 ns 
debouncer/state_FSM_i1/SR                |   62.833 ns 
debouncer/state_FSM_i2/D                 |   62.992 ns 
debouncer/state_FSM_i3/D                 |   64.036 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i1/SP   debouncer/counter__i0/SP}  (SLICE_R17C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i1/SP   debouncer/counter__i0/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i1/CK   debouncer/counter__i0/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i3/SP   debouncer/counter__i2/SP}  (SLICE_R17C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i3/SP   debouncer/counter__i2/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i3/CK   debouncer/counter__i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i5/SP   debouncer/counter__i4/SP}  (SLICE_R17C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i5/SP   debouncer/counter__i4/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i5/CK   debouncer/counter__i4/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i7/SP   debouncer/counter__i6/SP}  (SLICE_R17C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i7/SP   debouncer/counter__i6/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i7/CK   debouncer/counter__i6/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i9/SP   debouncer/counter__i8/SP}  (SLICE_R16C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i9/SP   debouncer/counter__i8/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i9/CK   debouncer/counter__i8/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i11/SP   debouncer/counter__i10/SP}  (SLICE_R16C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i11/SP   debouncer/counter__i10/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i11/CK   debouncer/counter__i10/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : {debouncer/counter__i13/SP   debouncer/counter__i12/SP}  (SLICE_R16C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 60.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer/i1336_4_lut/C->debouncer/i1336_4_lut/Z
                                          SLICE_R16C7A       D0_TO_F0_DELAY      0.449                 24.571  7       
debouncer/n232                                               NET DELAY           3.318                 27.889  7       
{debouncer/counter__i13/SP   debouncer/counter__i12/SP}
                                                             ENDPOINT            0.000                 27.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/counter__i13/CK   debouncer/counter__i12/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(27.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   60.745  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : debouncer/state_FSM_i1/SR  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 62.833 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.476                 21.981  3       
debouncer/n409                                               NET DELAY           0.304                 22.285  3       
debouncer/i1340_2_lut/A->debouncer/i1340_2_lut/Z
                                          SLICE_R16C6D       C0_TO_F0_DELAY      0.449                 22.734  3       
debouncer/n836                                               NET DELAY           2.736                 25.470  3       
debouncer/state_FSM_i1/SR                                    ENDPOINT            0.000                 25.470  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
debouncer/state_FSM_i1/CK                                    CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.529)                 88.303  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.303  
Arrival Time                                                                                        -(25.469)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   62.833  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : debouncer/state_FSM_i2/D  (SLICE_R16C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 62.992 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.476                 21.981  3       
debouncer/n409                                               NET DELAY           0.304                 22.285  3       
debouncer/i1340_2_lut/A->debouncer/i1340_2_lut/Z
                                          SLICE_R16C6D       C0_TO_F0_DELAY      0.449                 22.734  3       
debouncer/n836                                               NET DELAY           2.432                 25.166  3       
debouncer.SLICE_42/C1->debouncer.SLICE_42/F1
                                          SLICE_R16C7B       C1_TO_F1_DELAY      0.476                 25.642  1       
debouncer.pulse_N_82[1]$n1                                   NET DELAY           0.000                 25.642  1       
debouncer/state_FSM_i2/D                                     ENDPOINT            0.000                 25.642  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/state_FSM_i3/CK   debouncer/state_FSM_i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(25.641)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   62.992  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_i0/Q  (SLICE_R18C4A)
Path End         : debouncer/state_FSM_i3/D  (SLICE_R16C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 64.036 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                  5.499  40      
{col_i1/CK   col_i0/CK}                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
col_i0/CK->col_i0/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY     1.388                  6.887  9       
scanner_decoder/col[0]                                       NET DELAY           2.736                  9.623  9       
scanner_decoder/i2_2_lut_4_lut/B->scanner_decoder/i2_2_lut_4_lut/Z
                                          SLICE_R18C5D       A0_TO_F0_DELAY      0.449                 10.072  10      
scanner_decoder/n75                                          NET DELAY           3.661                 13.733  10      
scanner_decoder/i1_4_lut/A->scanner_decoder/i1_4_lut/Z
                                          SLICE_R16C6A       A1_TO_F1_DELAY      0.476                 14.209  2       
scanner_decoder/n489                                         NET DELAY           0.304                 14.513  2       
scanner_decoder/i1_2_lut/B->scanner_decoder/i1_2_lut/Z
                                          SLICE_R16C6B       C0_TO_F0_DELAY      0.449                 14.962  4       
scanner_decoder/button_0__N_10                               NET DELAY           3.146                 18.108  4       
scanner_decoder/i430_4_lut/C->scanner_decoder/i430_4_lut/Z
                                          SLICE_R15C5B       A0_TO_F0_DELAY      0.449                 18.557  3       
debouncer/button[3]                                          NET DELAY           2.168                 20.725  3       
debouncer/i2_2_lut/A->debouncer/i2_2_lut/Z
                                          SLICE_R16C6C       D0_TO_F0_DELAY      0.476                 21.201  1       
debouncer/n7                                                 NET DELAY           0.304                 21.505  1       
debouncer/i4_4_lut/A->debouncer/i4_4_lut/Z
                                          SLICE_R16C6C       C1_TO_F1_DELAY      0.449                 21.954  3       
debouncer/n409                                               NET DELAY           2.168                 24.122  3       
debouncer.SLICE_42/D0->debouncer.SLICE_42/F0
                                          SLICE_R16C7B       D0_TO_F0_DELAY      0.476                 24.598  1       
debouncer.n836$n0                                            NET DELAY           0.000                 24.598  1       
debouncer/state_FSM_i3/D                                     ENDPOINT            0.000                 24.598  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  40      
dual_seg_driver/time_mux/clk                                 NET DELAY           5.499                 88.832  40      
{debouncer/state_FSM_i3/CK   debouncer/state_FSM_i2/CK}
                                                             CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(24.597)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   64.036  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debouncer/state_FSM_i2/D                 |    1.743 ns 
SHIFT_REGISTER/last__i0/D                |    1.743 ns 
SHIFT_REGISTER/last__i3/D                |    1.743 ns 
SHIFT_REGISTER/last__i2/D                |    1.743 ns 
scanner_decoder/state_FSM_i6/D           |    1.743 ns 
scanner_decoder/state_FSM_i2/D           |    1.743 ns 
scanner_decoder/state_FSM_i7/D           |    1.743 ns 
scanner_decoder/state_FSM_i3/D           |    1.743 ns 
scanner_decoder/state_FSM_i8/D           |    1.743 ns 
scanner_decoder/state_FSM_i4/D           |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debouncer/state_FSM_i3/Q  (SLICE_R16C7B)
Path End         : debouncer/state_FSM_i2/D  (SLICE_R16C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{debouncer/state_FSM_i3/CK   debouncer/state_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debouncer/state_FSM_i3/CK->debouncer/state_FSM_i3/Q
                                          SLICE_R16C7B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
debouncer/n161[0]                                            NET DELAY        0.712                  4.575  2       
debouncer.SLICE_42/D1->debouncer.SLICE_42/F1
                                          SLICE_R16C7B       D1_TO_F1_DELAY   0.252                  4.827  1       
debouncer.pulse_N_82[1]$n1                                   NET DELAY        0.000                  4.827  1       
debouncer/state_FSM_i2/D                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{debouncer/state_FSM_i3/CK   debouncer/state_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SHIFT_REGISTER/current__i0/Q  (SLICE_R15C5C)
Path End         : SHIFT_REGISTER/last__i0/D  (SLICE_R16C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{SHIFT_REGISTER/current__i0/CK   SHIFT_REGISTER/current__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
SHIFT_REGISTER/current__i0/CK->SHIFT_REGISTER/current__i0/Q
                                          SLICE_R15C5C       CLK_TO_Q0_DELAY  0.779                  3.863  3       
dual_seg_driver/time_mux/current[0]                          NET DELAY        0.712                  4.575  3       
SLICE_36/D1->SLICE_36/F1                  SLICE_R16C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
current[0].sig_007.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
SHIFT_REGISTER/last__i0/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{SHIFT_REGISTER/last__i1/CK   SHIFT_REGISTER/last__i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SHIFT_REGISTER/current__i3/Q  (SLICE_R15C4A)
Path End         : SHIFT_REGISTER/last__i3/D  (SLICE_R16C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{SHIFT_REGISTER/current__i3/CK   SHIFT_REGISTER/current__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
SHIFT_REGISTER/current__i3/CK->SHIFT_REGISTER/current__i3/Q
                                          SLICE_R15C4A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
dual_seg_driver/time_mux/current[3]                          NET DELAY        0.712                  4.575  3       
SLICE_34/D0->SLICE_34/F0                  SLICE_R16C4B       D0_TO_F0_DELAY   0.252                  4.827  1       
current[3].sig_004.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
SHIFT_REGISTER/last__i3/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{SHIFT_REGISTER/last__i3/CK   SHIFT_REGISTER/last__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SHIFT_REGISTER/current__i2/Q  (SLICE_R15C4A)
Path End         : SHIFT_REGISTER/last__i2/D  (SLICE_R16C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{SHIFT_REGISTER/current__i3/CK   SHIFT_REGISTER/current__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
SHIFT_REGISTER/current__i2/CK->SHIFT_REGISTER/current__i2/Q
                                          SLICE_R15C4A       CLK_TO_Q1_DELAY  0.779                  3.863  3       
dual_seg_driver/time_mux/current[2]                          NET DELAY        0.712                  4.575  3       
SLICE_34/D1->SLICE_34/F1                  SLICE_R16C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
current[2].sig_005.FeedThruLUT                               NET DELAY        0.000                  4.827  1       
SHIFT_REGISTER/last__i2/D                                    ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{SHIFT_REGISTER/last__i3/CK   SHIFT_REGISTER/last__i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner_decoder/state_FSM_i2/Q  (SLICE_R17C6A)
Path End         : scanner_decoder/state_FSM_i6/D  (SLICE_R17C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i6/CK   scanner_decoder/state_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scanner_decoder/state_FSM_i2/CK->scanner_decoder/state_FSM_i2/Q
                                          SLICE_R17C6A       CLK_TO_Q1_DELAY  0.779                  3.863  9       
scanner_decoder/row_c_2_N_60                                 NET DELAY        0.712                  4.575  9       
scanner_decoder/i260_3_lut/B->scanner_decoder/i260_3_lut/Z
                                          SLICE_R17C6A       D0_TO_F0_DELAY   0.252                  4.827  1       
scanner_decoder/n369                                         NET DELAY        0.000                  4.827  1       
scanner_decoder/state_FSM_i6/D                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i6/CK   scanner_decoder/state_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner_decoder/state_FSM_i6/Q  (SLICE_R17C6A)
Path End         : scanner_decoder/state_FSM_i2/D  (SLICE_R17C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i6/CK   scanner_decoder/state_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scanner_decoder/state_FSM_i6/CK->scanner_decoder/state_FSM_i6/Q
                                          SLICE_R17C6A       CLK_TO_Q0_DELAY  0.779                  3.863  4       
scanner_decoder/row_c_2_N_59                                 NET DELAY        0.712                  4.575  4       
scanner_decoder/i277_2_lut_3_lut/C->scanner_decoder/i277_2_lut_3_lut/Z
                                          SLICE_R17C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
scanner_decoder/n389                                         NET DELAY        0.000                  4.827  1       
scanner_decoder/state_FSM_i2/D                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i6/CK   scanner_decoder/state_FSM_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner_decoder/state_FSM_i3/Q  (SLICE_R17C6B)
Path End         : scanner_decoder/state_FSM_i7/D  (SLICE_R17C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i7/CK   scanner_decoder/state_FSM_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scanner_decoder/state_FSM_i3/CK->scanner_decoder/state_FSM_i3/Q
                                          SLICE_R17C6B       CLK_TO_Q1_DELAY  0.779                  3.863  9       
scanner_decoder/row_c_1_N_62                                 NET DELAY        0.712                  4.575  9       
scanner_decoder/i259_3_lut/B->scanner_decoder/i259_3_lut/Z
                                          SLICE_R17C6B       D0_TO_F0_DELAY   0.252                  4.827  1       
scanner_decoder/n367                                         NET DELAY        0.000                  4.827  1       
scanner_decoder/state_FSM_i7/D                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i7/CK   scanner_decoder/state_FSM_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner_decoder/state_FSM_i7/Q  (SLICE_R17C6B)
Path End         : scanner_decoder/state_FSM_i3/D  (SLICE_R17C6B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i7/CK   scanner_decoder/state_FSM_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scanner_decoder/state_FSM_i7/CK->scanner_decoder/state_FSM_i7/Q
                                          SLICE_R17C6B       CLK_TO_Q0_DELAY  0.779                  3.863  4       
scanner_decoder/row_c_1_N_61                                 NET DELAY        0.712                  4.575  4       
scanner_decoder/i280_2_lut_3_lut/C->scanner_decoder/i280_2_lut_3_lut/Z
                                          SLICE_R17C6B       D1_TO_F1_DELAY   0.252                  4.827  1       
scanner_decoder/n393                                         NET DELAY        0.000                  4.827  1       
scanner_decoder/state_FSM_i3/D                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i7/CK   scanner_decoder/state_FSM_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner_decoder/state_FSM_i5/Q  (SLICE_R17C6D)
Path End         : scanner_decoder/state_FSM_i8/D  (SLICE_R18C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
scanner_decoder/state_FSM_i5/CK                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scanner_decoder/state_FSM_i5/CK->scanner_decoder/state_FSM_i5/Q
                                          SLICE_R17C6D       CLK_TO_Q1_DELAY  0.779                  3.863  4       
scanner_decoder/row_c_3_N_57                                 NET DELAY        0.712                  4.575  4       
scanner_decoder/i258_3_lut/C->scanner_decoder/i258_3_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
scanner_decoder/n365                                         NET DELAY        0.000                  4.827  1       
scanner_decoder/state_FSM_i8/D                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i8/CK   scanner_decoder/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scanner_decoder/state_FSM_i8/Q  (SLICE_R18C6D)
Path End         : scanner_decoder/state_FSM_i4/D  (SLICE_R18C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i8/CK   scanner_decoder/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scanner_decoder/state_FSM_i8/CK->scanner_decoder/state_FSM_i8/Q
                                          SLICE_R18C6D       CLK_TO_Q0_DELAY  0.779                  3.863  4       
scanner_decoder/row_c_0_N_63                                 NET DELAY        0.712                  4.575  4       
scanner_decoder/i281_2_lut_3_lut/C->scanner_decoder/i281_2_lut_3_lut/Z
                                          SLICE_R18C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
scanner_decoder/n395                                         NET DELAY        0.000                  4.827  1       
scanner_decoder/state_FSM_i4/D                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  41      
dual_seg_driver/time_mux/clk                                 NET DELAY        3.084                  3.084  41      
{scanner_decoder/state_FSM_i8/CK   scanner_decoder/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



