static T_1 * F_1 ( T_2 V_1 )\r\n{\r\nint V_2 ;\r\nT_1 * V_3 ;\r\nfor ( V_2 = 0 ; V_2 < V_4 ; ++ V_2 ) {\r\nV_3 = & V_5 [ V_2 ] ;\r\nif ( V_3 -> V_6 == V_1 )\r\nreturn V_3 ;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * F_2 ( T_3 * V_7 )\r\n{\r\nreturn F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\n}\r\nT_2 F_5 ( T_1 * V_9 )\r\n{\r\nT_2 V_10 = 0 ;\r\nT_1 * V_3 ;\r\nstatic T_4 V_11 = 0x1000 ;\r\nV_3 = F_1 ( ~ 0 ) ;\r\nif ( NULL != V_3 ) {\r\nmemcpy ( V_3 , V_9 , sizeof( T_1 ) ) ;\r\nV_3 -> V_6 = F_6 ( V_11 , V_9 -> V_6 ) ;\r\nV_10 = V_3 -> V_6 ;\r\nV_11 ++ ;\r\n#if 0\r\nprintk(KERN_DEBUG "add_device: id:%x flags:%x padd:%x\n",\r\np->dev_id, p->dev_flags, p->dev_physaddr);\r\n#endif\r\n}\r\nreturn V_10 ;\r\n}\r\nvoid F_7 ( T_2 V_12 )\r\n{\r\nT_1 * V_3 = F_1 ( V_12 ) ;\r\nif ( V_3 != NULL ) {\r\nmemset ( V_3 , 0 , sizeof( T_1 ) ) ;\r\nV_3 -> V_6 = ~ 0 ;\r\n}\r\n}\r\nT_2 F_8 ( T_2 V_13 , T_2 V_14 ,\r\nvoid (* F_9)( int , void * ) , void * V_15 )\r\n{\r\nunsigned long V_16 ;\r\nT_2 V_17 , V_18 ;\r\nT_2 V_19 ;\r\nint V_2 ;\r\nT_1 * V_20 , * V_21 ;\r\nT_5 * V_22 ;\r\nT_6 * V_23 ;\r\nif ( ! V_24 )\r\nreturn 0 ;\r\nV_20 = F_1 ( V_13 ) ;\r\nif ( V_20 == NULL )\r\nreturn 0 ;\r\nV_21 = F_1 ( V_14 ) ;\r\nif ( V_21 == NULL )\r\nreturn 0 ;\r\nV_17 = 0 ;\r\nF_10 ( & V_25 , V_16 ) ;\r\nif ( ! ( V_20 -> V_26 & V_27 ) ||\r\n( V_20 -> V_26 & V_28 ) ) {\r\nV_20 -> V_26 |= V_27 ;\r\nif ( ! ( V_21 -> V_26 & V_27 ) ||\r\n( V_21 -> V_26 & V_28 ) ) {\r\nV_21 -> V_26 |= V_27 ;\r\n} else {\r\nV_20 -> V_26 &= ~ V_27 ;\r\nV_17 ++ ;\r\n}\r\n} else\r\nV_17 ++ ;\r\nF_11 ( & V_25 , V_16 ) ;\r\nif ( V_17 )\r\nreturn 0 ;\r\nV_22 = NULL ;\r\nV_18 = 0 ;\r\nF_10 ( & V_25 , V_16 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_29 ; V_2 ++ )\r\nif ( V_30 [ V_2 ] == NULL ) {\r\nV_22 = F_12 ( sizeof( T_5 ) , V_31 ) ;\r\nV_30 [ V_2 ] = V_22 ;\r\nbreak;\r\n}\r\nF_11 ( & V_25 , V_16 ) ;\r\nif ( V_22 != NULL ) {\r\nmemset ( V_22 , 0 , sizeof( T_5 ) ) ;\r\nV_22 -> V_32 = V_18 = V_2 ;\r\nV_19 = F_13 ( V_33 ) ;\r\nV_19 += ( 0x0100 * V_18 ) ;\r\nV_22 -> V_34 = ( T_6 * ) V_19 ;\r\nV_23 = ( T_6 * ) V_19 ;\r\nV_22 -> V_35 = V_20 ;\r\nV_22 -> V_36 = V_21 ;\r\nV_22 -> V_37 = F_9 ;\r\nV_22 -> V_38 = V_15 ;\r\nV_2 = 0 ;\r\nif ( V_20 -> V_39 )\r\nV_2 |= V_40 ;\r\nif ( V_20 -> V_41 )\r\nV_2 |= V_42 ;\r\nif ( V_21 -> V_39 )\r\nV_2 |= V_43 ;\r\nif ( V_21 -> V_41 )\r\nV_2 |= V_44 ;\r\nif ( ( V_20 -> V_26 & V_45 ) ||\r\n( V_21 -> V_26 & V_45 ) )\r\nV_2 |= V_46 ;\r\nV_23 -> V_47 = V_2 ;\r\nF_14 () ;\r\nreturn ( T_2 ) ( & V_30 [ V_18 ] ) ;\r\n}\r\nV_20 -> V_26 &= ~ V_27 ;\r\nV_21 -> V_26 &= ~ V_27 ;\r\nreturn 0 ;\r\n}\r\nT_2 F_15 ( T_2 V_48 , int V_49 )\r\n{\r\nT_2 V_50 ;\r\nT_5 * V_22 ;\r\nT_1 * V_20 , * V_21 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_20 = V_22 -> V_35 ;\r\nV_21 = V_22 -> V_36 ;\r\nV_50 = 0 ;\r\nif ( V_20 -> V_26 & V_51 ) {\r\nV_50 = V_20 -> V_52 ;\r\nV_20 -> V_52 = V_49 ;\r\n}\r\nif ( V_21 -> V_26 & V_53 ) {\r\nV_50 = V_21 -> V_52 ;\r\nV_21 -> V_52 = V_49 ;\r\n}\r\nreturn V_50 ;\r\n}\r\nT_2 F_16 ( T_2 V_48 , int V_54 )\r\n{\r\nint V_2 ;\r\nT_2 V_55 , V_13 , V_14 ;\r\nT_2 V_56 , V_57 , V_58 , V_59 ;\r\nT_2 V_60 , V_61 ;\r\nT_5 * V_22 ;\r\nT_1 * V_20 , * V_21 ;\r\nT_3 * V_7 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_20 = V_22 -> V_35 ;\r\nV_21 = V_22 -> V_36 ;\r\nV_55 = ( T_2 ) F_12 ( V_54 * sizeof( T_3 ) ,\r\nV_62 | V_63 ) ;\r\nif ( V_55 == 0 )\r\nreturn 0 ;\r\nif ( V_55 & 0x1f ) {\r\nF_17 ( ( const void * ) V_55 ) ;\r\nV_2 = V_54 * sizeof( T_3 ) ;\r\nV_2 += ( sizeof( T_3 ) - 1 ) ;\r\nV_55 = ( T_2 ) F_12 ( V_2 , V_62 | V_63 ) ;\r\nif ( V_55 == 0 )\r\nreturn 0 ;\r\nV_22 -> V_64 = V_55 ;\r\nV_55 = F_18 ( V_55 , sizeof( T_3 ) ) ;\r\n} else\r\nV_22 -> V_64 = V_55 ;\r\nV_7 = ( T_3 * ) V_55 ;\r\nV_22 -> V_65 = V_7 ;\r\nV_13 = V_20 -> V_6 ;\r\nV_14 = V_21 -> V_6 ;\r\nV_56 = V_57 = V_58 = V_59 = 0 ;\r\nV_60 = V_61 = 0 ;\r\nV_56 |= F_19 ( V_13 ) ;\r\nV_56 |= F_20 ( V_14 ) ;\r\nV_56 |= V_66 | V_67 ;\r\nV_56 |= F_21 ( V_68 ) ;\r\nif ( ( ( F_22 ( V_13 ) == V_69 ) ||\r\n( F_22 ( V_13 ) == V_70 ) ) &&\r\n( ( F_22 ( V_14 ) == V_69 ) ||\r\n( F_22 ( V_14 ) == V_70 ) ) )\r\nV_56 |= V_71 ;\r\nswitch ( V_20 -> V_52 ) {\r\ncase 8 :\r\nV_56 |= F_23 ( V_72 ) ;\r\nbreak;\r\ncase 16 :\r\nV_56 |= F_23 ( V_73 ) ;\r\nbreak;\r\ncase 32 :\r\ndefault:\r\nV_56 |= F_23 ( V_74 ) ;\r\nbreak;\r\n}\r\nswitch ( V_21 -> V_52 ) {\r\ncase 8 :\r\nV_56 |= F_24 ( V_72 ) ;\r\nbreak;\r\ncase 16 :\r\nV_56 |= F_24 ( V_73 ) ;\r\nbreak;\r\ncase 32 :\r\ndefault:\r\nV_56 |= F_24 ( V_74 ) ;\r\nbreak;\r\n}\r\nif ( V_20 -> V_26 & V_51 )\r\nV_56 |= V_75 ;\r\nif ( V_21 -> V_26 & V_53 )\r\nV_56 |= V_76 ;\r\nswitch ( V_20 -> V_77 ) {\r\ncase 1 :\r\nV_58 |= F_25 ( V_78 ) ;\r\nbreak;\r\ncase 2 :\r\nV_58 |= F_25 ( V_79 ) ;\r\nbreak;\r\ncase 4 :\r\nV_58 |= F_25 ( V_80 ) ;\r\nbreak;\r\ncase 8 :\r\ndefault:\r\nV_58 |= F_25 ( V_81 ) ;\r\nbreak;\r\n}\r\nif ( V_20 -> V_26 & V_51 ) {\r\nif ( V_20 -> V_26 & V_82 )\r\nV_58 |= F_26 ( V_83 ) ;\r\nelse\r\nV_58 |= F_26 ( V_84 ) ;\r\n}\r\nif ( V_20 -> V_85 )\r\nV_60 = V_20 -> V_85 ;\r\nswitch ( V_21 -> V_77 ) {\r\ncase 1 :\r\nV_59 |= F_27 ( V_78 ) ;\r\nbreak;\r\ncase 2 :\r\nV_59 |= F_27 ( V_79 ) ;\r\nbreak;\r\ncase 4 :\r\nV_59 |= F_27 ( V_80 ) ;\r\nbreak;\r\ncase 8 :\r\ndefault:\r\nV_59 |= F_27 ( V_81 ) ;\r\nbreak;\r\n}\r\nif ( V_21 -> V_26 & V_53 ) {\r\nif ( V_21 -> V_26 & V_82 )\r\nV_59 |= F_28 ( V_83 ) ;\r\nelse\r\nV_59 |= F_28 ( V_84 ) ;\r\n}\r\nif ( V_21 -> V_85 )\r\nV_61 = V_21 -> V_85 ;\r\n#if 0\r\nprintk(KERN_DEBUG "did:%x sid:%x cmd0:%x cmd1:%x source0:%x "\r\n"source1:%x dest0:%x dest1:%x\n",\r\ndtp->dev_id, stp->dev_id, cmd0, cmd1, src0,\r\nsrc1, dest0, dest1);\r\n#endif\r\nfor ( V_2 = 0 ; V_2 < V_54 ; V_2 ++ ) {\r\nV_7 -> V_86 = V_56 ;\r\nV_7 -> V_87 = V_57 ;\r\nV_7 -> V_88 = V_60 ;\r\nV_7 -> V_89 = V_58 ;\r\nV_7 -> V_90 = V_61 ;\r\nV_7 -> V_91 = V_59 ;\r\nV_7 -> V_92 = 0 ;\r\nV_7 -> V_93 = 0 ;\r\nV_7 -> V_94 = 0 ;\r\nV_7 -> V_8 = F_29 ( F_30 ( V_7 + 1 ) ) ;\r\nV_7 ++ ;\r\n}\r\nV_7 -- ;\r\nV_7 -> V_8 = F_29 ( F_30 ( V_22 -> V_65 ) ) ;\r\nV_22 -> V_95 = V_22 -> V_96 = V_22 -> V_97 = V_22 -> V_65 ;\r\nreturn ( T_2 ) V_22 -> V_65 ;\r\n}\r\nT_2 F_31 ( T_2 V_48 , T_7 V_98 , int V_99 , T_2 V_16 )\r\n{\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nV_22 = * ( T_5 * * ) V_48 ;\r\nV_7 = V_22 -> V_96 ;\r\nif ( V_7 -> V_86 & V_100 )\r\nreturn 0 ;\r\nV_7 -> V_88 = V_98 & ~ 0UL ;\r\nV_7 -> V_87 = V_99 ;\r\nif ( V_16 & V_101 )\r\nV_7 -> V_86 |= V_66 ;\r\nif ( V_16 & V_102 )\r\nV_7 -> V_86 &= ~ V_66 ;\r\nF_32 ( ( unsigned long ) V_98 , V_99 ) ;\r\nV_7 -> V_86 |= V_100 ;\r\nF_14 () ;\r\nF_32 ( ( unsigned long ) V_7 , sizeof( * V_7 ) ) ;\r\nV_22 -> V_34 -> V_103 = 0 ;\r\nV_22 -> V_96 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\nreturn V_99 ;\r\n}\r\nT_2 F_33 ( T_2 V_48 , T_7 V_98 , int V_99 , T_2 V_16 )\r\n{\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_7 = V_22 -> V_96 ;\r\nif ( V_7 -> V_86 & V_100 )\r\nreturn 0 ;\r\nif ( V_16 & V_101 )\r\nV_7 -> V_86 |= V_66 ;\r\nif ( V_16 & V_102 )\r\nV_7 -> V_86 &= ~ V_66 ;\r\nV_7 -> V_90 = V_98 & ~ 0UL ;\r\nV_7 -> V_87 = V_99 ;\r\n#if 0\r\nprintk(KERN_DEBUG "cmd0:%x cmd1:%x source0:%x source1:%x dest0:%x dest1:%x\n",\r\ndp->dscr_cmd0, dp->dscr_cmd1, dp->dscr_source0,\r\ndp->dscr_source1, dp->dscr_dest0, dp->dscr_dest1);\r\n#endif\r\nF_34 ( ( unsigned long ) V_98 , V_99 ) ;\r\nV_7 -> V_86 |= V_100 ;\r\nF_14 () ;\r\nF_32 ( ( unsigned long ) V_7 , sizeof( * V_7 ) ) ;\r\nV_22 -> V_34 -> V_103 = 0 ;\r\nV_22 -> V_96 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\nreturn V_99 ;\r\n}\r\nT_2 F_35 ( T_2 V_48 , void * * V_98 , int * V_99 )\r\n{\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nT_2 V_50 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_7 = V_22 -> V_95 ;\r\nif ( V_7 -> V_86 & V_100 )\r\nreturn 0 ;\r\n* V_98 = ( void * ) ( F_3 ( V_7 -> V_90 ) ) ;\r\n* V_99 = V_7 -> V_87 ;\r\nV_50 = V_7 -> V_92 ;\r\nV_22 -> V_95 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\nreturn V_50 ;\r\n}\r\nvoid F_36 ( T_2 V_48 )\r\n{\r\nT_5 * V_22 ;\r\nT_6 * V_23 ;\r\nint V_104 = 0 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_23 = V_22 -> V_34 ;\r\nV_23 -> V_47 &= ~ V_105 ;\r\nF_14 () ;\r\nwhile ( ! ( V_23 -> V_106 & V_107 ) ) {\r\nF_37 ( 1 ) ;\r\nV_104 ++ ;\r\nif ( V_104 > 100 ) {\r\nF_38 ( V_108 L_1 ) ;\r\nbreak;\r\n}\r\n}\r\nV_23 -> V_106 |= ( V_109 | V_110 ) ;\r\nF_14 () ;\r\n}\r\nvoid F_39 ( T_2 V_48 )\r\n{\r\nT_5 * V_22 ;\r\nT_6 * V_23 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_23 = V_22 -> V_34 ;\r\nV_23 -> V_111 = F_30 ( V_22 -> V_97 ) ;\r\nV_23 -> V_47 |= V_105 ;\r\nF_14 () ;\r\nV_23 -> V_103 = 0 ;\r\nF_14 () ;\r\n}\r\nvoid F_40 ( T_2 V_48 )\r\n{\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nF_36 ( V_48 ) ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_22 -> V_95 = V_22 -> V_96 = V_22 -> V_97 = V_22 -> V_65 ;\r\nV_7 = V_22 -> V_65 ;\r\ndo {\r\nV_7 -> V_86 &= ~ V_100 ;\r\nV_7 -> V_94 = 0 ;\r\nV_7 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\n} while ( V_7 != V_22 -> V_65 );\r\n}\r\nT_2 F_41 ( T_2 V_48 )\r\n{\r\nT_5 * V_22 ;\r\nT_6 * V_23 ;\r\nT_2 V_50 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_23 = V_22 -> V_34 ;\r\nV_50 = V_23 -> V_112 ;\r\nF_14 () ;\r\nreturn V_50 ;\r\n}\r\nvoid F_42 ( T_2 V_48 )\r\n{\r\nT_5 * V_22 ;\r\nT_1 * V_20 , * V_21 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_20 = V_22 -> V_35 ;\r\nV_21 = V_22 -> V_36 ;\r\nF_36 ( V_48 ) ;\r\nF_17 ( ( void * ) V_22 -> V_64 ) ;\r\nV_20 -> V_26 &= ~ V_27 ;\r\nV_21 -> V_26 &= ~ V_27 ;\r\nV_30 [ V_22 -> V_32 ] = NULL ;\r\nF_17 ( V_22 ) ;\r\n}\r\nstatic T_8 F_43 ( int V_113 , void * V_6 )\r\n{\r\nT_2 V_114 ;\r\nT_2 V_32 ;\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nT_6 * V_23 ;\r\nV_114 = V_115 -> V_116 ;\r\nF_14 () ;\r\nV_32 = F_44 ( V_114 ) ;\r\nV_22 = V_30 [ V_32 ] ;\r\nV_23 = V_22 -> V_34 ;\r\nV_7 = V_22 -> V_97 ;\r\nV_23 -> V_117 = 0 ;\r\nF_14 () ;\r\nif ( V_22 -> V_37 )\r\nV_22 -> V_37 ( V_113 , V_22 -> V_38 ) ;\r\nV_22 -> V_97 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\nreturn F_45 ( 1 ) ;\r\n}\r\nvoid F_46 ( T_2 V_48 )\r\n{\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nT_1 * V_20 , * V_21 ;\r\nT_6 * V_23 ;\r\nT_2 V_2 = 0 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_20 = V_22 -> V_35 ;\r\nV_21 = V_22 -> V_36 ;\r\nV_23 = V_22 -> V_34 ;\r\nF_38 ( V_118 L_2 ,\r\n( T_2 ) V_22 , ( T_2 ) V_20 , V_20 - V_5 , ( T_2 ) V_21 ,\r\nV_21 - V_5 ) ;\r\nF_38 ( V_118 L_3 ,\r\n( T_2 ) ( V_22 -> V_65 ) , ( T_2 ) ( V_22 -> V_95 ) ,\r\n( T_2 ) ( V_22 -> V_96 ) , ( T_2 ) ( V_22 -> V_97 ) ) ;\r\nF_38 ( V_118 L_4 , ( T_2 ) V_23 ) ;\r\nF_38 ( V_118 L_5 ,\r\nV_23 -> V_47 , V_23 -> V_111 , V_23 -> V_119 ) ;\r\nF_38 ( V_118 L_6 ,\r\nV_23 -> V_103 , V_23 -> V_117 , V_23 -> V_106 ,\r\nV_23 -> V_112 ) ;\r\nV_7 = V_22 -> V_65 ;\r\ndo {\r\nF_38 ( V_118 L_7 ,\r\nV_2 ++ , ( T_2 ) V_7 , V_7 -> V_86 , V_7 -> V_87 ) ;\r\nF_38 ( V_118 L_8 ,\r\nV_7 -> V_88 , V_7 -> V_89 ,\r\nV_7 -> V_90 , V_7 -> V_91 ) ;\r\nF_38 ( V_118 L_9 ,\r\nV_7 -> V_92 , V_7 -> V_8 ) ;\r\nV_7 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\n} while ( V_7 != V_22 -> V_65 );\r\n}\r\nT_2 F_47 ( T_2 V_48 , T_3 * V_120 )\r\n{\r\nT_5 * V_22 ;\r\nT_3 * V_7 ;\r\nT_2 V_99 = 0 ;\r\nV_22 = * ( ( T_5 * * ) V_48 ) ;\r\nV_7 = V_22 -> V_96 ;\r\nif ( V_7 -> V_86 & V_100 )\r\nreturn 0 ;\r\nV_7 -> V_90 = V_120 -> V_90 ;\r\nV_7 -> V_88 = V_120 -> V_88 ;\r\nV_7 -> V_91 = V_120 -> V_91 ;\r\nV_7 -> V_89 = V_120 -> V_89 ;\r\nV_7 -> V_87 = V_120 -> V_87 ;\r\nV_99 = V_120 -> V_87 ;\r\nV_7 -> V_86 &= ~ V_66 ;\r\nV_7 -> V_86 |= V_120 -> V_86 | V_100 ;\r\nV_22 -> V_34 -> V_103 = 0 ;\r\nV_22 -> V_96 = F_3 ( F_4 ( V_7 -> V_8 ) ) ;\r\nreturn V_99 ;\r\n}\r\nstatic int F_48 ( void )\r\n{\r\nint V_2 ;\r\nvoid T_9 * V_121 ;\r\nV_121 = ( void T_9 * ) F_13 ( V_122 ) ;\r\nV_123 [ 0 ] [ 0 ] = F_49 ( V_121 + 0x00 ) ;\r\nV_123 [ 0 ] [ 1 ] = F_49 ( V_121 + 0x04 ) ;\r\nV_123 [ 0 ] [ 2 ] = F_49 ( V_121 + 0x08 ) ;\r\nV_123 [ 0 ] [ 3 ] = F_49 ( V_121 + 0x0c ) ;\r\nV_121 = ( void T_9 * ) F_13 ( V_33 ) ;\r\nfor ( V_2 = 1 ; V_2 <= V_29 ; V_2 ++ ) {\r\nV_123 [ V_2 ] [ 0 ] = F_49 ( V_121 + 0x00 ) ;\r\nV_123 [ V_2 ] [ 1 ] = F_49 ( V_121 + 0x04 ) ;\r\nV_123 [ V_2 ] [ 2 ] = F_49 ( V_121 + 0x08 ) ;\r\nV_123 [ V_2 ] [ 3 ] = F_49 ( V_121 + 0x0c ) ;\r\nV_123 [ V_2 ] [ 4 ] = F_49 ( V_121 + 0x10 ) ;\r\nV_123 [ V_2 ] [ 5 ] = F_49 ( V_121 + 0x14 ) ;\r\nF_50 ( V_123 [ V_2 ] [ 0 ] & ~ 1 , V_121 + 0x00 ) ;\r\nF_51 () ;\r\nwhile ( ! ( F_49 ( V_121 + 0x14 ) & 1 ) )\r\nF_51 () ;\r\nV_121 += 0x100 ;\r\n}\r\nV_121 = ( void T_9 * ) F_13 ( V_122 ) ;\r\nF_50 ( 0 , V_121 + 0x0c ) ;\r\nF_51 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_52 ( void )\r\n{\r\nint V_2 ;\r\nvoid T_9 * V_121 ;\r\nV_121 = ( void T_9 * ) F_13 ( V_122 ) ;\r\nF_50 ( V_123 [ 0 ] [ 0 ] , V_121 + 0x00 ) ;\r\nF_50 ( V_123 [ 0 ] [ 1 ] , V_121 + 0x04 ) ;\r\nF_50 ( V_123 [ 0 ] [ 2 ] , V_121 + 0x08 ) ;\r\nF_50 ( V_123 [ 0 ] [ 3 ] , V_121 + 0x0c ) ;\r\nV_121 = ( void T_9 * ) F_13 ( V_33 ) ;\r\nfor ( V_2 = 1 ; V_2 <= V_29 ; V_2 ++ ) {\r\nF_50 ( V_123 [ V_2 ] [ 0 ] , V_121 + 0x00 ) ;\r\nF_50 ( V_123 [ V_2 ] [ 1 ] , V_121 + 0x04 ) ;\r\nF_50 ( V_123 [ V_2 ] [ 2 ] , V_121 + 0x08 ) ;\r\nF_50 ( V_123 [ V_2 ] [ 3 ] , V_121 + 0x0c ) ;\r\nF_50 ( V_123 [ V_2 ] [ 4 ] , V_121 + 0x10 ) ;\r\nF_50 ( V_123 [ V_2 ] [ 5 ] , V_121 + 0x14 ) ;\r\nF_51 () ;\r\nV_121 += 0x100 ;\r\n}\r\n}\r\nstatic int T_10 F_53 ( void )\r\n{\r\nint V_124 , V_10 ;\r\nV_115 -> V_125 = 0 ;\r\nV_115 -> V_126 = 0 ;\r\nV_115 -> V_127 = 0xffff ;\r\nF_14 () ;\r\nswitch ( F_54 () ) {\r\ncase V_128 :\r\nV_124 = V_129 ;\r\nbreak;\r\ncase V_130 :\r\nV_124 = V_131 ;\r\nbreak;\r\ndefault:\r\nreturn - V_132 ;\r\n}\r\nV_10 = F_55 ( V_124 , F_43 , V_133 ,\r\nL_10 , ( void * ) V_115 ) ;\r\nif ( V_10 )\r\nF_38 ( V_134 L_11 ) ;\r\nelse {\r\nV_24 = 1 ;\r\nF_38 ( V_135 L_12 ) ;\r\nF_56 ( & V_136 ) ;\r\n}\r\nreturn V_10 ;\r\n}
