Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug 30 16:53:00 2020
| Host         : y-Blade-Stealth running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file exdes_vid_phy_controller_0_utilization_synth.rpt -pb exdes_vid_phy_controller_0_utilization_synth.pb
| Design       : exdes_vid_phy_controller_0
| Device       : xczu7evffvc1156-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               | 6993 |     0 |    230400 |  3.04 |
|   LUT as Logic          | 6993 |     0 |    230400 |  3.04 |
|   LUT as Memory         |    0 |     0 |    101760 |  0.00 |
| CLB Registers           | 9404 |     0 |    460800 |  2.04 |
|   Register as Flip Flop | 9404 |     0 |    460800 |  2.04 |
|   Register as Latch     |    0 |     0 |    460800 |  0.00 |
| CARRY8                  |  535 |     0 |     28800 |  1.86 |
| F7 Muxes                |  100 |     0 |    115200 |  0.09 |
| F8 Muxes                |   24 |     0 |     57600 |  0.04 |
| F9 Muxes                |    0 |     0 |     28800 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 163   |          Yes |           - |          Set |
| 2631  |          Yes |           - |        Reset |
| 79    |          Yes |         Set |            - |
| 6531  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |       624 |  0.00 |
| URAM           |    0 |     0 |        96 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1728 |  0.17 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    4 |     0 |       360 |  1.11 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   18 |     0 |       544 |  3.31 |
|   BUFGCE             |    8 |     0 |       208 |  3.85 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |   10 |     0 |       144 |  6.94 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    2 |     0 |         8 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    3 |     0 |        20 | 15.00 |
| GTHE4_COMMON    |    1 |     0 |         5 | 20.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 6531 |            Register |
| FDCE          | 2631 |            Register |
| LUT2          | 2521 |                 CLB |
| LUT4          | 1809 |                 CLB |
| LUT5          | 1629 |                 CLB |
| LUT6          | 1405 |                 CLB |
| LUT3          |  754 |                 CLB |
| CARRY8        |  535 |                 CLB |
| LUT1          |  199 |                 CLB |
| FDPE          |  163 |            Register |
| MUXF7         |  100 |                 CLB |
| FDSE          |   79 |            Register |
| MUXF8         |   24 |                 CLB |
| BUFG_GT       |   10 |               Clock |
| BUFG_GT_SYNC  |    8 |               Clock |
| BUFGCE        |    8 |               Clock |
| OBUFT         |    4 |                 I/O |
| GTHE4_CHANNEL |    3 |            Advanced |
| DSP48E2       |    3 |          Arithmetic |
| OSERDESE3     |    2 |                 I/O |
| MMCME4_ADV    |    2 |               Clock |
| INV           |    2 |                 CLB |
| IBUFDS_GTE4   |    2 |                 I/O |
| GTHE4_COMMON  |    1 |            Advanced |
+---------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


