<inh f='llvm/llvm/include/llvm/CodeGen/MachinePassRegistry.h' l='48' c='llvm::MachinePassRegistryNode'/>
<def f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='31' ll='59'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='48' c='_ZNK4llvm17RegisterScheduler7getNextEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='49' c='_ZNK4llvm17RegisterScheduler7getNextEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='52' c='_ZN4llvm17RegisterScheduler7getListEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='53' c='_ZN4llvm17RegisterScheduler7getListEv'/>
<size>48</size>
<smbr r='llvm::RegisterScheduler::Registry' t='MachinePassRegistry&lt;llvm::RegisterScheduler::FunctionPassCtor&gt;'/>
<fun r='_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE'/>
<fun r='_ZN4llvm17RegisterSchedulerD1Ev'/>
<fun r='_ZNK4llvm17RegisterScheduler7getNextEv'/>
<fun r='_ZN4llvm17RegisterScheduler7getListEv'/>
<fun r='_ZN4llvm17RegisterScheduler11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='36'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='39'/>
<size>48</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='69'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='74'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='80'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='86'/>
<size>48</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='42'/>
<size>48</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='195'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='201'/>
<size>48</size>
<smbr r='llvm::RegisterScheduler::Registry' t='MachinePassRegistry&lt;RegisterScheduler::FunctionPassCtor&gt;'/>
