Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,2351
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005084325675852597
power__switching__total,0.0001777306606527418
power__leakage__total,0.0000012110145917176851
power__total,0.0006873742095194757
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2580389308596379
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2582579223574388
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13052218009172442
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.776633668246921
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.130522
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.313389
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2605281619735503
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26091313181822673
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6614113888235399
timing__setup__ws__corner:nom_slow_1p08V_125C,13.406190315102398
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.661411
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.347385
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2587981568965002
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25900801680966523
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3243774785035836
timing__setup__ws__corner:nom_typ_1p20V_25C,14.291236154547047
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324377
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.596252
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2580389308596379
clock__skew__worst_setup,0.2582579223574388
timing__hold__ws,0.13052218009172442
timing__setup__ws,13.406190315102398
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.130522
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.347385
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,713
design__instance__area__stdcell,11470.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.396339
design__instance__utilization__stdcell,0.396339
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,20
design__instance__area__class:inverter,114.307
design__instance__count__class:sequential_cell,82
design__instance__area__class:sequential_cell,4078.77
design__instance__count__class:multi_input_combinational_cell,398
design__instance__area__class:multi_input_combinational_cell,3730.41
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,180
design__instance__area__class:timing_repair_buffer,3055.45
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15177.2
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,400.982
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,147
global_route__vias,4627
global_route__wirelength,26239
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,718
route__net__special,2
route__drc_errors__iter:0,293
route__wirelength__iter:0,16736
route__drc_errors__iter:1,53
route__wirelength__iter:1,16457
route__drc_errors__iter:2,43
route__wirelength__iter:2,16459
route__drc_errors__iter:3,0
route__wirelength__iter:3,16463
route__drc_errors,0
route__wirelength,16463
route__vias,4086
route__vias__singlecut,4086
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,369.55
design__instance__count__class:fill_cell,1638
design__instance__area__class:fill_cell,17470.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19989
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0004017
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000304913
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000097758
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000304913
design_powergrid__voltage__worst,0.000304913
design_powergrid__voltage__worst__net:VPWR,1.1996
design_powergrid__drop__worst,0.0004017
design_powergrid__drop__worst__net:VPWR,0.0004017
design_powergrid__voltage__worst__net:VGND,0.000304913
design_powergrid__drop__worst__net:VGND,0.000304913
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000111000000000000001118029280267052172348485328257083892822265625
ir__drop__worst,0.0004020000000000000135724764760425387066788971424102783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
