0.7
2020.2
Nov  8 2024
22:36:57
C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.srcs/sim_1/new/up_4_tb.v,1751283631,verilog,,,,up_4_tb,,,,,,,,
C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.srcs/sources_1/new/up_4.v,1751283372,verilog,,C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.srcs/sim_1/new/up_4_tb.v,,up_4,,,,,,,,
