# `axis_testbench` â€“ A VHDL testbench for AXI stream modules
This repository contains a testbench for modules with AXIS input and output interfaces.
