{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480978086834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480978086838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 16:48:06 2016 " "Processing started: Mon Dec 05 16:48:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480978086838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480978086838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neural -c neural " "Command: quartus_map --read_settings_files=on --write_settings_files=off neural -c neural" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480978086838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480978087848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ispu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ispu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ispu " "Found entity 1: ispu" {  } { { "ispu.sv" "" { Text "C:/neural_network_fpga/ispu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invsigmoid_fixpt.v 1 1 " "Found 1 design units, including 1 entities, in source file invsigmoid_fixpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 invsigmoid_fixpt " "Found entity 1: invsigmoid_fixpt" {  } { { "invsigmoid_fixpt.v" "" { Text "C:/neural_network_fpga/invsigmoid_fixpt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spu.sv 1 1 " "Found 1 design units, including 1 entities, in source file spu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spu " "Found entity 1: spu" {  } { { "spu.sv" "" { Text "C:/neural_network_fpga/spu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spu_pre.sv 1 1 " "Found 1 design units, including 1 entities, in source file spu_pre.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spu_pre " "Found entity 1: spu_pre" {  } { { "spu_pre.sv" "" { Text "C:/neural_network_fpga/spu_pre.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/neural_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/neural_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc " "Found entity 1: neural_soc" {  } { { "neural_soc/synthesis/neural_soc.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/neural_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "neural_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "neural_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_irq_mapper " "Found entity 1: neural_soc_irq_mapper" {  } { { "neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0 " "Found entity 1: neural_soc_mm_interconnect_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: neural_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "neural_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099943 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: neural_soc_mm_interconnect_0_rsp_mux_001" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_rsp_mux " "Found entity 1: neural_soc_mm_interconnect_0_rsp_mux" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_rsp_demux_006 " "Found entity 1: neural_soc_mm_interconnect_0_rsp_demux_006" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: neural_soc_mm_interconnect_0_rsp_demux_001" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_rsp_demux " "Found entity 1: neural_soc_mm_interconnect_0_rsp_demux" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: neural_soc_mm_interconnect_0_cmd_mux_001" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_cmd_mux " "Found entity 1: neural_soc_mm_interconnect_0_cmd_mux" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: neural_soc_mm_interconnect_0_cmd_demux_001" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_cmd_demux " "Found entity 1: neural_soc_mm_interconnect_0_cmd_demux" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel neural_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel neural_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: neural_soc_mm_interconnect_0_router_003_default_decode" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099963 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_mm_interconnect_0_router_003 " "Found entity 2: neural_soc_mm_interconnect_0_router_003" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel neural_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel neural_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: neural_soc_mm_interconnect_0_router_002_default_decode" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099965 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_mm_interconnect_0_router_002 " "Found entity 2: neural_soc_mm_interconnect_0_router_002" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel neural_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel neural_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: neural_soc_mm_interconnect_0_router_001_default_decode" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099967 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_mm_interconnect_0_router_001 " "Found entity 2: neural_soc_mm_interconnect_0_router_001" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel neural_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel neural_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at neural_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480978099969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_mm_interconnect_0_router_default_decode " "Found entity 1: neural_soc_mm_interconnect_0_router_default_decode" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099970 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_mm_interconnect_0_router " "Found entity 2: neural_soc_mm_interconnect_0_router" {  } { { "neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "neural_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "neural_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "neural_soc/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect " "Found entity 1: neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "neural_soc/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_to_sw_sig " "Found entity 1: neural_soc_to_sw_sig" {  } { { "neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_to_isig_sw_port " "Found entity 1: neural_soc_to_isig_sw_port" {  } { { "neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978099998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978099998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_to_isig_hw_port " "Found entity 1: neural_soc_to_isig_hw_port" {  } { { "neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_to_hw_sig " "Found entity 1: neural_soc_to_hw_sig" {  } { { "neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_sysid_qsys_0 " "Found entity 1: neural_soc_sysid_qsys_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_switch " "Found entity 1: neural_soc_switch" {  } { { "neural_soc/synthesis/submodules/neural_soc_switch.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_sdram_pll_dffpipe_l2c " "Found entity 1: neural_soc_sdram_pll_dffpipe_l2c" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100012 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_sdram_pll_stdsync_sv6 " "Found entity 2: neural_soc_sdram_pll_stdsync_sv6" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100012 ""} { "Info" "ISGN_ENTITY_NAME" "3 neural_soc_sdram_pll_altpll_lqa2 " "Found entity 3: neural_soc_sdram_pll_altpll_lqa2" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100012 ""} { "Info" "ISGN_ENTITY_NAME" "4 neural_soc_sdram_pll " "Found entity 4: neural_soc_sdram_pll" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_sdram_input_efifo_module " "Found entity 1: neural_soc_sdram_input_efifo_module" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100015 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_sdram " "Found entity 2: neural_soc_sdram" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_onchip_memory2_0 " "Found entity 1: neural_soc_onchip_memory2_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios_custom_instr_floating_point_2_0 " "Found entity 1: neural_soc_nios_custom_instr_floating_point_2_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "neural_soc/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_multi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100413 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "neural_soc/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100415 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neural_soc/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (neural_soc) " "Found design unit 1: dspba_library_package (neural_soc)" {  } { { "neural_soc/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "neural_soc/synthesis/submodules/dspba_library.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100419 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "neural_soc/synthesis/submodules/dspba_library.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "neural_soc/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPAddSub/FPAddSub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100426 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "neural_soc/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPAddSub/FPAddSub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "neural_soc/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPDiv/FPDiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100429 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "neural_soc/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPDiv/FPDiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "neural_soc/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPMult/FPMult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100435 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "neural_soc/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPMult/FPMult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "neural_soc/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/IntToFloat/IntToFloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100438 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "neural_soc/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/IntToFloat/IntToFloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "neural_soc/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FloatToInt/FloatToInt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100440 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "neural_soc/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FloatToInt/FloatToInt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file neural_soc/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (neural_soc) " "Found design unit 1: FPSqrt_safe_path (neural_soc)" {  } { { "neural_soc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100443 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "neural_soc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "neural_soc/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100447 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "neural_soc/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "neural_soc/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_combi.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100449 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "neural_soc/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "neural_soc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100451 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "neural_soc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "neural_soc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100454 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "neural_soc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "neural_soc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100456 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "neural_soc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "neural_soc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100457 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "neural_soc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0 " "Found entity 1: neural_soc_nios2_gen2_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: neural_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: neural_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "3 neural_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: neural_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "4 neural_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: neural_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "5 neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "6 neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "7 neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "8 neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "9 neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "10 neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "11 neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "12 neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "13 neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "14 neural_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: neural_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "15 neural_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: neural_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "16 neural_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: neural_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "17 neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "18 neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "19 neural_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: neural_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "20 neural_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: neural_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""} { "Info" "ISGN_ENTITY_NAME" "21 neural_soc_nios2_gen2_0_cpu " "Found entity 21: neural_soc_nios2_gen2_0_cpu" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: neural_soc_nios2_gen2_0_cpu_test_bench" {  } { { "neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_led " "Found entity 1: neural_soc_led" {  } { { "neural_soc/synthesis/submodules/neural_soc_led.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_key " "Found entity 1: neural_soc_key" {  } { { "neural_soc/synthesis/submodules/neural_soc_key.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: neural_soc_jtag_uart_0_sim_scfifo_w" {  } { { "neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100495 ""} { "Info" "ISGN_ENTITY_NAME" "2 neural_soc_jtag_uart_0_scfifo_w " "Found entity 2: neural_soc_jtag_uart_0_scfifo_w" {  } { { "neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100495 ""} { "Info" "ISGN_ENTITY_NAME" "3 neural_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: neural_soc_jtag_uart_0_sim_scfifo_r" {  } { { "neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100495 ""} { "Info" "ISGN_ENTITY_NAME" "4 neural_soc_jtag_uart_0_scfifo_r " "Found entity 4: neural_soc_jtag_uart_0_scfifo_r" {  } { { "neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100495 ""} { "Info" "ISGN_ENTITY_NAME" "5 neural_soc_jtag_uart_0 " "Found entity 5: neural_soc_jtag_uart_0" {  } { { "neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural.sv 1 1 " "Found 1 design units, including 1 entities, in source file neural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neural " "Found entity 1: neural" {  } { { "neural.sv" "" { Text "C:/neural_network_fpga/neural.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid_fixpt.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid_fixpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_fixpt " "Found entity 1: sigmoid_fixpt" {  } { { "sigmoid_fixpt.v" "" { Text "C:/neural_network_fpga/sigmoid_fixpt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spu_post.sv 1 1 " "Found 1 design units, including 1 entities, in source file spu_post.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spu_post " "Found entity 1: spu_post" {  } { { "spu_post.sv" "" { Text "C:/neural_network_fpga/spu_post.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480978100501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480978100501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n neural.sv(34) " "Verilog HDL Implicit Net warning at neural.sv(34): created implicit net for \"reset_n\"" {  } { { "neural.sv" "" { Text "C:/neural_network_fpga/neural.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480978100531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neural_soc_sdram.v(316) " "Verilog HDL or VHDL warning at neural_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480978100556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neural_soc_sdram.v(326) " "Verilog HDL or VHDL warning at neural_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480978100556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neural_soc_sdram.v(336) " "Verilog HDL or VHDL warning at neural_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480978100556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neural_soc_sdram.v(680) " "Verilog HDL or VHDL warning at neural_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "neural_soc/synthesis/submodules/neural_soc_sdram.v" "" { Text "C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480978100560 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk neural.sv(70) " "Verilog HDL error at neural.sv(70): object \"clk\" is not declared" {  } { { "neural.sv" "" { Text "C:/neural_network_fpga/neural.sv" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1480978100592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/neural_network_fpga/output_files/neural.map.smsg " "Generated suppressed messages file C:/neural_network_fpga/output_files/neural.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480978100714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480978102204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 05 16:48:22 2016 " "Processing ended: Mon Dec 05 16:48:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480978102204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480978102204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480978102204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480978102204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480978102844 ""}
