Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/PCC-CS492/JK/jk_test_isim_beh.exe -prj /home/ise/PCC-CS492/JK/jk_test_beh.prj work.jk_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/PCC-CS492/JK/jk_rtl.vhd" into library work
Parsing VHDL file "/home/ise/PCC-CS492/JK/jk_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95312 KB
Fuse CPU Usage: 8330 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity jk_rtl [jk_rtl_default]
Compiling architecture behavior of entity jk_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/ise/PCC-CS492/JK/jk_test_isim_beh.exe
Fuse Memory Usage: 921128 KB
Fuse CPU Usage: 8640 ms
GCC CPU Usage: 4900 ms
