$date
	Wed Nov 13 20:17:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cla_tb $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % C0 $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module u_cla_4_bit $end
$var wire 4 ( A [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 % C0 $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 4 * S_before [3:0] $end
$var wire 4 + S [3:0] $end
$var wire 1 , P_out_bar $end
$var wire 4 - P_bar [3:0] $end
$var wire 1 . G_out_bar $end
$var wire 4 / G_bar [3:0] $end
$var wire 1 0 Cout_before $end
$var wire 1 " Cout $end
$var wire 1 1 C0_after $end
$var wire 4 2 B_after [3:0] $end
$var wire 4 3 A_after [3:0] $end
$scope module ff_A0 $end
$var wire 1 & clk $end
$var wire 1 4 d $end
$var wire 1 ' reset $end
$var reg 1 5 q $end
$upscope $end
$scope module ff_A1 $end
$var wire 1 & clk $end
$var wire 1 6 d $end
$var wire 1 ' reset $end
$var reg 1 7 q $end
$upscope $end
$scope module ff_A2 $end
$var wire 1 & clk $end
$var wire 1 8 d $end
$var wire 1 ' reset $end
$var reg 1 9 q $end
$upscope $end
$scope module ff_A3 $end
$var wire 1 & clk $end
$var wire 1 : d $end
$var wire 1 ' reset $end
$var reg 1 ; q $end
$upscope $end
$scope module ff_B0 $end
$var wire 1 & clk $end
$var wire 1 < d $end
$var wire 1 ' reset $end
$var reg 1 = q $end
$upscope $end
$scope module ff_B1 $end
$var wire 1 & clk $end
$var wire 1 > d $end
$var wire 1 ' reset $end
$var reg 1 ? q $end
$upscope $end
$scope module ff_B2 $end
$var wire 1 & clk $end
$var wire 1 @ d $end
$var wire 1 ' reset $end
$var reg 1 A q $end
$upscope $end
$scope module ff_B3 $end
$var wire 1 & clk $end
$var wire 1 B d $end
$var wire 1 ' reset $end
$var reg 1 C q $end
$upscope $end
$scope module ff_C0 $end
$var wire 1 & clk $end
$var wire 1 % d $end
$var wire 1 ' reset $end
$var reg 1 1 q $end
$upscope $end
$scope module ff_Cout $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 0 d $end
$var reg 1 " q $end
$upscope $end
$scope module ff_S0 $end
$var wire 1 & clk $end
$var wire 1 D d $end
$var wire 1 ' reset $end
$var reg 1 E q $end
$upscope $end
$scope module ff_S1 $end
$var wire 1 & clk $end
$var wire 1 F d $end
$var wire 1 ' reset $end
$var reg 1 G q $end
$upscope $end
$scope module ff_S2 $end
$var wire 1 & clk $end
$var wire 1 H d $end
$var wire 1 ' reset $end
$var reg 1 I q $end
$upscope $end
$scope module ff_S3 $end
$var wire 1 & clk $end
$var wire 1 J d $end
$var wire 1 ' reset $end
$var reg 1 K q $end
$upscope $end
$scope module u_cla_4_bit_logic $end
$var wire 4 L A [3:0] $end
$var wire 4 M B [3:0] $end
$var wire 1 1 C0 $end
$var wire 1 N node36 $end
$var wire 1 O node35 $end
$var wire 1 P node34 $end
$var wire 1 Q node33 $end
$var wire 1 R node32 $end
$var wire 1 S node31 $end
$var wire 1 T node26 $end
$var wire 1 U node25 $end
$var wire 1 V node24 $end
$var wire 1 W node23 $end
$var wire 1 X node22 $end
$var wire 1 Y node21 $end
$var wire 1 Z node16 $end
$var wire 1 [ node15 $end
$var wire 1 \ node14 $end
$var wire 1 ] node13 $end
$var wire 1 ^ node12 $end
$var wire 1 _ node11 $end
$var wire 1 ` node03 $end
$var wire 1 a node02 $end
$var wire 1 b node01 $end
$var wire 4 c S [3:0] $end
$var wire 1 , P_out_bar $end
$var wire 4 d P_bar [3:0] $end
$var wire 1 . G_out_bar $end
$var wire 4 e G_bar [3:0] $end
$var wire 1 0 Cout $end
$var wire 1 f C0_bar $end
$scope module u_and1 $end
$var wire 1 O out $end
$var wire 1 ] b $end
$var wire 1 P a $end
$upscope $end
$scope module u_and2 $end
$var wire 1 U out $end
$var wire 1 ` b $end
$var wire 1 V a $end
$upscope $end
$scope module u_and3 $end
$var wire 1 1 b $end
$var wire 1 [ out $end
$var wire 1 \ a $end
$upscope $end
$scope module u_nand1 $end
$var wire 1 g a $end
$var wire 1 h b $end
$var wire 1 i out $end
$upscope $end
$scope module u_nand10 $end
$var wire 1 0 out $end
$var wire 1 . b $end
$var wire 1 N a $end
$upscope $end
$scope module u_nand2 $end
$var wire 1 j a $end
$var wire 1 k b $end
$var wire 1 l out $end
$upscope $end
$scope module u_nand3 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 o out $end
$upscope $end
$scope module u_nand4 $end
$var wire 1 p a $end
$var wire 1 q b $end
$var wire 1 r out $end
$upscope $end
$scope module u_nand5 $end
$var wire 1 s b $end
$var wire 1 Q out $end
$var wire 1 R a $end
$upscope $end
$scope module u_nand6 $end
$var wire 1 t b $end
$var wire 1 W out $end
$var wire 1 X a $end
$upscope $end
$scope module u_nand7 $end
$var wire 1 u b $end
$var wire 1 ] out $end
$var wire 1 ^ a $end
$upscope $end
$scope module u_nand8 $end
$var wire 1 v b $end
$var wire 1 ` out $end
$var wire 1 a a $end
$upscope $end
$scope module u_nand9 $end
$var wire 1 , out $end
$var wire 1 \ b $end
$var wire 1 P a $end
$upscope $end
$scope module u_nor1 $end
$var wire 1 w a $end
$var wire 1 x b $end
$var wire 1 y out $end
$upscope $end
$scope module u_nor2 $end
$var wire 1 z a $end
$var wire 1 { b $end
$var wire 1 | out $end
$upscope $end
$scope module u_nor3 $end
$var wire 1 } a $end
$var wire 1 ~ b $end
$var wire 1 !" out $end
$upscope $end
$scope module u_nor4 $end
$var wire 1 "" a $end
$var wire 1 #" b $end
$var wire 1 $" out $end
$upscope $end
$scope module u_nor5 $end
$var wire 1 %" a $end
$var wire 1 &" b $end
$var wire 1 P out $end
$upscope $end
$scope module u_nor6 $end
$var wire 1 '" a $end
$var wire 1 (" b $end
$var wire 1 V out $end
$upscope $end
$scope module u_nor7 $end
$var wire 1 )" a $end
$var wire 1 *" b $end
$var wire 1 \ out $end
$upscope $end
$scope module u_nor8 $end
$var wire 1 Q a $end
$var wire 1 O b $end
$var wire 1 . out $end
$upscope $end
$scope module u_not1 $end
$var wire 1 1 in $end
$var wire 1 f out $end
$upscope $end
$scope module u_or1 $end
$var wire 1 +" a $end
$var wire 1 ," b $end
$var wire 1 R out $end
$upscope $end
$scope module u_or2 $end
$var wire 1 -" a $end
$var wire 1 ." b $end
$var wire 1 X out $end
$upscope $end
$scope module u_or3 $end
$var wire 1 /" a $end
$var wire 1 0" b $end
$var wire 1 ^ out $end
$upscope $end
$scope module u_or4 $end
$var wire 1 f a $end
$var wire 1 1" b $end
$var wire 1 a out $end
$upscope $end
$scope module u_or5 $end
$var wire 1 W a $end
$var wire 1 U b $end
$var wire 1 T out $end
$upscope $end
$scope module u_or6 $end
$var wire 1 ] a $end
$var wire 1 [ b $end
$var wire 1 Z out $end
$upscope $end
$scope module u_or7 $end
$var wire 1 f a $end
$var wire 1 , b $end
$var wire 1 N out $end
$upscope $end
$scope module u_xor1 $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 S out $end
$upscope $end
$scope module u_xor2 $end
$var wire 1 4" a $end
$var wire 1 5" b $end
$var wire 1 Y out $end
$upscope $end
$scope module u_xor3 $end
$var wire 1 6" a $end
$var wire 1 7" b $end
$var wire 1 _ out $end
$upscope $end
$scope module u_xor4 $end
$var wire 1 8" a $end
$var wire 1 9" b $end
$var wire 1 b out $end
$upscope $end
$scope module u_xor5 $end
$var wire 1 T a $end
$var wire 1 S b $end
$var wire 1 :" out $end
$upscope $end
$scope module u_xor6 $end
$var wire 1 Z a $end
$var wire 1 Y b $end
$var wire 1 ;" out $end
$upscope $end
$scope module u_xor7 $end
$var wire 1 ` a $end
$var wire 1 _ b $end
$var wire 1 <" out $end
$upscope $end
$scope module u_xor8 $end
$var wire 1 1 a $end
$var wire 1 b b $end
$var wire 1 =" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
11"
10"
1/"
1."
1-"
1,"
1+"
1*"
1)"
1("
1'"
1&"
1%"
1$"
0#"
0""
1!"
0~
0}
1|
0{
0z
1y
0x
0w
1v
1u
1t
1s
1r
0q
0p
1o
0n
0m
1l
0k
0j
1i
0h
0g
1f
b1111 e
b1111 d
b0 c
0b
1a
0`
0_
1^
0]
0\
0[
0Z
0Y
1X
0W
0V
0U
0T
0S
1R
0Q
0P
0O
1N
b0 M
b0 L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
1@
0?
1>
0=
1<
0;
1:
09
18
07
06
05
14
b0 3
b0 2
01
00
b1111 /
1.
b1111 -
1,
b0 +
b0 *
b111 )
b1101 (
1'
0&
1%
b111 $
b1101 #
0"
b0 !
$end
#5000
1&
#10000
0&
0'
#15000
10
1H
1;"
0N
0.
1O
1Z
0,
1]
1[
1U
1Q
1T
1`
1\
1V
1P
1W
0a
0^
0R
0J
0,"
0%"
01"
0*"
0/"
0v
0F
00"
0)"
0("
0."
0'"
0&"
0+"
0t
0:"
0y
0$"
0r
0<"
0!"
b0 -
b0 d
0|
b1010 /
b1010 e
0l
1S
1_
1D
18"
1""
1p
14"
1z
1j
12"
1w
1g
19"
1#"
1q
17"
1~
1n
15"
1{
1k
0f
b101 *
b101 c
1="
15
19
b1101 3
b1101 L
1;
1=
1?
b111 2
b111 M
1A
11
1&
#20000
0&
#25000
1"
1I
b101 !
b101 +
1E
1&
#30000
0&
