0.7
2020.2
Sep  5 2024
15:23:16
C:/Users/User/lab5/averager.sv,1729174885,systemVerilog,,C:/Users/User/lab5/bin_to_bcd.sv,,averager,,uvm,,,,,,
C:/Users/User/lab5/bin_to_bcd.sv,1729174889,systemVerilog,,C:/Users/User/lab5/digit_multiplexor.sv,,bin_to_bcd,,uvm,,,,,,
C:/Users/User/lab5/digit_multiplexor.sv,1729174892,systemVerilog,,C:/Users/User/lab5/mux4_16_bits.sv,,digit_multiplexor,,uvm,,,,,,
C:/Users/User/lab5/lab5.gen/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v,1729175430,verilog,,,,xadc_wiz_1,,uvm,,,,,,
C:/Users/User/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/User/lab5/lab5.srcs/sources_1/new/ADC_Subsystem.sv,1729779463,systemVerilog,,C:/Users/User/lab5/averager.sv,,ADC_Subsystem,,uvm,,,,,,
C:/Users/User/lab5/lab_5_top_level_students.sv,1729185094,systemVerilog,,,,lab_5_top_level_students,,uvm,,,,,,
C:/Users/User/lab5/mux4_16_bits.sv,1729174897,systemVerilog,,C:/Users/User/lab5/seven_segment_decoder.sv,,mux4_16_bits,,uvm,,,,,,
C:/Users/User/lab5/seven_segment_decoder.sv,1729174900,systemVerilog,,C:/Users/User/lab5/seven_segment_digit_selector.sv,,seven_segment_decoder,,uvm,,,,,,
C:/Users/User/lab5/seven_segment_digit_selector.sv,1729174905,systemVerilog,,C:/Users/User/lab5/seven_segment_display_subsystem.sv,,seven_segment_digit_selector,,uvm,,,,,,
C:/Users/User/lab5/seven_segment_display_subsystem.sv,1729174907,systemVerilog,,C:/Users/User/lab5/lab_5_top_level_students.sv,,seven_segment_display_subsystem,,uvm,,,,,,
