Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 28 17:27:53 2018
| Host         : pc-klas2-10.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                49771        0.020        0.000                      0                49771        3.750        0.000                       0                 20100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.067        0.000                      0                49660        0.020        0.000                      0                49660        3.750        0.000                       0                 20100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.690        0.000                      0                  111        0.365        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[784]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 6.484ns (67.302%)  route 3.150ns (32.698%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.666     2.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.611     4.103    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.227    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/O[1]
                         net (fo=2, routed)           0.626     5.965    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_6
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.781 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.015    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.132    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.366    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.483    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.717 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.834    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.951    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.068    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.185 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.185    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.302 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.303    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.888 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.888    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.122    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.239    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.473    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.590    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.707    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.941 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.058 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.058    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.277 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.773    11.049    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X21Y63         LUT4 (Prop_lut4_I2_O)        0.295    11.344 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.140    12.484    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.608 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[784]_i_1/O
                         net (fo=1, routed)           0.000    12.608    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[784]
    SLICE_X17Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[784]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.490    12.682    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X17Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[784]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)        0.032    12.676    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[784]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 6.409ns (66.927%)  route 3.167ns (33.073%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.671     2.979    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/Q
                         net (fo=6, routed)           0.625     4.060    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[256]
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7/O
                         net (fo=1, routed)           0.000     4.184    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.697 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.814    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.931 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.931    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.048 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.165 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.165    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.282 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.282    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.399 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.399    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.516 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.633 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.634    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.868    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.985    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.336    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.575     9.106    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2_n_6
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.944 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.801    10.966    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I4_O)        0.299    11.265 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.166    12.431    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X27Y72         LUT5 (Prop_lut5_I3_O)        0.124    12.555 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1018]_i_1/O
                         net (fo=1, routed)           0.000    12.555    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[1018]
    SLICE_X27Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.475    12.667    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X27Y72         FDRE (Setup_fdre_C_D)        0.029    12.658    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1018]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1014]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 6.409ns (66.948%)  route 3.164ns (33.052%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.671     2.979    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/Q
                         net (fo=6, routed)           0.625     4.060    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[256]
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7/O
                         net (fo=1, routed)           0.000     4.184    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.697 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.814    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.931 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.931    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.048 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.165 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.165    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.282 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.282    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.399 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.399    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.516 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.633 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.634    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.868    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.985    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.336    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.575     9.106    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2_n_6
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.944 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.801    10.966    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I4_O)        0.299    11.265 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.163    12.428    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X27Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.552 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1014]_i_1/O
                         net (fo=1, routed)           0.000    12.552    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[1014]
    SLICE_X27Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1014]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.475    12.667    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X27Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1014]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X27Y72         FDRE (Setup_fdre_C_D)        0.031    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1014]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 6.484ns (67.634%)  route 3.103ns (32.366%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.666     2.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.611     4.103    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.227    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/O[1]
                         net (fo=2, routed)           0.626     5.965    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_6
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.781 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.015    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.132    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.366    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.483    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.717 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.834    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.951    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.068    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.185 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.185    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.302 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.303    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.888 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.888    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.122    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.239    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.473    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.590    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.707    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.941 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.058 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.058    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.277 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.773    11.049    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X21Y63         LUT4 (Prop_lut4_I2_O)        0.295    11.344 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.092    12.437    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    12.561 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[790]_i_1/O
                         net (fo=1, routed)           0.000    12.561    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[790]
    SLICE_X17Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.490    12.682    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X17Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)        0.031    12.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[790]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[884]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 6.484ns (67.692%)  route 3.095ns (32.308%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.666     2.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.611     4.103    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.227    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/O[1]
                         net (fo=2, routed)           0.626     5.965    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_6
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.781 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.015    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.132    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.366    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.483    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.717 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.834    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.951    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.068    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.185 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.185    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.302 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.303    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.888 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.888    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.122    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.239    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.473    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.590    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.707    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.941 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.058 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.058    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.277 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.773    11.049    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X21Y63         LUT4 (Prop_lut4_I2_O)        0.295    11.344 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.084    12.429    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X17Y66         LUT5 (Prop_lut5_I0_O)        0.124    12.553 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[884]_i_1/O
                         net (fo=1, routed)           0.000    12.553    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[884]
    SLICE_X17Y66         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[884]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.483    12.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X17Y66         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[884]/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)        0.032    12.669    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[884]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 6.533ns (67.958%)  route 3.080ns (32.042%))
  Logic Levels:           38  (CARRY4=34 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.671     2.979    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/Q
                         net (fo=6, routed)           0.625     4.060    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[256]
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7/O
                         net (fo=1, routed)           0.000     4.184    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.697 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.814    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.931 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.931    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.048 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.165 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.165    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.282 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.282    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.399 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.399    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.516 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.633 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.634    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.868    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.985    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.336    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.575     9.106    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2_n_6
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.944 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.801    10.966    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I4_O)        0.299    11.265 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         0.772    12.037    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.161 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_2/O
                         net (fo=1, routed)           0.307    12.468    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_2_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    12.592 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_1/O
                         net (fo=1, routed)           0.000    12.592    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1027]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.478    12.670    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X28Y69         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X28Y69         FDRE (Setup_fdre_C_D)        0.081    12.713    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[1027]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[831]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 6.484ns (67.812%)  route 3.078ns (32.188%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.666     2.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X30Y33         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[128]/Q
                         net (fo=6, routed)           0.611     4.103    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[128]
    SLICE_X29Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     4.227    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[644]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[644]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[648]_i_2_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[652]_i_2_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.339 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2/O[1]
                         net (fo=2, routed)           0.626     5.965    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[656]_i_2_n_6
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     6.781 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[657]_i_2_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[661]_i_2_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.015    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[665]_i_2_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.132    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[669]_i_3_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[673]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.366    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[677]_i_3_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.483    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[681]_i_2_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[685]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.717 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.717    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[689]_i_2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.834    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[693]_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.951    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[697]_i_2_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.068    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[701]_i_3_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.185 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.185    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[705]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.302 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.303    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[709]_i_3_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.420 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.420    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[713]_i_2_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.537 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[717]_i_2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.654 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.654    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[721]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.771 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[725]_i_2_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.888 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.888    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[729]_i_2_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.005 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.005    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[733]_i_3_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.122    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[737]_i_2_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.239    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[741]_i_3_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.356    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[745]_i_2_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.473    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[749]_i_2_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.590 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.590    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[753]_i_2_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.707 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.707    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[757]_i_2_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.824 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.824    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[761]_i_2_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.941 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.941    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[765]_i_3_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.058 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.058    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[769]_i_2_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.277 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.773    11.049    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_5_in
    SLICE_X21Y63         LUT4 (Prop_lut4_I2_O)        0.295    11.344 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.067    12.412    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[899]_i_5_n_0
    SLICE_X14Y59         LUT5 (Prop_lut5_I0_O)        0.124    12.536 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[831]_i_1/O
                         net (fo=1, routed)           0.000    12.536    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[831]
    SLICE_X14Y59         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[831]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.489    12.681    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X14Y59         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[831]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X14Y59         FDRE (Setup_fdre_C_D)        0.032    12.675    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[831]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[993]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 6.409ns (67.313%)  route 3.112ns (32.687%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.671     2.979    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/Q
                         net (fo=6, routed)           0.625     4.060    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[256]
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7/O
                         net (fo=1, routed)           0.000     4.184    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.697 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.814    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.931 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.931    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.048 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.165 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.165    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.282 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.282    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.399 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.399    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.516 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.633 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.634    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.868    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.985    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.336    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.575     9.106    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2_n_6
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.944 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.801    10.966    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I4_O)        0.299    11.265 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.111    12.376    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I4_O)        0.124    12.500 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[993]_i_1/O
                         net (fo=1, routed)           0.000    12.500    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[993]
    SLICE_X29Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[993]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.477    12.669    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X29Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[993]/C
                         clock pessimism              0.116    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.029    12.660    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[993]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[975]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.518ns  (logic 6.409ns (67.334%)  route 3.109ns (32.666%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.671     2.979    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/Q
                         net (fo=6, routed)           0.625     4.060    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[256]
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7/O
                         net (fo=1, routed)           0.000     4.184    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.697 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.814    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.931 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.931    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.048 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.165 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.165    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.282 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.282    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.399 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.399    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.516 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.633 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.634    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.868    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.985    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.336    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.575     9.106    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2_n_6
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.944 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.801    10.966    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X25Y68         LUT6 (Prop_lut6_I4_O)        0.299    11.265 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2/O
                         net (fo=128, routed)         1.108    12.373    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1026]_i_2_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I3_O)        0.124    12.497 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[975]_i_1/O
                         net (fo=1, routed)           0.000    12.497    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[975]
    SLICE_X29Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[975]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.477    12.669    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X29Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[975]/C
                         clock pessimism              0.116    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.031    12.662    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[975]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 6.409ns (66.965%)  route 3.162ns (33.035%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.671     2.979    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X21Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[256]/Q
                         net (fo=6, routed)           0.625     4.060    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/adder_result[256]
    SLICE_X20Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7/O
                         net (fo=1, routed)           0.000     4.184    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[773]_i_7_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.697 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[773]_i_2_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.814 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.814    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[777]_i_2_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.931 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.931    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[781]_i_2_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.048 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.048    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[785]_i_2_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.165 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.165    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[789]_i_2_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.282 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.282    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[793]_i_2_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.399 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.399    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[797]_i_2_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.516 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.516    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[801]_i_2_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.633 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.634    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[805]_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.751 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.751    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[809]_i_2_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.868 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.868    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[813]_i_2_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.985    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[817]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.102    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[821]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[825]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.336    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[829]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[833]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[837]_i_2_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[841]_i_2_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[845]_i_2_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[849]_i_2_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[853]_i_2_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[857]_i_2_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[861]_i_2_n_0
    SLICE_X20Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[865]_i_2_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[869]_i_2_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[873]_i_2_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[877]_i_2_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[881]_i_2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[885]_i_2_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[889]_i_2_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[893]_i_2_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.531 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.575     9.106    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[897]_i_2_n_6
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.944 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[898]_i_2_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.166 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.774    10.940    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/p_3_in
    SLICE_X27Y69         LUT6 (Prop_lut6_I5_O)        0.299    11.239 f  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1025]_i_2/O
                         net (fo=128, routed)         1.187    12.426    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[1025]_i_2_n_0
    SLICE_X24Y63         LUT5 (Prop_lut5_I0_O)        0.124    12.550 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a[953]_i_1/O
                         net (fo=1, routed)           0.000    12.550    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_mux[953]
    SLICE_X24Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.480    12.672    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/clk
    SLICE_X24Y63         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X24Y63         FDRE (Setup_fdre_C_D)        0.081    12.715    rsa_project_i/rsa_wrapper_0/inst/exp/mont/adder/a_reg[953]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[908]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[908]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.462%)  route 0.157ns (51.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.554     0.895    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X20Y17         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[908]/Q
                         net (fo=1, routed)           0.157     1.200    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[908]
    SLICE_X22Y16         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.821     1.191    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X22Y16         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[908]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.023     1.180    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[908]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[906]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[906]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.484%)  route 0.157ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.554     0.895    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X20Y17         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[906]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[906]/Q
                         net (fo=1, routed)           0.157     1.200    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[906]
    SLICE_X22Y16         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[906]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.821     1.191    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X22Y16         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[906]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.018     1.175    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[906]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/x_reg[252]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.416%)  route 0.224ns (54.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.557     0.898    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X19Y86         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_project_i/rsa_wrapper_0/inst/x_reg[252]/Q
                         net (fo=1, routed)           0.224     1.262    rsa_project_i/rsa_wrapper_0/inst/exp/mont/Q[252]
    SLICE_X24Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.307 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[252]_i_1__1/O
                         net (fo=1, routed)           0.000     1.307    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_mux__0[252]
    SLICE_X24Y84         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.821     1.191    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X24Y84         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[252]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X24Y84         FDRE (Hold_fdre_C_D)         0.121     1.278    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_input_eof_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.328%)  route 0.227ns (61.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.564     0.905    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X19Y2          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]/Q
                         net (fo=1, routed)           0.227     1.272    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/Q[9]
    SLICE_X23Y2          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_input_eof_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.829     1.199    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_s2mm_aclk
    SLICE_X23Y2          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_input_eof_reg_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y2          FDRE (Hold_fdre_C_D)         0.078     1.243    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_input_eof_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.287%)  route 0.162ns (41.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.561     0.902    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_s2mm_aclk
    SLICE_X23Y2          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[7]/Q
                         net (fo=7, routed)           0.162     1.191    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_ms_bit_value
    SLICE_X21Y1          LUT5 (Prop_lut5_I0_O)        0.098     1.289 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/INFERRED_GEN.data[0][22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.289    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sm_set_error_reg[32]
    SLICE_X21Y1          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.831     1.201    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X21Y1          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][22]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.091     1.258    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/result_reg[271]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.557     0.898    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X21Y12         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_project_i/rsa_wrapper_0/inst/result_reg[271]/Q
                         net (fo=1, routed)           0.218     1.257    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[271]
    SLICE_X24Y11         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.826     1.196    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X24Y11         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[271]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y11         FDRE (Hold_fdre_C_D)         0.063     1.225    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[271]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[880]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/result_reg[880]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.562     0.903    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X17Y99         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[880]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y99         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[880]/Q
                         net (fo=3, routed)           0.228     1.272    rsa_project_i/rsa_wrapper_0/inst/exp_result[880]
    SLICE_X23Y98         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[880]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.828     1.198    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X23Y98         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[880]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y98         FDRE (Hold_fdre_C_D)         0.075     1.239    rsa_project_i/rsa_wrapper_0/inst/result_reg[880]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.308%)  route 0.227ns (61.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.559     0.900    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X23Y8          FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/Q
                         net (fo=1, routed)           0.227     1.268    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/D[38]
    SLICE_X19Y6          FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.831     1.201    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/out
    SLICE_X19Y6          FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y6          FDRE (Hold_fdre_C_D)         0.066     1.233    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/x_reg[702]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[702]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.079%)  route 0.170ns (42.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.591     0.932    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X39Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/x_reg[702]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  rsa_project_i/rsa_wrapper_0/inst/x_reg[702]/Q
                         net (fo=1, routed)           0.170     1.229    rsa_project_i/rsa_wrapper_0/inst/exp/mont/Q[702]
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.327 r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a[702]_i_1__1/O
                         net (fo=1, routed)           0.000     1.327    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_mux__0[702]
    SLICE_X39Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[702]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.859     1.229    rsa_project_i/rsa_wrapper_0/inst/exp/mont/clk
    SLICE_X39Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[702]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.092     1.292    rsa_project_i/rsa_wrapper_0/inst/exp/mont/a_reg[702]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[513]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/result_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.272%)  route 0.227ns (61.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.550     0.891    rsa_project_i/rsa_wrapper_0/inst/exp/clk
    SLICE_X23Y21         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[513]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_project_i/rsa_wrapper_0/inst/exp/a_reg[513]/Q
                         net (fo=3, routed)           0.227     1.259    rsa_project_i/rsa_wrapper_0/inst/exp_result[513]
    SLICE_X18Y23         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.816     1.186    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X18Y23         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/result_reg[513]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.071     1.223    rsa_project_i/rsa_wrapper_0/inst/result_reg[513]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y6    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y7    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[35]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y6    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y9     rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X0Y10    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.668ns (14.589%)  route 3.911ns (85.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.841     7.568    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.552    12.744    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X4Y0           FDPE (Recov_fdpe_C_PRE)     -0.563    12.258    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.668ns (14.589%)  route 3.911ns (85.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.841     7.568    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.552    12.744    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X4Y0           FDPE (Recov_fdpe_C_PRE)     -0.521    12.300    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.668ns (15.053%)  route 3.770ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.700     7.427    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.552    12.744    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X4Y1           FDPE (Recov_fdpe_C_PRE)     -0.563    12.258    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.668ns (15.053%)  route 3.770ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.700     7.427    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.552    12.744    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X4Y1           FDPE (Recov_fdpe_C_PRE)     -0.563    12.258    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.668ns (15.053%)  route 3.770ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.700     7.427    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.552    12.744    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X4Y1           FDPE (Recov_fdpe_C_PRE)     -0.521    12.300    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.668ns (15.053%)  route 3.770ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.700     7.427    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y1           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.552    12.744    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y1           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X4Y1           FDPE (Recov_fdpe_C_PRE)     -0.521    12.300    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.668ns (15.537%)  route 3.631ns (84.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.562     7.288    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y0           FDPE (Recov_fdpe_C_PRE)     -0.563    12.254    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.668ns (15.537%)  route 3.631ns (84.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.562     7.288    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y0           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.548    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y0           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X0Y0           FDPE (Recov_fdpe_C_PRE)     -0.521    12.296    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.668ns (16.358%)  route 3.416ns (83.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.346     7.073    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y3           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.547    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X0Y3           FDPE (Recov_fdpe_C_PRE)     -0.563    12.253    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.668ns (16.358%)  route 3.416ns (83.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.681     2.989    rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X8Y43          FDRE                                         r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=7, routed)           2.070     5.577    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y12          LUT1 (Prop_lut1_I0_O)        0.150     5.727 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=276, routed)         1.346     7.073    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y3           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       1.547    12.740    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y3           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X0Y3           FDPE (Recov_fdpe_C_PRE)     -0.563    12.253    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  5.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.485%)  route 0.191ns (57.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.191     1.256    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y6           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y6           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y6           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.485%)  route 0.191ns (57.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.584     0.925    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y7           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.191     1.256    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y6           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y6           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y6           FDPE (Remov_fdpe_C_PRE)     -0.071     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.372%)  route 0.184ns (56.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.581     0.922    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     1.247    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.872    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.372%)  route 0.184ns (56.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.581     0.922    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     1.247    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.872    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.372%)  route 0.184ns (56.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.581     0.922    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     1.247    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y8           FDCE (Remov_fdce_C_CLR)     -0.067     0.872    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.372%)  route 0.184ns (56.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.581     0.922    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.184     1.247    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y8           FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.850     1.220    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y8           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y8           FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.304%)  route 0.218ns (60.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.218     1.284    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y4           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y4           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.304%)  route 0.218ns (60.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.218     1.284    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y4           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y4           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.304%)  route 0.218ns (60.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.218     1.284    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y4           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y4           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.304%)  route 0.218ns (60.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.585     0.926    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y5           FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.218     1.284    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y4           FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20101, routed)       0.851     1.221    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y4           FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y4           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.393    





