{"vcs1":{"timestamp_begin":1747643588.408747105, "rt":8.31, "ut":8.46, "st":0.54}}
{"vcselab":{"timestamp_begin":1747643596.783863278, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747643597.204545036, "rt":0.41, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747643587.820457260}
{"VCS_COMP_START_TIME": 1747643587.820457260}
{"VCS_COMP_END_TIME": 1747643597.742003349}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486420}}
{"vcselab": {"peak_mem": 183888}}
