
---------- Begin Simulation Statistics ----------
final_tick                               789261764500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98413                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    98730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10349.62                       # Real time elapsed on the host
host_tick_rate                               76259996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018532215                       # Number of instructions simulated
sim_ops                                    1021813813                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.789262                       # Number of seconds simulated
sim_ticks                                789261764500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.135950                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117732858                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           136682603                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7389907                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188606228                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18017219                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18063669                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           46450                       # Number of indirect misses.
system.cpu0.branchPred.lookups              242608231                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1659647                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5179266                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016166                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27878273                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       77304118                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416940                       # Number of instructions committed
system.cpu0.commit.committedOps             893239012                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1423758917                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.627381                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.423819                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1002160483     70.39%     70.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    253983870     17.84%     88.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     53176333      3.73%     91.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     56825368      3.99%     95.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17945462      1.26%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6691139      0.47%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1523278      0.11%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3574711      0.25%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27878273      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1423758917                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341015                       # Number of function calls committed.
system.cpu0.commit.int_insts                863527498                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412975                       # Number of loads committed
system.cpu0.commit.membars                    1641822                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641828      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126860     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232842     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762457     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893239012                       # Class of committed instruction
system.cpu0.commit.refs                     390995327                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416940                       # Number of Instructions Simulated
system.cpu0.committedOps                    893239012                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.737256                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.737256                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            199260426                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2213580                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115162157                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             980676182                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               549733299                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                678832341                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5185552                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9623094                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3646422                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  242608231                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                164833151                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    887346614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3322131                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1005452516                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14792416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156485                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         541914997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         135750077                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.648530                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1436658040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.701427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.930257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               730399210     50.84%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               522905575     36.40%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                95189556      6.63%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69167590      4.81%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13815970      0.96%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2759948      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  750835      0.05%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     472      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668884      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1436658040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      113698407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5264988                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               231380703                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.617316                       # Inst execution rate
system.cpu0.iew.exec_refs                   429993351                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 119557690                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              165700036                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            312783563                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1645838                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1549042                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           121979522                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          970536466                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            310435661                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2736527                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            957059637                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                801845                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1989106                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5185552                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3714798                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        64245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15358053                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17113                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6713                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5587458                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32370588                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11397170                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6713                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       664346                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4600642                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                425310295                       # num instructions consuming a value
system.cpu0.iew.wb_count                    949536888                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840428                       # average fanout of values written-back
system.cpu0.iew.wb_producers                357442648                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.612464                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     949703176                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1165384126                       # number of integer regfile reads
system.cpu0.int_regfile_writes              607355411                       # number of integer regfile writes
system.cpu0.ipc                              0.575620                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.575620                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643322      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            517449214     53.91%     54.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7901614      0.82%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639174      0.17%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           312219329     32.53%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          118943460     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             959796164                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1003214                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001045                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170366     16.98%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                716045     71.38%     88.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               116785     11.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             959156001                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3357316112                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    949536837                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1047839385                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 965605971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                959796164                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4930495                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       77297451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            62636                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2464369                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21353574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1436658040                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.668076                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.863409                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          768048562     53.46%     53.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          448644328     31.23%     84.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          159482270     11.10%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           51637158      3.59%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7789615      0.54%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             472581      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             407043      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              99665      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76818      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1436658040                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.619081                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14230937                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2210326                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           312783563                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          121979522                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1510                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1550356447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28167089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174160122                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569169680                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5069399                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               554557287                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7396348                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7234                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1190578662                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             977294530                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          626943022                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                676908488                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12785821                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5185552                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25712551                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57773338                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1190578618                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4552                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11668232                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4537                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2366404690                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1953988876                       # The number of ROB writes
system.cpu0.timesIdled                       18641106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.369453                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11103804                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13318792                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2884797                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17217323                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            232877                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         553478                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          320601                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20334325                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21278                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995940                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300133                       # Number of branches committed
system.cpu1.commit.bw_lim_events               727334                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29026941                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844559                       # Number of instructions committed
system.cpu1.commit.committedOps              42664405                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    231149278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184575                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.782927                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    211804786     91.63%     91.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9363434      4.05%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3758355      1.63%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3579669      1.55%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1092390      0.47%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       179756      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       546636      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96918      0.04%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       727334      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    231149278                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317269                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178766                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552185                       # Number of loads committed
system.cpu1.commit.membars                    1639376                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639376      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988265     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371828     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664795      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664405                       # Class of committed instruction
system.cpu1.commit.refs                      16036635                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844559                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664405                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.674678                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.674678                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176487012                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               891577                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10039614                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80196862                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15057433                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40444735                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1997082                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               745778                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2054909                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20334325                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11518395                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    219095066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               276182                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90532333                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5771878                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085635                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14060155                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11336681                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.381262                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236041171                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.395433                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.881773                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               178852607     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35933390     15.22%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13728393      5.82%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3875215      1.64%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1268325      0.54%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1108455      0.47%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1245617      0.53%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29116      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236041171                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1413228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2075723                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13369026                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219011                       # Inst execution rate
system.cpu1.iew.exec_refs                    18184300                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5154220                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157163446                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19567802                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1969567                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1845981                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8004746                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71683481                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13030080                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1517657                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52005091                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                829423                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               723464                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1997082                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2399622                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          225433                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14286                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2287                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2246                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8015617                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3520296                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2287                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       660166                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1415557                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25838378                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51012814                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784643                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20273915                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.214832                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51039132                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66830048                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31886666                       # number of integer regfile writes
system.cpu1.ipc                              0.176221                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176221                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639573      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33202875     62.04%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14173955     26.48%     91.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4506187      8.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53522748                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     922645                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017238                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 137501     14.90%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                683636     74.10%     89.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               101504     11.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52805804                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         344073044                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51012802                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100703709                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65726242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53522748                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5957239                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29019075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63760                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3497618                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21241834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236041171                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.226752                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201228397     85.25%     85.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22835956      9.67%     94.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7811059      3.31%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2441154      1.03%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1237905      0.52%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             228248      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             189910      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39444      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29098      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236041171                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.225402                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12369655                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2331266                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19567802                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8004746                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       237454399                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1341052176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162744196                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214727                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3536900                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17307634                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                775768                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7932                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97860642                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77447987                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49217674                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39437343                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9755549                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1997082                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14530600                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22002947                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97860630                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24316                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               858                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8698983                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           859                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   302112315                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148278960                       # The number of ROB writes
system.cpu1.timesIdled                          55510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.766763                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10120328                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11149817                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2258414                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15443905                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            237657                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         346128                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          108471                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17933893                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21883                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819671                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1686121                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10233811                       # Number of branches committed
system.cpu2.commit.bw_lim_events               580229                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21051990                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41662140                       # Number of instructions committed
system.cpu2.commit.committedOps              42482010                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230896466                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183987                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778687                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211774281     91.72%     91.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9125898      3.95%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3683398      1.60%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3605479      1.56%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075261      0.47%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       182070      0.08%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       769297      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       100553      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       580229      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230896466                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318169                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40002778                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491070                       # Number of loads committed
system.cpu2.commit.membars                    1639394                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639394      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24879441     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310741     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652293      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42482010                       # Class of committed instruction
system.cpu2.commit.refs                      15963046                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41662140                       # Number of Instructions Simulated
system.cpu2.committedOps                     42482010                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.663411                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.663411                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184021090                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               574841                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9181758                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              70416161                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12521999                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 33935438                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1687227                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               674167                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2374326                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17933893                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10209624                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219898928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               294172                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      78097100                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4519040                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.076007                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12381631                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10357985                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.330990                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234540080                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.341396                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.800555                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184598550     78.71%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                31216564     13.31%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11961376      5.10%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4014559      1.71%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1495348      0.64%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  672027      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  553389      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      32      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28235      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234540080                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1409757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1761360                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12697949                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215328                       # Inst execution rate
system.cpu2.iew.exec_refs                    18103299                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5129394                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              160140565                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17298240                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1477725                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1505867                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7021705                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63525531                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12973905                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1462011                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50806589                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                894249                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               735942                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1687227                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2506888                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        34711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          223377                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14167                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2261                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1925                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5807170                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2549729                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2261                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       545452                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1215908                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25364361                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49828157                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788614                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20002682                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211181                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49853420                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65033736                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31398322                       # number of integer regfile writes
system.cpu2.ipc                              0.176572                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176572                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639608      3.14%      3.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32035312     61.29%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14114399     27.00%     91.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4479130      8.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52268600                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     909300                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017397                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 133030     14.63%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678463     74.61%     89.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97803     10.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51538276                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         340048225                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49828145                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         84570160                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  59093916                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52268600                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4431615                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21043520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61673                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1971935                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14304945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234540080                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.222856                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646551                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          200620744     85.54%     85.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22155067      9.45%     94.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7668904      3.27%     98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2418376      1.03%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1214342      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             209729      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             184320      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40120      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28478      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234540080                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.221524                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10140862                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1870813                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17298240                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7021705                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu2.numCycles                       235949837                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1342556750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              168235392                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27111694                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5034670                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14640593                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                613063                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6689                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             86435240                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              67790975                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           43159061                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33247921                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10395613                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1687227                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16698612                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16047367                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        86435228                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30335                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10760753                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           840                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   293849288                       # The number of ROB reads
system.cpu2.rob.rob_writes                  130716224                       # The number of ROB writes
system.cpu2.timesIdled                          53953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.869906                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10818777                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11284852                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2552107                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16864714                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            209717                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         370417                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          160700                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19495104                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19482                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819633                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1904527                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10576787                       # Number of branches committed
system.cpu3.commit.bw_lim_events               602840                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23937563                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42608576                       # Number of instructions committed
system.cpu3.commit.committedOps              43428386                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234026097                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185571                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775838                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214230567     91.54%     91.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9503799      4.06%     95.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3855876      1.65%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3765184      1.61%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1132236      0.48%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       177753      0.08%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       628040      0.27%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       129802      0.06%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       602840      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234026097                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292226                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40889155                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836940                       # Number of loads committed
system.cpu3.commit.membars                    1639319                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639319      3.77%      3.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25394808     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656573     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737545      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43428386                       # Class of committed instruction
system.cpu3.commit.refs                      16394130                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42608576                       # Number of Instructions Simulated
system.cpu3.committedOps                     43428386                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.616337                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.616337                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            182174914                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               649737                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9783232                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75782624                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13445874                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 38665863                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1905646                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               733465                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2010602                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19495104                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10481527                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222918842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               284018                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      84659633                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5106452                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.081466                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12730830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11028494                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.353774                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238202899                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.364949                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.835007                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184432539     77.43%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33326841     13.99%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13528964      5.68%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3832866      1.61%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1312681      0.55%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  869910      0.37%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  872196      0.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      34      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26868      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238202899                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1101244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1991309                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13272098                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219190                       # Inst execution rate
system.cpu3.iew.exec_refs                    18744710                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5245617                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160240915                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18402064                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1645568                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1635096                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7434897                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67355839                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13499093                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1587372                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52452984                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                768610                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               985276                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1905646                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2510907                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        39348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          240576                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16507                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2240                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1921                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6565124                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2877707                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2240                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       715583                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1275726                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25546703                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51369183                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791447                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20218854                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214661                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51398342                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67219016                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32232889                       # number of integer regfile writes
system.cpu3.ipc                              0.178052                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178052                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639537      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33126177     61.30%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14664504     27.14%     91.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4609992      8.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54040356                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     913855                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016911                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 130766     14.31%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686311     75.10%     89.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96774     10.59%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53314658                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         347264940                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51369171                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91284385                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62421849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54040356                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4933990                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23927452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            67502                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2474402                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16453301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238202899                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.226867                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648476                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202970601     85.21%     85.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23041656      9.67%     94.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8079865      3.39%     98.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2398989      1.01%     99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1259646      0.53%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             206359      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176671      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              41298      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27814      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238202899                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.225823                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10829802                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2066672                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18402064                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7434897                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       239304143                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1339202516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167210203                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27617507                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4076384                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15809542                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                830245                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7530                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92215423                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72491048                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46138496                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 37691700                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10395095                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1905646                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15554779                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18520989                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92215411                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31029                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               968                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8372718                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           966                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   300787932                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138912326                       # The number of ROB writes
system.cpu3.timesIdled                          42930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4123499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8167981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       705598                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90003                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     41829394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3666781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84084916                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3756784                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1243616                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2989463                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1054895                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              942                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            601                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2878359                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2878320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1243616                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12289916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12289916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    455129536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               455129536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1427                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4123622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4123622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4123622                       # Request fanout histogram
system.membus.respLayer1.occupancy        22249440250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21295848513                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                281                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4758424996.453900                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28284246429.119030                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          137     97.16%     97.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.87% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            2      1.42%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 237778330000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118323840000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 670937924500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10133017                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10133017                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10133017                       # number of overall hits
system.cpu2.icache.overall_hits::total       10133017                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76607                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76607                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76607                       # number of overall misses
system.cpu2.icache.overall_misses::total        76607                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1896073500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1896073500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1896073500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1896073500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10209624                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10209624                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10209624                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10209624                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007503                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007503                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007503                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007503                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24750.655945                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24750.655945                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24750.655945                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24750.655945                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    88.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        67160                       # number of writebacks
system.cpu2.icache.writebacks::total            67160                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9415                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9415                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9415                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9415                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        67192                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        67192                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        67192                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        67192                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1605550000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1605550000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1605550000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1605550000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006581                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006581                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006581                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006581                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 23894.957733                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23894.957733                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 23894.957733                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23894.957733                       # average overall mshr miss latency
system.cpu2.icache.replacements                 67160                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10133017                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10133017                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76607                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76607                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1896073500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1896073500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10209624                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10209624                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007503                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007503                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24750.655945                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24750.655945                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9415                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9415                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        67192                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        67192                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1605550000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1605550000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 23894.957733                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23894.957733                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.985687                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10137113                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            67160                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           150.939741                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349006000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.985687                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999553                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20486440                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20486440                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13719107                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13719107                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13719107                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13719107                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2515158                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2515158                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2515158                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2515158                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 327649652066                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 327649652066                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 327649652066                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 327649652066                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16234265                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16234265                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16234265                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16234265                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.154929                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.154929                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.154929                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.154929                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 130270.007716                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130270.007716                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 130270.007716                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130270.007716                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2339633                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       257288                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            34746                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3429                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    67.335319                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.032954                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986467                       # number of writebacks
system.cpu2.dcache.writebacks::total           986467                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1936228                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1936228                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1936228                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1936228                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578930                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578930                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578930                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578930                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69563862796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69563862796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69563862796                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69563862796                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035661                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035661                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035661                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035661                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120159.367792                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120159.367792                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120159.367792                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120159.367792                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986467                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11110425                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11110425                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1471936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1471936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 151661027500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 151661027500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12582361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12582361                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.116984                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.116984                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103035.069120                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103035.069120                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1192091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1192091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279845                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30831859000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30831859000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022241                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110174.771749                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110174.771749                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2608682                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2608682                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1043222                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1043222                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 175988624566                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 175988624566                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651904                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651904                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.285665                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.285665                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 168697.194428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 168697.194428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       744137                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       744137                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299085                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299085                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38732003796                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38732003796                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081898                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081898                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129501.659381                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129501.659381                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5595000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5595000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.368807                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.368807                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27835.820896                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27835.820896                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          125                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.139450                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.139450                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5697.368421                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5697.368421                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       913500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       913500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461326                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461326                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5470.059880                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5470.059880                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       782500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       782500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.439227                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.439227                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4921.383648                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4921.383648                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       462000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       462000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       434000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       434000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400252                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400252                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419419                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419419                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44813400000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44813400000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819671                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819671                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511692                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511692                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106846.375581                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106846.375581                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419419                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419419                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44393981000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44393981000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511692                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511692                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105846.375581                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105846.375581                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.246234                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15117335                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998176                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.144959                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349017500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.246234                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.882695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.882695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35107891                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35107891                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5577117241.666667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30609929937.003117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            2      1.67%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 237778228500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120007695500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 669254069000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10419088                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10419088                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10419088                       # number of overall hits
system.cpu3.icache.overall_hits::total       10419088                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62439                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62439                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62439                       # number of overall misses
system.cpu3.icache.overall_misses::total        62439                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1479709500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1479709500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1479709500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1479709500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10481527                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10481527                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10481527                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10481527                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005957                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005957                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005957                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005957                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23698.481718                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23698.481718                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23698.481718                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23698.481718                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54445                       # number of writebacks
system.cpu3.icache.writebacks::total            54445                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7962                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7962                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7962                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7962                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54477                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54477                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54477                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54477                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1266657000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1266657000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1266657000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1266657000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005197                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005197                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005197                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005197                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23251.225288                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23251.225288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23251.225288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23251.225288                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54445                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10419088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10419088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62439                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62439                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1479709500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1479709500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10481527                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10481527                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23698.481718                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23698.481718                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7962                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7962                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54477                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54477                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1266657000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1266657000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23251.225288                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23251.225288                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.985529                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10400802                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54445                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           191.033189                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355698000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.985529                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999548                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999548                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21017531                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21017531                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14221361                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14221361                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14221361                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14221361                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2573872                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2573872                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2573872                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2573872                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 329492712246                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 329492712246                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 329492712246                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 329492712246                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16795233                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16795233                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16795233                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16795233                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.153250                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.153250                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.153250                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.153250                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128014.412623                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128014.412623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128014.412623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128014.412623                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2520350                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       314643                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            38007                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4474                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    66.312784                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.327000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       997007                       # number of writebacks
system.cpu3.dcache.writebacks::total           997007                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1987424                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1987424                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1987424                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1987424                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586448                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586448                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586448                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586448                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69971866141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69971866141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69971866141                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69971866141                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034918                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034918                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034918                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034918                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119314.698219                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119314.698219                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119314.698219                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119314.698219                       # average overall mshr miss latency
system.cpu3.dcache.replacements                997007                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11540393                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11540393                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1517701                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1517701                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 153669485000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 153669485000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13058094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13058094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116227                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116227                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101251.488271                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101251.488271                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1234535                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1234535                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283166                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283166                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30944294500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30944294500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021685                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021685                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109279.696362                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109279.696362                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2680968                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2680968                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1056171                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1056171                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 175823227246                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 175823227246                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737139                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737139                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.282615                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.282615                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 166472.311061                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166472.311061                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       752889                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       752889                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303282                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303282                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39027571641                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39027571641                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081154                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081154                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128684.101401                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128684.101401                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          359                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          359                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5113000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5113000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.364602                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.364602                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24820.388350                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24820.388350                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          135                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       541500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       541500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.125664                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.125664                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7626.760563                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7626.760563                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1310500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1310500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472585                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472585                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7240.331492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7240.331492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1150500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1150500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.454308                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.454308                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6612.068966                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6612.068966                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       226500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       226500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       212500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       212500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396860                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396860                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422773                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422773                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45084818000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45084818000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819633                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819633                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515808                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515808                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106640.722090                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106640.722090                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422773                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422773                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44662045000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44662045000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515808                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515808                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105640.722090                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105640.722090                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.083167                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15627779                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1009024                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.488015                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355709500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.083167                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.908849                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.908849                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36240681                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36240681                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1280322727.272727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3198689123.734037                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        53500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10803970500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   775178214500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14083550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142616769                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142616769                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142616769                       # number of overall hits
system.cpu0.icache.overall_hits::total      142616769                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     22216382                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      22216382                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     22216382                       # number of overall misses
system.cpu0.icache.overall_misses::total     22216382                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 287960556997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 287960556997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 287960556997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 287960556997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    164833151                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    164833151                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    164833151                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    164833151                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134781                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134781                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134781                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134781                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12961.631511                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12961.631511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12961.631511                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12961.631511                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2119                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.635135                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20592664                       # number of writebacks
system.cpu0.icache.writebacks::total         20592664                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1623685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1623685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1623685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1623685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20592697                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20592697                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20592697                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20592697                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 252594181497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 252594181497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 252594181497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 252594181497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124931                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124931                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124931                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124931                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12266.202018                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12266.202018                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12266.202018                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12266.202018                       # average overall mshr miss latency
system.cpu0.icache.replacements              20592664                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142616769                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142616769                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     22216382                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     22216382                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 287960556997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 287960556997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    164833151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    164833151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134781                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134781                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12961.631511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12961.631511                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1623685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1623685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20592697                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20592697                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 252594181497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 252594181497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124931                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124931                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12266.202018                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12266.202018                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          163207997                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20592664                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.925541                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        350258998                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       350258998                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    375803406                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       375803406                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    375803406                       # number of overall hits
system.cpu0.dcache.overall_hits::total      375803406                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23172784                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23172784                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23172784                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23172784                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 702588974182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 702588974182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 702588974182                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 702588974182                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    398976190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    398976190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    398976190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    398976190                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058081                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058081                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058081                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058081                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30319.575506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30319.575506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30319.575506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30319.575506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4023761                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       139594                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            66827                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1751                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.211606                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.722444                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18263348                       # number of writebacks
system.cpu0.dcache.writebacks::total         18263348                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5316924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5316924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5316924                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5316924                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17855860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17855860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17855860                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17855860                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 334956680238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 334956680238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 334956680238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 334956680238                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044754                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044754                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044754                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044754                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18758.921734                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18758.921734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18758.921734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18758.921734                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18263348                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    271384050                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      271384050                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17832610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17832610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 435301056000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 435301056000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    289216660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    289216660                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24410.395113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24410.395113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2953970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2953970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14878640                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14878640                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252684590500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252684590500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16983.043511                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16983.043511                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104419356                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104419356                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5340174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5340174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 267287918182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 267287918182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048653                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048653                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50052.286345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50052.286345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2362954                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2362954                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2977220                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2977220                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82272089738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82272089738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27633.863046                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27633.863046                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1292                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1292                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10766000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10766000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.425280                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.425280                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8332.817337                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8332.817337                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1264                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1264                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1223500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1223500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009217                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009217                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43696.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43696.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2664                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2664                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2300500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2300500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8186.832740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8186.832740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2026500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2026500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094058                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094058                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7315.884477                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7315.884477                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402644                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402644                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417231                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417231                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45221848500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45221848500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508896                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508896                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108385.638891                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108385.638891                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417231                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417231                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44804617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44804617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508896                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508896                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107385.638891                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107385.638891                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.942732                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          394483970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18272804                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.588584                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.942732                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998210                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998210                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        817876932                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       817876932                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20548993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16991654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               62902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               58869                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59589                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37890629                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20548993                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16991654                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59785                       # number of overall hits
system.l2.overall_hits::.cpu1.data              62902                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              58869                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60679                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48158                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59589                       # number of overall hits
system.l2.overall_hits::total                37890629                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1271414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              8323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6319                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937769                       # number of demand (read+write) misses
system.l2.demand_misses::total                4129043                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43704                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1271414                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7924                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927780                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             8323                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925810                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6319                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937769                       # number of overall misses
system.l2.overall_misses::total               4129043                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3829426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141125327997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    794202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110964155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    824381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111360751998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    632043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112070231997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     481600520492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3829426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141125327997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    794202500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110964155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    824381000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111360751998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    632043500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112070231997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    481600520492                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20592697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18263068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990682                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           67192                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42019672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20592697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18263068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990682                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          67192                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42019672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.117030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.936506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.123869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.938490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.115994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.940253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098265                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.117030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.936506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.123869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.938490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.115994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.940253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098265                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87621.876716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110998.721107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100227.473498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119601.796762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99048.540190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120284.671799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100022.709289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119507.290172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116637.322617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87621.876716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110998.721107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100227.473498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119601.796762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99048.540190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120284.671799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100022.709289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119507.290172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116637.322617                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2989463                       # number of writebacks
system.l2.writebacks::total                   2989463                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            693                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            621                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            820                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            837                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            952                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           693                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           621                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           820                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           837                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           952                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7105                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1270793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       937100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4121938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1270793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       937100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4121938                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3345095500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128372534498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    633908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101633572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    653507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102050635998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    505089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102648747497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 439843089993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3345095500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128372534498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    633908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101633572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    653507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102050635998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    505089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102648747497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 439843089993                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.098923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.935679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.104715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.937641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.098519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.939582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.098923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.935679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.104715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.937641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.098519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.939582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098095                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77773.023180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101017.659444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94641.385488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109641.809787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92880.542922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110328.232281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94110.117384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109538.733857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106707.837428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77773.023180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101017.659444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94641.385488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109641.809787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92880.542922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110328.232281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94110.117384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109538.733857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106707.837428                       # average overall mshr miss latency
system.l2.replacements                        7799776                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5829869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5829869                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5829869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5829869                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     35880928                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         35880928                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     35880928                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     35880928                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.085106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.083333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.162791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.438596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20188.235294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        17160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1706000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        81500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        86000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       141000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2014500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.085106                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.162791                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.438596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20070.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20145                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.310811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.205882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.347826                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.457143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.325301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       472500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       325000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1098500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.310811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.205882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.347826                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.457143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.325301                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20543.478261                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20342.592593                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2582796                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2657783                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         823216                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2878321                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94003060497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81153315500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81500228998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82082403497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338739008492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3406012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5536104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.241695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.964856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114190.030924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118864.158391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119450.308808                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118947.765515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117686.320772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       823216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2878321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85770920497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74325915500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74677288998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75181693497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 309955818492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.241695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.964856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104190.055219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108864.158391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109450.308808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108947.765515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107686.327721                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20548993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         58869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20715805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7924                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         8323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3829426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    794202500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    824381000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    632043500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6080053500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20592697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        67192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20782075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002122                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.117030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.123869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.115994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87621.876716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100227.473498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99048.540190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100022.709289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91746.695337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          693                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1287                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          952                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7036                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3345095500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    633908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    653507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    505089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5137600000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.098923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.104715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.098519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77773.023180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94641.385488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92880.542922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94110.117384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82715.095312                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14408858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        35827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        34884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14517041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       448198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1184452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47122267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29810839500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29860523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29987828500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136781458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14857056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15701493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.867361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.871745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.876553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105137.165940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121657.033546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122622.427274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121066.090562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115480.794916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       447577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247029                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1181505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42601614001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27307656500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27373347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27467054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124749671501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.864459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.868749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.874185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95182.759617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111815.807469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112796.521331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111189.593125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105585.394477                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             104                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.971963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       643000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       492000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       722499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       195000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2052499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.971963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19484.848485                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19680                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20069.416667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19735.567308                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999882                       # Cycle average of tags in use
system.l2.tags.total_refs                    83723597                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7799779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.734099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.932063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.273224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.506369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.049614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.306747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.051785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.294889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.041441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.543748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.367287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.020233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 677647611                       # Number of tag accesses
system.l2.tags.data_accesses                677647611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2752640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81330752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        428672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59325440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        450304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59198272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        343488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59974400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          263803968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2752640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       428672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       450304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       343488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3975104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191325632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191325632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1270793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         937100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4121937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2989463                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2989463                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3487614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103046614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           543130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         75165734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           570538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75004611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           435202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         75987971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334241414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3487614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       543130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       570538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       435202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5036484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242410871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242410871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242410871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3487614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103046614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          543130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        75165734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          570538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75004611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          435202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        75987971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            576652285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2981621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1257526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    920447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003765607750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8544076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2807961                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4121937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2989463                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4121937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2989463                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  28173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7842                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            360599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            251703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           295124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           287444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           182728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           219982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162695                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190826743500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20468820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            267584818500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46614.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65364.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1399718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597758                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4121937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2989463                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1172873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1110868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  853859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4077888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.043379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.242525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.994019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3062386     75.10%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       750603     18.41%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102906      2.52%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39884      0.98%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21763      0.53%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14128      0.35%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11127      0.27%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9177      0.23%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65914      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4077888                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.169541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.787907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.240562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184656    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.576157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172349     93.33%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              807      0.44%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8984      4.87%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1950      1.06%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              420      0.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              111      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              262000896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1803072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190822528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               263803968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191325632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       331.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  789261648500                       # Total gap between requests
system.mem_ctrls.avgGap                     110985.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2752576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80481664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       428672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59052864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       450304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58908608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       343488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59582720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190822528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3487532.430693340953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 101970813.258622005582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 543130.326694040676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74820378.556422516704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 570538.217172181350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74637605.227612674236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 435201.621882191161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 75491709.696270227432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241773435.104748457670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1270793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       937100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2989463                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1561929500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75445543500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    350612000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62823065000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    355836500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63324272250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    278030500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63445529250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19085411840500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36315.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59368.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52345.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67773.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50573.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68460.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51803.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67704.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6384227.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14682910200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7804148055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14140320180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7754503140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62303598240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     162025487940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     166634001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       435344969355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.585024                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 431252260500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26355160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 331654344000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14433224400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7671436905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15089154780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7809459300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62303598240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     290332009710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58586404320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       456225287655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.040529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 149226800250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26355160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 613679804250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5448721711.382113                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30235978971.442204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      1.63%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 237778290500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119068994000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 670192770500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11442343                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11442343                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11442343                       # number of overall hits
system.cpu1.icache.overall_hits::total       11442343                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        76052                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         76052                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        76052                       # number of overall misses
system.cpu1.icache.overall_misses::total        76052                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1849641499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1849641499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1849641499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1849641499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11518395                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11518395                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11518395                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11518395                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006603                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006603                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006603                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006603                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24320.747633                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24320.747633                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24320.747633                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24320.747633                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67677                       # number of writebacks
system.cpu1.icache.writebacks::total            67677                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8343                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8343                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8343                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8343                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67709                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67709                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67709                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67709                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1587101499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1587101499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1587101499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1587101499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005878                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005878                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005878                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005878                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23440.037499                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23440.037499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23440.037499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23440.037499                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67677                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11442343                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11442343                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        76052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        76052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1849641499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1849641499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11518395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11518395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006603                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006603                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24320.747633                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24320.747633                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8343                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8343                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67709                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67709                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1587101499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1587101499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005878                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005878                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23440.037499                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23440.037499                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.985962                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11475555                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67677                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.563589                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341870000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.985962                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999561                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999561                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23104499                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23104499                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13749690                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13749690                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13749690                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13749690                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2540805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2540805                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2540805                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2540805                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 320957785632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 320957785632                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 320957785632                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 320957785632                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16290495                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16290495                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16290495                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16290495                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155969                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155969                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155969                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155969                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126321.298026                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126321.298026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126321.298026                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126321.298026                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2423802                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       197175                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36999                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2545                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.509933                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.475442                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990649                       # number of writebacks
system.cpu1.dcache.writebacks::total           990649                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1957296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1957296                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1957296                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1957296                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583509                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583509                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583509                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583509                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69059992462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69059992462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69059992462                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69059992462                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035819                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035819                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035819                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035819                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118352.917371                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118352.917371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118352.917371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118352.917371                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990649                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11135165                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11135165                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1490928                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1490928                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152674188000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152674188000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12626093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12626093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118083                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102402.120022                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102402.120022                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1207874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1207874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30808764500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30808764500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022418                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108844.123383                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108844.123383                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2614525                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2614525                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1049877                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1049877                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 168283597632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 168283597632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286507                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286507                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160288.869679                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160288.869679                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       749422                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       749422                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300455                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300455                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38251227962                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38251227962                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081993                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081993                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127311.004849                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127311.004849                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6008000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6008000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.426443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.426443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26235.807860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26235.807860                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       644000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       644000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.162011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.162011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7402.298851                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7402.298851                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1075500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1075500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          356                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452247                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452247                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6680.124224                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6680.124224                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       927500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       927500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.446629                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.446629                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5833.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       185500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       185500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401434                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401434                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44949461000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44949461000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510233                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510233                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107480.855266                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107480.855266                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44531252000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44531252000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510233                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510233                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106480.855266                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106480.855266                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.447883                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15153035                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001531                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.129871                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341881500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.447883                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35223622                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35223622                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 789261764500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36485968                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8819332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36189520                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4810313                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1070                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           713                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1783                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5577598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5577596                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20782075                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15703895                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     61778057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54800001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       203095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2983403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       201544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2971652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       163399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3003922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126105073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2635863040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2337689920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8664704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126804800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8598528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6971008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127639040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5378499712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7845117                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194138560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49865299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.097680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45593036     91.43%     91.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3947902      7.92%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 102307      0.21%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 169881      0.34%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  52173      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49865299                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84061872449                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498841114                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         101575172                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514939571                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82287137                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27425056747                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       30948250229                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1503890637                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         102298783                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               831052342000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 928662                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   931674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1182.79                       # Real time elapsed on the host
host_tick_rate                               35332297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098408683                       # Number of instructions simulated
sim_ops                                    1101971954                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041791                       # Number of seconds simulated
sim_ticks                                 41790577500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.765437                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4063022                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4242681                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           491569                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7877970                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32599                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49833                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17234                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8275527                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10668                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3598                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           424021                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4443683                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1494135                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         126360                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9637867                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20550234                       # Number of instructions committed
system.cpu0.commit.committedOps              20608754                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     60318095                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.341668                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385385                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     54070396     89.64%     89.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3178679      5.27%     94.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       720960      1.20%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       240229      0.40%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       246458      0.41%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        84809      0.14%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        72492      0.12%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       209937      0.35%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1494135      2.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     60318095                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67435                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20373042                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4702032                       # Number of loads committed
system.cpu0.commit.membars                      88011                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        88674      0.43%      0.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15048350     73.02%     73.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6849      0.03%     73.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4705070     22.83%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        754780      3.66%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20608754                       # Class of committed instruction
system.cpu0.commit.refs                       5460712                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20550234                       # Number of Instructions Simulated
system.cpu0.committedOps                     20608754                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.542595                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.542595                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             41073599                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                69204                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3419754                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32538206                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4738720                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14808621                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                426689                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               188183                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               820484                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8275527                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1948383                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     56501120                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                43862                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          904                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37404225                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 988478                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113673                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4871641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4095621                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.513786                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          61868113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.609927                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37084609     59.94%     59.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14471399     23.39%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8591238     13.89%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1345253      2.17%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  102288      0.17%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  101465      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  113344      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   19288      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   39229      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            61868113                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2725                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       10933038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              447215                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5591107                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.386796                       # Inst execution rate
system.cpu0.iew.exec_refs                     9491211                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    978053                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19728666                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7114103                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             62629                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           233384                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1071525                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30190862                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8513158                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           330725                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28159216                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                203475                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6826363                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                426689                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7185411                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       461328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9187                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2412071                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       312845                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       270682                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        176533                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19870192                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25213556                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795940                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15815487                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.346335                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25294310                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36279634                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18715500                       # number of integer regfile writes
system.cpu0.ipc                              0.282279                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.282279                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            91195      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18720962     65.71%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7176      0.03%     66.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1909      0.01%     66.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     66.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1340      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8667723     30.42%     96.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             997769      3.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            579      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28489941                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3255                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6482                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3188                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3301                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     656654                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023049                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 275190     41.91%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     33      0.01%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     41.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     41.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                371492     56.57%     98.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9880      1.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               32      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29052145                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         119643961                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25210368                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39769818                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30004262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28489941                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             186600                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9582110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           145794                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         60240                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6213249                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     61868113                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.460495                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.094730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47571983     76.89%     76.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7739753     12.51%     89.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3028958      4.90%     94.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1453050      2.35%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1040839      1.68%     98.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             396671      0.64%     98.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             314487      0.51%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             279487      0.45%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42885      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       61868113                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.391339                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           106113                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4569                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7114103                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1071525                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5961                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        72801151                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10780012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30618614                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15388119                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                991019                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5467197                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4778557                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               180956                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41305450                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31375118                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23465697                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14616778                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                179776                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                426689                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6232795                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8077582                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2767                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41302683                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4506040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             59775                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3892758                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         59773                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    89041643                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62044888                       # The number of ROB writes
system.cpu0.timesIdled                         112746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2519                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.098017                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4229084                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4311080                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           519868                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8117996                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11501                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15713                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4212                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8443559                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1835                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3298                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           446432                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4309471                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1460959                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         155344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10103120                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19736077                       # Number of instructions committed
system.cpu1.commit.committedOps              19810889                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     60404649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.327970                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.362740                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54412316     90.08%     90.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3062068      5.07%     95.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       700230      1.16%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       211890      0.35%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       223440      0.37%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        68532      0.11%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        67899      0.11%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       197315      0.33%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1460959      2.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     60404649                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18795                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19558968                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4647306                       # Number of loads committed
system.cpu1.commit.membars                     112240                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       112240      0.57%      0.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14532360     73.36%     73.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            216      0.00%     73.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4650604     23.47%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        515065      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19810889                       # Class of committed instruction
system.cpu1.commit.refs                       5165669                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19736077                       # Number of Instructions Simulated
system.cpu1.committedOps                     19810889                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.255261                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.255261                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42995588                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                74132                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3523288                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32443489                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2942125                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14796031                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                448036                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               207102                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               834836                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8443559                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2028156                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58583881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26769                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37681375                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1042944                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.131425                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2911177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4240585                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.586516                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          62016616                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.613703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.894612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                37000451     59.66%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14545525     23.45%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8767425     14.14%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1376375      2.22%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   66235      0.11%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88183      0.14%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  106766      0.17%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21422      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   44234      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            62016616                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2229470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              471327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5527335                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.431168                       # Inst execution rate
system.cpu1.iew.exec_refs                     9338904                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    711726                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18927038                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7212465                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             71905                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           271057                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              829853                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29853754                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8627178                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           336296                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27700826                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                194557                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7783662                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                448036                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8125416                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       462404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             856                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2565159                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       311490                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            78                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272997                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        198330                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19743786                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24655591                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800328                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15801512                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.383768                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24750677                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35624789                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18459661                       # number of integer regfile writes
system.cpu1.ipc                              0.307195                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.307195                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           113758      0.41%      0.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18402215     65.64%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 291      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8785108     31.33%     97.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             735346      2.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              28037122                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     638674                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022780                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 266222     41.68%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     41.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                370412     58.00%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2040      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28562038                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         118880499                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24655591                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39896689                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29625379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 28037122                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             228375                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10042865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           150965                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         73031                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6529030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     62016616                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.452090                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.080949                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47893880     77.23%     77.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7604024     12.26%     89.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3066921      4.95%     94.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1454544      2.35%     96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1009060      1.63%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             379926      0.61%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             299654      0.48%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             267026      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41581      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       62016616                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.436402                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           116922                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            5381                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7212465                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             829853                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu1.numCycles                        64246086                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19246058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30707744                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14922510                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                964030                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3707233                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5535562                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               178988                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             41061527                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31166653                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23429326                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14585672                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 84127                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                448036                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6855880                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8506816                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        41061527                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5712051                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70759                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3971100                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70734                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    88847273                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61441566                       # The number of ROB writes
system.cpu1.timesIdled                          24848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.927285                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4521522                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4570551                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           549389                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8438476                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11839                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16205                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4366                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8757471                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1901                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3307                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           473916                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4397963                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1448737                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         164968                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10554507                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            20087475                       # Number of instructions committed
system.cpu2.commit.committedOps              20167004                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63136905                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.319417                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.333304                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     56831829     90.01%     90.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3287603      5.21%     95.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       769706      1.22%     96.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       247746      0.39%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       215912      0.34%     97.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        67078      0.11%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        70241      0.11%     97.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       198053      0.31%     97.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1448737      2.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63136905                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18818                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19908746                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4804475                       # Number of loads committed
system.cpu2.commit.membars                     119278                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       119278      0.59%      0.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14761522     73.20%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            210      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4807782     23.84%     97.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        477808      2.37%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20167004                       # Class of committed instruction
system.cpu2.commit.refs                       5285590                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   20087475                       # Number of Instructions Simulated
system.cpu2.committedOps                     20167004                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.333722                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.333722                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45075548                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                76463                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3756523                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33311179                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3056204                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15336593                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                475683                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               214599                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               874922                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8757471                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2215428                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61187986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                27298                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38885937                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1102312                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.130775                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3079762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4533361                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.580681                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          64818950                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.606332                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.890710                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                38895980     60.01%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15215236     23.47%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8947893     13.80%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1418206      2.19%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   64991      0.10%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   93787      0.14%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  115534      0.18%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24541      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   42782      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            64818950                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2147109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              501548                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5680690                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.426257                       # Inst execution rate
system.cpu2.iew.exec_refs                     9746085                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    633888                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               18957244                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7497476                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             76928                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           280045                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              788659                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30655073                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9112197                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           348068                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28544757                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                194438                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9229643                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                475683                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9568788                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       495763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             881                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2693001                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       307544                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            98                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285519                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        216029                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20132598                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25242171                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803180                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16170095                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.376940                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25351010                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36611066                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18979850                       # number of integer regfile writes
system.cpu2.ipc                              0.299965                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.299965                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           120907      0.42%      0.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18841614     65.21%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 266      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9270518     32.09%     97.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             659116      2.28%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28892825                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     666375                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.023064                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 262059     39.33%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                402761     60.44%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1555      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29438293                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         123433641                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25242171                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         41143226                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30411921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28892825                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             243152                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10488069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           162666                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         78184                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6844869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     64818950                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.445747                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.068692                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           50214669     77.47%     77.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7834860     12.09%     89.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3208651      4.95%     94.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1523005      2.35%     96.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1054076      1.63%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             389842      0.60%     99.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             292240      0.45%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             260162      0.40%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41445      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       64818950                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.431455                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           119456                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            6764                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7497476                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             788659                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1629                       # number of misc regfile reads
system.cpu2.numCycles                        66966059                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16526019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               32143881                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15222866                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                989001                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3855285                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6184045                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               182427                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42146218                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31978517                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           24068939                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15130277                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 97138                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                475683                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7526216                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8846073                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        42146218                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5687608                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             76167                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4236852                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         76190                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    92397524                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63126583                       # The number of ROB writes
system.cpu2.timesIdled                          24846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.937527                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4716717                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4767369                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           583822                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8323717                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11832                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16117                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4285                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8646456                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1883                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3260                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           505434                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4274882                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1354256                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         143465                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10709919                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19502682                       # Number of instructions committed
system.cpu3.commit.committedOps              19571494                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     60388144                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.324095                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.327545                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     54024870     89.46%     89.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3406505      5.64%     95.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       814508      1.35%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       265817      0.44%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       177654      0.29%     97.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74060      0.12%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        69760      0.12%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       200714      0.33%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1354256      2.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     60388144                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18821                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19329624                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4599826                       # Number of loads committed
system.cpu3.commit.membars                     103250                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       103250      0.53%      0.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14448735     73.83%     74.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            216      0.00%     74.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4603086     23.52%     97.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        415803      2.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19571494                       # Class of committed instruction
system.cpu3.commit.refs                       5018889                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19502682                       # Number of Instructions Simulated
system.cpu3.committedOps                     19571494                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.297272                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.297272                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41966312                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                79320                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3920634                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32949531                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3187226                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15622625                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                507146                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               225634                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               827017                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8646456                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2254439                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     58397469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                28014                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38621310                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1171068                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.134459                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3127273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4728549                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.600590                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          62110326                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.627727                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.890812                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                36200729     58.28%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15379957     24.76%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8813449     14.19%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1400418      2.25%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   62971      0.10%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   91671      0.15%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   99297      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20500      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   41334      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            62110326                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2195328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              537942                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5550588                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.431095                       # Inst execution rate
system.cpu3.iew.exec_refs                     9189316                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    538131                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               18929196                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7284776                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             69391                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           303416                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              709103                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30217889                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8651185                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           382428                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27721861                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                193348                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7669995                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                507146                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8006792                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       457483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             890                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2684950                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       290040                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            81                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       294265                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        243677                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19496580                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24656457                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.801500                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15626518                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.383426                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24792177                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35515837                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18657420                       # number of integer regfile writes
system.cpu3.ipc                              0.303281                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.303281                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           104845      0.37%      0.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18632513     66.30%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 225      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8814019     31.36%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             552283      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28104289                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     607838                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021628                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 250727     41.25%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     41.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                355732     58.52%     99.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1379      0.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28607282                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         119086402                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24656457                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40864355                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  30000296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28104289                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             217593                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10646395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           159660                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         74128                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7019143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     62110326                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.452490                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.066192                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47788329     76.94%     76.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7653169     12.32%     89.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3243914      5.22%     94.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1511590      2.43%     96.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1019985      1.64%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             337450      0.54%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             271198      0.44%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             243384      0.39%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              41307      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       62110326                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.437042                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            89869                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4240                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7284776                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             709103                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1595                       # number of misc regfile reads
system.cpu3.numCycles                        64305654                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    19186812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               30529610                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14823043                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                958397                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3994067                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5542005                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               186220                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41611510                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31612906                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23889981                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15367649                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 76370                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                507146                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6832427                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9066938                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41611510                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4879427                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             67648                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3872376                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         67648                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    89303222                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62286573                       # The number of ROB writes
system.cpu3.timesIdled                          24427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2818809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4931281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2574627                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       642824                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3417737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2033565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8604626                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2676389                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2692106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310284                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1803851                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7512                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21311                       # Transaction distribution
system.membus.trans_dist::ReadExReq             96163                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2692107                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            53                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7719047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7719047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    198275200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198275200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25442                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2817146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2817146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2817146                       # Request fanout histogram
system.membus.respLayer1.occupancy        14586573250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6830631025                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1530                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          766                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10845862.271540                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   17720592.264469                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          766    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    170737500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            766                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    33482647000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8307930500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2189397                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2189397                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2189397                       # number of overall hits
system.cpu2.icache.overall_hits::total        2189397                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26031                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26031                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26031                       # number of overall misses
system.cpu2.icache.overall_misses::total        26031                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1677735999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1677735999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1677735999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1677735999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2215428                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2215428                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2215428                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2215428                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.011750                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011750                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.011750                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011750                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64451.461680                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64451.461680                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64451.461680                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64451.461680                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3373                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.641509                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24706                       # number of writebacks
system.cpu2.icache.writebacks::total            24706                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1325                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1325                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1325                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1325                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24706                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24706                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1573045500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1573045500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1573045500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1573045500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011152                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011152                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011152                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011152                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63670.586092                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63670.586092                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63670.586092                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63670.586092                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24706                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2189397                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2189397                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26031                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26031                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1677735999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1677735999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2215428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2215428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.011750                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011750                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64451.461680                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64451.461680                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1325                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1325                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1573045500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1573045500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011152                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011152                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63670.586092                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63670.586092                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2277199                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24738                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            92.052672                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4455562                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4455562                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4284893                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4284893                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4284893                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4284893                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2648289                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2648289                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2648289                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2648289                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 193360056377                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 193360056377                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 193360056377                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 193360056377                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6933182                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6933182                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6933182                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6933182                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.381973                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.381973                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.381973                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.381973                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73013.200741                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73013.200741                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73013.200741                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73013.200741                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     20662196                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        95834                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           520706                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1211                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.681118                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.136251                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1052885                       # number of writebacks
system.cpu2.dcache.writebacks::total          1052885                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1585039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1585039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1585039                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1585039                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1063250                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1063250                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1063250                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1063250                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  79307190721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  79307190721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  79307190721                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  79307190721                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153357                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 74589.410506                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74589.410506                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 74589.410506                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74589.410506                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1052885                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3971053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3971053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2525075                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2525075                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 184001829500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 184001829500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6496128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6496128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.388705                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.388705                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72869.847232                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72869.847232                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1486591                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1486591                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1038484                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1038484                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  77157707000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77157707000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159862                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159862                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 74298.407101                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74298.407101                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       313840                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        313840                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       123214                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       123214                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9358226877                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9358226877                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       437054                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       437054                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.281919                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.281919                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75951.002946                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75951.002946                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        98448                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        98448                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24766                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24766                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2149483721                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2149483721                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86791.719333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86791.719333                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        40386                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        40386                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1471                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1471                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35912000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35912000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        41857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        41857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24413.324269                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24413.324269                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          585                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          585                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          886                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12430000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12430000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.021167                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.021167                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14029.345372                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14029.345372                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        34544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        34544                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5929                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5929                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     49336000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     49336000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        40473                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        40473                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.146493                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.146493                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8321.133412                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8321.133412                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5875                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5875                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     43634000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     43634000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.145159                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.145159                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7427.063830                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7427.063830                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2235500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2235500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2062500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2062500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1059                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1059                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2248                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2248                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     29492999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     29492999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3307                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3307                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.679770                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.679770                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13119.661477                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13119.661477                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2248                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2248                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     27244999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     27244999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.679770                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.679770                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12119.661477                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12119.661477                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.003104                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5435517                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1064690                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.105258                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.003104                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15102299                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15102299                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1456                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          729                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13221007.544582                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   26909987.339835                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          729    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    324588000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            729                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    32152463000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9638114500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2228250                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2228250                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2228250                       # number of overall hits
system.cpu3.icache.overall_hits::total        2228250                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26189                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26189                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26189                       # number of overall misses
system.cpu3.icache.overall_misses::total        26189                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1725278998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1725278998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1725278998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1725278998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2254439                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2254439                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2254439                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2254439                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011617                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011617                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011617                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011617                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65878.002138                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65878.002138                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65878.002138                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65878.002138                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3598                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    58.032258                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24565                       # number of writebacks
system.cpu3.icache.writebacks::total            24565                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1624                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1624                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1624                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1624                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24565                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24565                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24565                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24565                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1600819998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1600819998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1600819998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1600819998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010896                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010896                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010896                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010896                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65166.700509                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65166.700509                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65166.700509                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65166.700509                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24565                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2228250                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2228250                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26189                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26189                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1725278998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1725278998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2254439                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2254439                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011617                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011617                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65878.002138                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65878.002138                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1624                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1624                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24565                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24565                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1600819998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1600819998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010896                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010896                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65166.700509                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65166.700509                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2325578                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24597                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            94.547221                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4533443                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4533443                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4158843                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4158843                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4158843                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4158843                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2517621                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2517621                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2517621                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2517621                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 186163258324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 186163258324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 186163258324                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 186163258324                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6676464                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6676464                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6676464                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6676464                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.377089                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.377089                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.377089                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.377089                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73944.115625                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73944.115625                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73944.115625                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73944.115625                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     18777600                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       161336                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           480987                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1849                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    39.039725                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    87.255814                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998420                       # number of writebacks
system.cpu3.dcache.writebacks::total           998420                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1508439                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1508439                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1508439                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1508439                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1009182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1009182                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1009182                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1009182                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  74535404758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  74535404758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  74535404758                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  74535404758                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151155                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151155                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151155                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151155                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 73857.247511                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 73857.247511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 73857.247511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 73857.247511                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998419                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3884276                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3884276                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2411745                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2411745                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 178060981500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 178060981500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6296021                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6296021                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.383059                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.383059                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73830.766312                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73830.766312                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1426195                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1426195                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       985550                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       985550                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  72516505500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  72516505500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156535                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156535                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73579.732637                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73579.732637                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       274567                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        274567                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       105876                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       105876                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8102276824                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8102276824                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       380443                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       380443                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.278297                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.278297                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76526.094903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76526.094903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        82244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        82244                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23632                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23632                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2018899258                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2018899258                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062117                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062117                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85430.740437                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85430.740437                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        35005                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        35005                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1367                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1367                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     36699500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     36699500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        36372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        36372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.037584                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037584                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26846.744696                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26846.744696                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          547                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          547                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          820                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          820                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12239000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022545                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022545                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14925.609756                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14925.609756                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        29473                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        29473                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5672                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5672                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     44185000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44185000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        35145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        35145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.161389                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.161389                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7790.021157                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7790.021157                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5635                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5635                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     38712000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     38712000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.160336                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.160336                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6869.920142                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6869.920142                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2245500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2245500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2083500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2083500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1065                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1065                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2195                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2195                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     29022500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     29022500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3260                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3260                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.673313                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.673313                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13222.095672                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13222.095672                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2194                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2194                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     26827500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     26827500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.673006                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.673006                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12227.666363                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12227.666363                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.781224                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5243875                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010176                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.191051                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.781224                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961913                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961913                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14512629                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14512629                       # Number of data accesses
system.cpu0.numPwrStateTransitions                636                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          318                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16950204.402516                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   46791890.346354                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          318    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    357425500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            318                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36400412500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5390165000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1832416                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1832416                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1832416                       # number of overall hits
system.cpu0.icache.overall_hits::total        1832416                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       115966                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115966                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       115966                       # number of overall misses
system.cpu0.icache.overall_misses::total       115966                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8266887482                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8266887482                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8266887482                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8266887482                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1948382                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1948382                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1948382                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1948382                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.059519                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059519                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.059519                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059519                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71287.165911                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71287.165911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71287.165911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71287.165911                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27322                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              426                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.136150                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108949                       # number of writebacks
system.cpu0.icache.writebacks::total           108949                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7016                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7016                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7016                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7016                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108950                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108950                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108950                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108950                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7738502482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7738502482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7738502482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7738502482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.055918                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.055918                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.055918                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.055918                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71028.017274                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71028.017274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71028.017274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71028.017274                       # average overall mshr miss latency
system.cpu0.icache.replacements                108949                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1832416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1832416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       115966                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115966                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8266887482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8266887482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1948382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1948382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.059519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71287.165911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71287.165911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7016                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7016                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108950                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108950                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7738502482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7738502482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.055918                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.055918                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71028.017274                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71028.017274                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1942833                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108981                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.827263                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4005713                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4005713                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4203067                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4203067                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4203067                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4203067                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2677582                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2677582                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2677582                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2677582                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 192895525872                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 192895525872                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 192895525872                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 192895525872                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6880649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6880649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6880649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6880649                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.389147                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.389147                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.389147                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.389147                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72040.940622                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72040.940622                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72040.940622                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72040.940622                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18539373                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       149740                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           485110                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2074                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.216844                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.198650                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1023080                       # number of writebacks
system.cpu0.dcache.writebacks::total          1023080                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1645585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1645585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1645585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1645585                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1031997                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1031997                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1031997                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1031997                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  75457044686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  75457044686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  75457044686                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  75457044686                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149985                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149985                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149985                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149985                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73117.503913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73117.503913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73117.503913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73117.503913                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1023080                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3682680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3682680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2474455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2474455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 178468330500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 178468330500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6157135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6157135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.401884                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.401884                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72124.298280                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72124.298280                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1485796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1485796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       988659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       988659                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  71871626500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  71871626500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.160571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.160571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72696.072660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72696.072660                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       520387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        520387                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       203127                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       203127                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14427195372                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14427195372                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       723514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       723514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280751                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280751                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71025.493273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71025.493273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       159789                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       159789                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43338                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43338                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3585418186                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3585418186                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.059899                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.059899                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82731.510130                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82731.510130                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        30146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        30146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2390                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2390                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     72305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     72305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.073457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30253.347280                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30253.347280                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1942                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1942                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          448                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          448                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5495500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5495500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12266.741071                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12266.741071                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        24856                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        24856                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6574                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6574                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     58918500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58918500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        31430                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31430                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.209163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.209163                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8962.351688                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8962.351688                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6549                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6549                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     52395500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52395500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.208368                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.208368                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8000.534433                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8000.534433                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       410500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       410500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       384500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       384500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2072                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1526                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1526                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     27314500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     27314500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3598                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3598                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.424125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.424125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17899.410223                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17899.410223                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1525                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1525                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     25788500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     25788500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.423847                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.423847                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16910.491803                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16910.491803                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.195918                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5301554                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1031900                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.137663                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.195918                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.974872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14928294                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14928294                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              326951                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              317912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9018                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              321393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              318168                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1331962                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21582                       # number of overall hits
system.l2.overall_hits::.cpu0.data             326951                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8421                       # number of overall hits
system.l2.overall_hits::.cpu1.data             317912                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9018                       # number of overall hits
system.l2.overall_hits::.cpu2.data             321393                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8517                       # number of overall hits
system.l2.overall_hits::.cpu3.data             318168                       # number of overall hits
system.l2.overall_hits::total                 1331962                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            694958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16240                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            689664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            731595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            680472                       # number of demand (read+write) misses
system.l2.demand_misses::total                2932032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87367                       # number of overall misses
system.l2.overall_misses::.cpu0.data           694958                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16240                       # number of overall misses
system.l2.overall_misses::.cpu1.data           689664                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15688                       # number of overall misses
system.l2.overall_misses::.cpu2.data           731595                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16048                       # number of overall misses
system.l2.overall_misses::.cpu3.data           680472                       # number of overall misses
system.l2.overall_misses::total               2932032                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7320401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  69517948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1477694500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  69550630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1418569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  73379526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1451665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  68738473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     292854908000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7320401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  69517948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1477694500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  69550630500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1418569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  73379526000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1451665500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  68738473000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    292854908000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108949                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1021909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1007576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1052988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4263994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108949                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1021909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1007576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1052988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4263994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.801907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.680059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.658530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.684478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.634987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.694780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.653287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.681399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.687626                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.801907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.680059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.658530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.684478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.634987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.694780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.653287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.681399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.687626                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83789.090847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100031.869552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90991.040640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100847.123382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90423.827129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100300.748365                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90457.720588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101015.872806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99881.211392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83789.090847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100031.869552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90991.040640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100847.123382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90423.827129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100300.748365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90457.720588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101015.872806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99881.211392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              310284                       # number of writebacks
system.l2.writebacks::total                    310284                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1644                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6468                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          31346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          30748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          31025                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              144131                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1644                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6468                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         31346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         30748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         31025                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             144131                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       664642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       658318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       700847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       649447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2787901                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       664642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       658318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       700847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       649447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2787901                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6341090502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61159309523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    838436007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  61156830034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    798118504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  64610511526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    823776005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  60463256030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 256191328131                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6341090502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61159309523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    838436007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  61156830034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    798118504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  64610511526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    823776005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  60463256030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 256191328131                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.786818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.650393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.396253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.653368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.381203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.665579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.396255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.650331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.653824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.786818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.650393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.396253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.653368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.381203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.665579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.396255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.650331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.653824                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73971.868717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92018.424239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85799.836983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92898.614399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84743.948184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92189.181841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84628.724574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93099.600168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91893.983370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73971.868717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92018.424239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85799.836983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92898.614399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84743.948184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92189.181841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84628.724574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93099.600168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91893.983370                       # average overall mshr miss latency
system.l2.replacements                        4778389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2248115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2248115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2248115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2248115                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             260                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  879                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           427                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                857                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9158000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       599500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       497500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10465500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          484                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1736                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.882231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.337264                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.304455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.386792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.493664                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21447.306792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4192.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1711.382114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3033.536585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12211.785298                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          427                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           855                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8563500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2882000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2483500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3362500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17291500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.882231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.337264                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.304455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.382075                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.492512                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.035129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20191.056911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20756.172840                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20223.976608                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           707                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           507                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           479                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           487                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          887                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          645                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          756                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          605                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2893                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     17148500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14938500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     16627500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     13479000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     62193500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1594                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1092                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.556462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.559896                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.612146                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.554029                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.570274                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19333.145434                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23160.465116                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21994.047619                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22279.338843                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21497.926028                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          884                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          644                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          756                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          604                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2888                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17846999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12916999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     15070500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12027000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     57861498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.554580                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.559028                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.612146                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.553114                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.569288                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20188.912896                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20057.451863                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19934.523810                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19912.251656                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20035.144737                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          20035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95796                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3457606500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2058116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2069727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1940943000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9526393000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        41608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.902278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.849409                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.843472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.843164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92099.688349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106132.219472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103305.590217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103093.588995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99444.580149                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3082166001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1864110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1869370501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1752673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8568319502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.902278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.843430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.843164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82099.142321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96132.741994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93309.898223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93093.588995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89445.262772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7320401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1477694500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1418569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1451665500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11668330500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24565                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.801907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.658530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.634987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.653287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83789.090847                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90991.040640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90423.827129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90457.720588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86213.032813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1644                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6468                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6270                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20696                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6341090502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    838436007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    798118504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    823776005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8801421018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.786818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.396253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.381203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.396255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73971.868717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85799.836983                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84743.948184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84628.724574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76769.745549                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       322885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       314474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       317675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       314666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1269700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       657416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       670272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       711560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       661645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2700893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66060341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67492514500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  71309798500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  66797530000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 271660184500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       980301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       984746                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1029235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       976311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3970593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.670627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.680655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.691348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.677699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.680224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100484.839888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100694.217422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100216.142701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100956.751732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100581.616710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30316                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31345                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30747                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        31025                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       123433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       627100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       638927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       680813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       630620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2577460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58077143522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59292720034                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  62741141025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  58710583030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 238821587611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.639701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.648824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.661475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.645921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.649137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92612.252467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92800.460826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92156.202988                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93099.779630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92657.728000                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                18                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              53                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.761905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.746479                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       131500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       389000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       195500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       313000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1029000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.761905                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.746479                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18785.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19450                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19550                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19415.094340                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999979                       # Cycle average of tags in use
system.l2.tags.total_refs                     6751612                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4778471                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.412923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.932157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.018277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.625463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.262657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.080570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.259770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.805597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.272646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.742842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.137587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.120982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59955215                       # Number of tag accesses
system.l2.tags.data_accesses                 59955215                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5486272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42528640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        625408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      42132224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        602752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      44854144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        622976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      41564544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          178416960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5486272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       625408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       602752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       622976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7337408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19858176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19858176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         664510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         658316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         700846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         649446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2787765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131280119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1017660979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14965287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1008175204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14423156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1073307589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14907092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        994591281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4269310708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131280119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14965287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14423156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14907092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175575655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      475183096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            475183096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      475183096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131280119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1017660979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14965287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1008175204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14423156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1073307589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14907092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       994591281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4744493804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    651603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    648741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    690717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    640121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001250077750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17676                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4639470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268962                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2787766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     310284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2787766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   310284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  41936                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24813                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            102161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            393639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            837006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           141724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88661270250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13729150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140145582750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32289.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51039.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2058809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  252812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2787766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               310284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  348980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  414645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  371697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  310125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  235942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  164207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  104957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   61667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       719669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.572373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.622377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.302409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       332708     46.23%     46.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       167100     23.22%     69.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52419      7.28%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31106      4.32%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20977      2.91%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15467      2.15%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11403      1.58%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8843      1.23%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79646     11.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       719669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     155.339330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.991610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    294.811080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14544     82.28%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1816     10.27%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          793      4.49%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          289      1.63%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          102      0.58%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           33      0.19%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           28      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           19      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.02%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            9      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16613     93.99%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              235      1.33%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460      2.60%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              200      1.13%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      0.45%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.21%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              175733120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2683904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18269824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               178417024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19858176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4205.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       437.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4269.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    475.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41790647000                       # Total gap between requests
system.mem_ctrls.avgGap                      13489.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5486336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41702592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       625408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41519424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       602752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     44205888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       622976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40967744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18269824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131281650.750100299716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 997894609.137669801712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14965287.330618964508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 993511611.558849573135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14423155.554622329772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1057795576.048213243484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14907092.394212545827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 980310549.668761968613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 437175676.741964101791                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       664510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       658316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       700846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       649446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       310284                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2794856750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33514728750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    430362250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33740308000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    404466000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35431092000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    417041750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33412727250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1047537876750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32602.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50435.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44040.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51252.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42946.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50554.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42843.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51448.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3376061.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2178385440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1157831730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5798037000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          637549920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3298772880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18809317140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208156800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32088050910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        767.829804                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    382462750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1395420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40012694750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2960094060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1573312125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13807189200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852582600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3298772880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18923227650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        112232160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41527410675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        993.702723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    125724250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1395420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40269433250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1490                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          746                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12959660.857909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25453726.797824                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          746    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    370988500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            746                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32122670500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9667907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2001945                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2001945                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2001945                       # number of overall hits
system.cpu1.icache.overall_hits::total        2001945                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26211                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26211                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26211                       # number of overall misses
system.cpu1.icache.overall_misses::total        26211                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1746347499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1746347499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1746347499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1746347499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2028156                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2028156                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2028156                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2028156                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012924                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012924                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012924                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012924                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66626.511732                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66626.511732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66626.511732                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66626.511732                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2841                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.654545                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24661                       # number of writebacks
system.cpu1.icache.writebacks::total            24661                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1550                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1550                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1550                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1550                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24661                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24661                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24661                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24661                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1625334999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1625334999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1625334999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1625334999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012159                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012159                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012159                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012159                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65907.100239                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65907.100239                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65907.100239                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65907.100239                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24661                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2001945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2001945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1746347499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1746347499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2028156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2028156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012924                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012924                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66626.511732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66626.511732                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1550                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1550                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24661                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24661                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1625334999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1625334999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65907.100239                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65907.100239                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2061103                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24693                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            83.469121                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4080973                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4080973                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4092784                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4092784                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4092784                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4092784                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2614746                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2614746                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2614746                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2614746                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 189470866961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 189470866961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 189470866961                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 189470866961                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6707530                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6707530                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6707530                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6707530                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.389822                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.389822                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.389822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.389822                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72462.436872                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72462.436872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72462.436872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72462.436872                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     19034533                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        88098                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           486831                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1223                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.098852                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.034342                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1006986                       # number of writebacks
system.cpu1.dcache.writebacks::total          1006986                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1597071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1597071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1597071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1597071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1017675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1017675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1017675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1017675                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75355225670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75355225670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75355225670                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75355225670                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151721                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151721                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151721                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151721                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74046.454585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74046.454585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74046.454585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74046.454585                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1006986                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3751508                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3751508                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2479245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2479245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 179629223500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 179629223500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6230753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6230753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.397905                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.397905                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72453.195832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72453.195832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1485408                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1485408                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       993837                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       993837                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73218974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73218974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.159505                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.159505                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73673.020827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73673.020827                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       341276                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        341276                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       135501                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       135501                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9841643461                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9841643461                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       476777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.284202                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.284202                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72631.519037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72631.519037                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       111663                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       111663                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2136251670                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2136251670                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049998                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049998                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89615.390133                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89615.390133                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        37906                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        37906                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1438                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1438                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40172000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40172000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        39344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        39344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.036549                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.036549                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27936.022253                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27936.022253                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          521                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          521                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          917                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          917                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13954500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13954500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.023307                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.023307                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15217.557252                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15217.557252                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        32002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        32002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6014                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6014                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     46902000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     46902000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        38016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        38016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.158197                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.158197                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7798.802793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7798.802793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5966                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5966                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41108000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41108000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.156934                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.156934                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6890.378813                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6890.378813                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2455000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2455000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2283000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2283000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1065                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1065                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2233                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2233                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     28728000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     28728000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3298                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3298                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.677077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.677077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12865.203762                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12865.203762                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2230                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2230                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     26495000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     26495000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.676167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.676167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11881.165919                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11881.165919                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.773740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5192357                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1019112                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.094982                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.773740                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961679                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14595459                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14595459                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41790577500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4192318                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       688365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3886159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4468105                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8255                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31747                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115712                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182881                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4009444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           71                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           71                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3087606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3042987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3179817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3016449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12875502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13945472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    130879360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3156608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    128931584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3162368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    134775808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3144320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127811584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              545807104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4847901                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22710912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9118775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.730560                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.935395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4717940     51.74%     51.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2864992     31.42%     83.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 916427     10.05%     93.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 513701      5.63%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 105715      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9118775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8566684237                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1624049489                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40239034                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1542449341                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40035328                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1575249095                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164325508                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1556099256                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40267126                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
