Analysis & Elaboration report for Final_project
Mon Oct  2 17:47:47 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Oct  2 17:47:47 2023              ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; Final_project                                  ;
; Top-level Entity Name         ; load_TB                                        ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; load_TB            ; Final_project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Mon Oct  2 17:47:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_project -c Final_project --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tri_buf.v
    Info (12023): Found entity 1: tri_buf File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/tri_buf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.v
    Info (12023): Found entity 1: compare File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/compare.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_function.v
    Info (12023): Found entity 1: xor_function File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/xor_function.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_tb.v
    Info (12023): Found entity 1: test_TB File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: TB File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/TB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subbing.v
    Info (12023): Found entity 1: subbing File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/subbing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_decoder.v
    Info (12023): Found entity 1: reg_decoder File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/reg_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_rom.v
    Info (12023): Found entity 1: RAM_ROM File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/RAM_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_function.v
    Info (12023): Found entity 1: or_function File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/or_function.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new_fsm.v
    Info (12023): Found entity 1: new_fsm File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_fsm.v
    Info (12023): Found entity 1: my_fsm File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_alu.v
    Info (12023): Found entity 1: my_alu File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file math_en.v
    Info (12023): Found entity 1: math_en File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/math_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file load_tb.v
    Info (12023): Found entity 1: load_TB File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inst.v
    Info (12023): Found entity 1: inst File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/hex_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file four_bit_2to1mux.v
    Info (12023): Found entity 1: four_bit_2to1mux File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/four_bit_2to1mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_inst.v
    Info (12023): Found entity 1: final_inst File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 1
Warning (12090): Entity "divide" obtained from "divide.v" instead of from Quartus Prime megafunction library File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/divide.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divide.v
    Info (12023): Found entity 1: divide File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/divide.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_function.v
    Info (12023): Found entity 1: and_function File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/and_function.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address.v
    Info (12023): Found entity 1: address File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/address.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adding.v
    Info (12023): Found entity 1: adding File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/adding.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at my_alu.v(12): created implicit net for "AddSub" File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_alu.v Line: 12
Error (10206): Verilog HDL Module Declaration error at new_fsm.v(10): top module port "bus1" is not found in the port list File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v Line: 10
Error (10206): Verilog HDL Module Declaration error at new_fsm.v(10): top module port "bus2" is not found in the port list File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v Line: 10
Error (10206): Verilog HDL Module Declaration error at new_fsm.v(12): top module port "in1" is not found in the port list File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v Line: 12
Error (10206): Verilog HDL Module Declaration error at new_fsm.v(12): top module port "in2" is not found in the port list File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v Line: 12
Info (144001): Generated suppressed messages file C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/output_files/Final_project.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 3 warnings
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Mon Oct  2 17:47:47 2023
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:07


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/output_files/Final_project.map.smsg.


