// Seed: 1129815159
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri  id_2,
    input  tri  id_3
);
  assign id_1 = id_2;
endmodule
module module_1 (
    input  wire  id_0,
    output wor   id_1,
    input  tri1  id_2,
    output wand  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output wor   id_6
);
  logic id_8;
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_3 = id_4;
  always {{1, 1}} = 1 & 1;
  wire id_9;
endmodule
